<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.091</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.091</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>5.091</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.909</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>4.909</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.909</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>4.909</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>20</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>1696</FF>
    <LATCH>0</LATCH>
    <LUT>1609</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>10</BRAM>
    <CLB>0</CLB>
    <DSP>10</DSP>
    <FF>7500</FF>
    <LUT>3750</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="sha256Accel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="25">buffer_10_U buffer_11_U buffer_12_U buffer_13_U buffer_14_U buffer_15_U buffer_1_U buffer_2_U buffer_3_U buffer_4_U buffer_5_U buffer_6_U buffer_7_U buffer_8_U buffer_9_U buffer_U grp_chunkProcessor_fu_427 grp_sha256Accel_Pipeline_VITIS_LOOP_12_2_fu_333 grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360 grp_sha256Accel_Pipeline_VITIS_LOOP_35_4_fu_385 grp_sha256Accel_Pipeline_VITIS_LOOP_43_5_fu_406 grp_sha256Accel_Pipeline_VITIS_LOOP_49_7_fu_436 interHash_U message_U wordsout_U</SubModules>
    <Resources BRAM="20" FF="1696" LUT="1609" LUTRAM="172" LogicLUT="1437" RAMB18="16" RAMB36="2"/>
    <LocalResources FF="451" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/buffer_10_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_11_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_12_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_13_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_14_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_15_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_1_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_2_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_3_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_4_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_5_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_6_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_7_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_8_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_9_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/buffer_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_buffer_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_chunkProcessor">
    <SubModules count="7">grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163 grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155 grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168 grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193 grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147 wValues_U wvars_U</SubModules>
    <Resources BRAM="2" FF="958" LUT="980" LUTRAM="108" LogicLUT="872" RAMB36="1"/>
    <LocalResources FF="275" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163" DEPTH="2" FILE_NAME="sha256Accel_chunkProcessor.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_10_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="122" LUT="117" LogicLUT="117"/>
    <LocalResources FF="120" LUT="82" LogicLUT="82"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_10_2.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155" DEPTH="2" FILE_NAME="sha256Accel_chunkProcessor.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_22_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_22_1.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168" DEPTH="2" FILE_NAME="sha256Accel_chunkProcessor.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U kValues_U</SubModules>
    <Resources FF="432" LUT="606" LogicLUT="606"/>
    <LocalResources FF="398" LUT="362" LogicLUT="362"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="243" LogicLUT="243"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168/kValues_U" DEPTH="3" FILE_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2_kValues_ROM_AUTO_1R">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193" DEPTH="2" FILE_NAME="sha256Accel_chunkProcessor.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_32_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_32_4.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147" DEPTH="2" FILE_NAME="sha256Accel_chunkProcessor.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_7_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147/flow_control_loop_pipe_sequential_init_U" DEPTH="3" FILE_NAME="sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_7_1.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/wValues_U" DEPTH="2" FILE_NAME="sha256Accel_chunkProcessor.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W">
    <Resources FF="96" LUT="162" LUTRAM="108" LogicLUT="54"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_chunkProcessor_fu_427/wvars_U" DEPTH="2" FILE_NAME="sha256Accel_chunkProcessor.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_wvars_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_12_2_fu_333" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_12_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="90" LUT="168" LogicLUT="168"/>
    <LocalResources FF="88" LUT="95" LogicLUT="95"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_12_2_fu_333/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_12_2.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="73" LogicLUT="73"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_23_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="89" LUT="215" LogicLUT="215"/>
    <LocalResources FF="87" LUT="142" LogicLUT="142"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_23_3.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="73" LogicLUT="73"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_35_4_fu_385" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_35_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="18" LUT="81" LogicLUT="81"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_35_4_fu_385/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_35_4.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="52" LogicLUT="52"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_43_5_fu_406" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_43_5">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_43_5_fu_406/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_43_5.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_49_7_fu_436" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_49_7">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_sha256Accel_Pipeline_VITIS_LOOP_49_7_fu_436/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_49_7.v" ORIG_REF_NAME="sha256Accel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/interHash_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_chunkProcessor_wvars_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/message_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_message_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/wordsout_U" DEPTH="1" FILE_NAME="sha256Accel.v" ORIG_REF_NAME="sha256Accel_wordsout_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="64" LUTRAM="32" LogicLUT="32"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.541" DATAPATH_LOGIC_DELAY="2.072" DATAPATH_NET_DELAY="2.469" ENDPOINT_PIN="bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[0]" LOGIC_LEVELS="11" MAX_FANOUT="17" SLACK="4.909" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_23_3.v" LINE_NUMBER="556"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__11" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="sha256Accel.v" LINE_NUMBER="1071"/>
    <CELL NAME="bd_0_i/hls_inst/inst/buffer_12_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="sha256Accel_buffer_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.541" DATAPATH_LOGIC_DELAY="2.072" DATAPATH_NET_DELAY="2.469" ENDPOINT_PIN="bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[1]" LOGIC_LEVELS="11" MAX_FANOUT="17" SLACK="4.909" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_23_3.v" LINE_NUMBER="556"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__11" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="sha256Accel.v" LINE_NUMBER="1071"/>
    <CELL NAME="bd_0_i/hls_inst/inst/buffer_12_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="sha256Accel_buffer_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.541" DATAPATH_LOGIC_DELAY="2.072" DATAPATH_NET_DELAY="2.469" ENDPOINT_PIN="bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/WEA[0]" LOGIC_LEVELS="11" MAX_FANOUT="17" SLACK="4.909" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_23_3.v" LINE_NUMBER="556"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__12" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="sha256Accel.v" LINE_NUMBER="1071"/>
    <CELL NAME="bd_0_i/hls_inst/inst/buffer_13_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="sha256Accel_buffer_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.541" DATAPATH_LOGIC_DELAY="2.072" DATAPATH_NET_DELAY="2.469" ENDPOINT_PIN="bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/WEA[1]" LOGIC_LEVELS="11" MAX_FANOUT="17" SLACK="4.909" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_23_3.v" LINE_NUMBER="556"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__12" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="sha256Accel.v" LINE_NUMBER="1071"/>
    <CELL NAME="bd_0_i/hls_inst/inst/buffer_13_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="sha256Accel_buffer_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.541" DATAPATH_LOGIC_DELAY="2.072" DATAPATH_NET_DELAY="2.469" ENDPOINT_PIN="bd_0_i/hls_inst/inst/buffer_14_U/ram_reg/WEA[0]" LOGIC_LEVELS="11" MAX_FANOUT="17" SLACK="4.909" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_23_3.v" LINE_NUMBER="556"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="sha256Accel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__13" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="sha256Accel.v" LINE_NUMBER="1071"/>
    <CELL NAME="bd_0_i/hls_inst/inst/buffer_14_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="sha256Accel_buffer_RAM_AUTO_1R1W.v" LINE_NUMBER="38"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/sha256Accel_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/sha256Accel_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/sha256Accel_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/sha256Accel_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/sha256Accel_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/sha256Accel_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha256Accel_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
