/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p765v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 58661.100000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007346;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007138;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001694;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.769105, 0.782378, 0.797503, 0.818848, 0.847410" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004066 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.146005, 0.160752, 0.177557, 0.201274, 0.233009" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.264213, 0.278961, 0.295766, 0.319483, 0.351218" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.854562, 0.869309, 0.886114, 0.909831, 0.941566" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.854562" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.226027") ;
            }
            fall_power("scalar") {
                values ("0.136226") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.157032") ;
            }
            fall_power("scalar") {
                values ("0.128560") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.191530") ;
            }
            fall_power("scalar") {
                values ("0.132393") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006613") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001848 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.226155, 0.239929, 0.256732, 0.285836, 0.332994",\
              "0.214724, 0.228498, 0.245301, 0.274405, 0.321564",\
              "0.201989, 0.215763, 0.232566, 0.261670, 0.308829",\
              "0.183463, 0.197237, 0.214040, 0.243144, 0.290303",\
              "0.165132, 0.178906, 0.195709, 0.224813, 0.271972"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.226155, 0.239929, 0.256732, 0.285836, 0.332994",\
              "0.214724, 0.228498, 0.245301, 0.274405, 0.321564",\
              "0.201989, 0.215763, 0.232566, 0.261670, 0.308829",\
              "0.183463, 0.197237, 0.214040, 0.243144, 0.290303",\
              "0.165132, 0.178906, 0.195709, 0.224813, 0.271972"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124252, 0.118305, 0.110427, 0.099403, 0.084185",\
              "0.144383, 0.138437, 0.130560, 0.119536, 0.104317",\
              "0.166910, 0.160964, 0.153087, 0.142062, 0.126843",\
              "0.198852, 0.192906, 0.185029, 0.174004, 0.158785",\
              "0.241957, 0.236012, 0.228134, 0.217110, 0.201891"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.124252, 0.118305, 0.110427, 0.099403, 0.084185",\
              "0.144383, 0.138437, 0.130560, 0.119536, 0.104317",\
              "0.166910, 0.160964, 0.153087, 0.142062, 0.126843",\
              "0.198852, 0.192906, 0.185029, 0.174004, 0.158785",\
              "0.241957, 0.236012, 0.228134, 0.217110, 0.201891"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004190") ;
            }
            fall_power("scalar") {
                values ("0.004190") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001252 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170157, 0.183146, 0.200215, 0.226886, 0.267864",\
              "0.155688, 0.168676, 0.185746, 0.212416, 0.253395",\
              "0.139691, 0.152680, 0.169749, 0.196420, 0.237398",\
              "0.116900, 0.129888, 0.146958, 0.173628, 0.214607",\
              "0.086246, 0.099235, 0.116304, 0.142974, 0.183953"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170157, 0.183146, 0.200215, 0.226886, 0.267864",\
              "0.155688, 0.168676, 0.185746, 0.212416, 0.253395",\
              "0.139691, 0.152680, 0.169749, 0.196420, 0.237398",\
              "0.116900, 0.129888, 0.146958, 0.173628, 0.214607",\
              "0.086246, 0.099235, 0.116304, 0.142974, 0.183953"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223252, 0.217491, 0.209487, 0.197600, 0.179839",\
              "0.243384, 0.237623, 0.229620, 0.217733, 0.199972",\
              "0.265911, 0.260150, 0.252146, 0.240260, 0.222499",\
              "0.297853, 0.292092, 0.284088, 0.272202, 0.254441",\
              "0.340958, 0.335197, 0.327193, 0.315307, 0.297546"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.223252, 0.217491, 0.209487, 0.197600, 0.179839",\
              "0.243384, 0.237623, 0.229620, 0.217733, 0.199972",\
              "0.265911, 0.260150, 0.252146, 0.240260, 0.222499",\
              "0.297853, 0.292092, 0.284088, 0.272202, 0.254441",\
              "0.340958, 0.335197, 0.327193, 0.315307, 0.297546"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.032811") ;
            }
            fall_power("scalar") {
                values ("0.032811") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001616 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123790, 0.138699, 0.157600, 0.187672, 0.229457",\
              "0.109320, 0.124229, 0.143130, 0.173203, 0.214987",\
              "0.093323, 0.108233, 0.127134, 0.157206, 0.198991",\
              "0.070532, 0.085441, 0.104342, 0.134414, 0.176199",\
              "0.039878, 0.054787, 0.073688, 0.103761, 0.145546"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123790, 0.138699, 0.157600, 0.187672, 0.229457",\
              "0.109320, 0.124229, 0.143130, 0.173203, 0.214987",\
              "0.093323, 0.108233, 0.127134, 0.157206, 0.198991",\
              "0.070532, 0.085441, 0.104342, 0.134414, 0.176199",\
              "0.039878, 0.054787, 0.073688, 0.103761, 0.145546"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.301673, 0.286274, 0.267761, 0.238090, 0.203685",\
              "0.316053, 0.300654, 0.282141, 0.252471, 0.218065",\
              "0.332143, 0.316744, 0.298231, 0.268561, 0.234156",\
              "0.354959, 0.339560, 0.321047, 0.291377, 0.256972",\
              "0.385748, 0.370349, 0.351836, 0.322166, 0.287761"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.301673, 0.286274, 0.267761, 0.238090, 0.203685",\
              "0.316053, 0.300654, 0.282141, 0.252471, 0.218065",\
              "0.332143, 0.316744, 0.298231, 0.268561, 0.234156",\
              "0.354959, 0.339560, 0.321047, 0.291377, 0.256972",\
              "0.385748, 0.370349, 0.351836, 0.322166, 0.287761"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.011163") ;
            }
            fall_power("scalar") {
                values ("0.011163") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001702 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.136791, 0.152699, 0.170601, 0.200709, 0.243511",\
              "0.125360, 0.141268, 0.159170, 0.189278, 0.232080",\
              "0.112625, 0.128533, 0.146435, 0.176544, 0.219345",\
              "0.094099, 0.110007, 0.127909, 0.158018, 0.200819",\
              "0.075768, 0.091676, 0.109578, 0.139686, 0.182488"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.136791, 0.152699, 0.170601, 0.200709, 0.243511",\
              "0.125360, 0.141268, 0.159170, 0.189278, 0.232080",\
              "0.112625, 0.128533, 0.146435, 0.176544, 0.219345",\
              "0.094099, 0.110007, 0.127909, 0.158018, 0.200819",\
              "0.075768, 0.091676, 0.109578, 0.139686, 0.182488"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.244686, 0.230225, 0.214384, 0.190463, 0.156078",\
              "0.259066, 0.244606, 0.228764, 0.204843, 0.170459",\
              "0.275157, 0.260696, 0.244855, 0.220934, 0.186549",\
              "0.297972, 0.283512, 0.267670, 0.243750, 0.209365",\
              "0.328762, 0.314301, 0.298460, 0.274539, 0.240154"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.244686, 0.230225, 0.214384, 0.190463, 0.156078",\
              "0.259066, 0.244606, 0.228764, 0.204843, 0.170459",\
              "0.275157, 0.260696, 0.244855, 0.220934, 0.186549",\
              "0.297972, 0.283512, 0.267670, 0.243750, 0.209365",\
              "0.328762, 0.314301, 0.298460, 0.274539, 0.240154"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007683") ;
            }
            fall_power("scalar") {
                values ("0.007683") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004081 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.266665, 0.273865, 0.279600, 0.287587, 0.296326" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.636271, 0.643471, 0.649205, 0.657192, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.636271, 0.643471, 0.649205, 0.657192, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.636271" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.689945") ;
            }
            fall_power("scalar") {
                values ("1.034915") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007628") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001846 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248477, 0.261394, 0.279315, 0.308372, 0.356364",\
              "0.234571, 0.247488, 0.265409, 0.294467, 0.342458",\
              "0.219353, 0.232269, 0.250191, 0.279248, 0.327240",\
              "0.201146, 0.214062, 0.231984, 0.261041, 0.309033",\
              "0.179637, 0.192554, 0.210475, 0.239532, 0.287524"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.248477, 0.261394, 0.279315, 0.308372, 0.356364",\
              "0.234571, 0.247488, 0.265409, 0.294467, 0.342458",\
              "0.219353, 0.232269, 0.250191, 0.279248, 0.327240",\
              "0.201146, 0.214062, 0.231984, 0.261041, 0.309033",\
              "0.179637, 0.192554, 0.210475, 0.239532, 0.287524"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.123036, 0.117039, 0.109016, 0.097863, 0.082371",\
              "0.132744, 0.126746, 0.118724, 0.107571, 0.092079",\
              "0.141064, 0.135067, 0.127044, 0.115891, 0.100399",\
              "0.152462, 0.146465, 0.138442, 0.127289, 0.111797",\
              "0.165088, 0.159091, 0.151068, 0.139915, 0.124423"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.123036, 0.117039, 0.109016, 0.097863, 0.082371",\
              "0.132744, 0.126746, 0.118724, 0.107571, 0.092079",\
              "0.141064, 0.135067, 0.127044, 0.115891, 0.100399",\
              "0.152462, 0.146465, 0.138442, 0.127289, 0.111797",\
              "0.165088, 0.159091, 0.151068, 0.139915, 0.124423"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004861") ;
            }
            fall_power("scalar") {
                values ("0.004861") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001261 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180888, 0.190927, 0.201008, 0.216489, 0.235893",\
              "0.173902, 0.183940, 0.194021, 0.209502, 0.228906",\
              "0.167995, 0.178034, 0.188115, 0.203596, 0.223000",\
              "0.159838, 0.169877, 0.179958, 0.195439, 0.214843",\
              "0.150786, 0.160825, 0.170906, 0.186387, 0.205791"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180888, 0.190927, 0.201008, 0.216489, 0.235893",\
              "0.173902, 0.183940, 0.194021, 0.209502, 0.228906",\
              "0.167995, 0.178034, 0.188115, 0.203596, 0.223000",\
              "0.159838, 0.169877, 0.179958, 0.195439, 0.214843",\
              "0.150786, 0.160825, 0.170906, 0.186387, 0.205791"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163828, 0.158641, 0.153272, 0.145074, 0.133630",\
              "0.173536, 0.168348, 0.162979, 0.154782, 0.143338",\
              "0.181857, 0.176669, 0.171300, 0.163103, 0.151658",\
              "0.193254, 0.188067, 0.182698, 0.174500, 0.163056",\
              "0.205880, 0.200693, 0.195324, 0.187126, 0.175682"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163828, 0.158641, 0.153272, 0.145074, 0.133630",\
              "0.173536, 0.168348, 0.162979, 0.154782, 0.143338",\
              "0.181857, 0.176669, 0.171300, 0.163103, 0.151658",\
              "0.193254, 0.188067, 0.182698, 0.174500, 0.163056",\
              "0.205880, 0.200693, 0.195324, 0.187126, 0.175682"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.032811") ;
            }
            fall_power("scalar") {
                values ("0.032811") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.313163, 0.350299, 0.382633, 0.443388, 0.561688",\
              "0.320363, 0.357498, 0.389833, 0.450587, 0.568887",\
              "0.326097, 0.363232, 0.395567, 0.456322, 0.574621",\
              "0.334084, 0.371219, 0.403554, 0.464308, 0.582608",\
              "0.342823, 0.379958, 0.412293, 0.473048, 0.591347"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.313163, 0.350299, 0.382633, 0.443388, 0.561688",\
              "0.320363, 0.357498, 0.389833, 0.450587, 0.568887",\
              "0.326097, 0.363232, 0.395567, 0.456322, 0.574621",\
              "0.334084, 0.371219, 0.403554, 0.464308, 0.582608",\
              "0.342823, 0.379958, 0.412293, 0.473048, 0.591347"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.170835, 0.194178, 0.218305, 0.263838, 0.354095",\
              "0.177692, 0.201035, 0.225161, 0.270695, 0.360952",\
              "0.183154, 0.206496, 0.230623, 0.276157, 0.366414",\
              "0.190760, 0.214103, 0.238229, 0.283763, 0.374020",\
              "0.199083, 0.222426, 0.246552, 0.292086, 0.382343"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.170835, 0.194178, 0.218305, 0.263838, 0.354095",\
              "0.177692, 0.201035, 0.225161, 0.270695, 0.360952",\
              "0.183154, 0.206496, 0.230623, 0.276157, 0.366414",\
              "0.190760, 0.214103, 0.238229, 0.283763, 0.374020",\
              "0.199083, 0.222426, 0.246552, 0.292086, 0.382343"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.025371, 0.074604, 0.133429, 0.253815, 0.507946" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.025371, 0.074604, 0.133429, 0.253815, 0.507946" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.017602, 0.057533, 0.102683, 0.196778, 0.386885" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.017602, 0.057533, 0.102683, 0.196778, 0.386885" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003561, 0.003561, 0.003561, 0.003561, 0.003561") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 27.254043;
  }
  


}   /* cell() */

}   /* library() */

