Running: G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o G:/MyWorkspace/Computer_Organization/ISE_Project/FSM_Review/FSM_tb_isim_beh.exe -prj G:/MyWorkspace/Computer_Organization/ISE_Project/FSM_Review/FSM_tb_beh.prj work.FSM_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "G:/MyWorkspace/Computer_Organization/ISE_Project/FSM_Review/Character_FSM.v" into library work
Analyzing Verilog file "G:/MyWorkspace/Computer_Organization/ISE_Project/FSM_Review/FSM_tb.v" into library work
Analyzing Verilog file "G:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:696 - "G:/MyWorkspace/Computer_Organization/ISE_Project/FSM_Review/FSM_tb.v" Line 52: Part-select direction is opposite from prefix index direction
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
