
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 434.461 ; gain = 94.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:47]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Slow_Clk.vhd:5' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Slow_Clk.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Slow_Clk.vhd:10]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:57]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:22' bound to instance 'OPCODE_Decoder' of component 'Decoder_2_to_4' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (3#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:57]
INFO: [Synth 8-3491] module 'Mux_2way_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_4bit.vhd:34' bound to instance 'Multiplexer_2way_4bit' of component 'Mux_2way_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:208]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_0' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_4bit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer_4bit' (4#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_1' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_4bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_4bit' (5#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'PROGRM_ROM' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/PROGRM_ROM.vhd:35' bound to instance 'Program_Rom' of component 'Progrm_Rom' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:217]
INFO: [Synth 8-638] synthesizing module 'PROGRM_ROM' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/PROGRM_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROGRM_ROM' (6#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/PROGRM_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Bit_3_Adder' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Bit_3_Adder.vhd:34' bound to instance 'Bit3Adder' of component 'Bit_3_Adder' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:224]
INFO: [Synth 8-638] synthesizing module 'Bit_3_Adder' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Bit_3_Adder.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Bit_3_Adder.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (7#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (8#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Bit_3_Adder.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Bit_3_Adder.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Bit_3_Adder' (9#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Bit_3_Adder.vhd:39]
INFO: [Synth 8-3491] module 'Mux_2way_3bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_3bit.vhd:34' bound to instance 'Multiplexer_2way_3bit' of component 'Mux_2way_3bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_3bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_3bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_3bit.vhd:34' bound to instance 'tri_state_buffer_0' of component 'tri_state_buffer_3bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_3bit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer_3bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_3bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer_3bit' (10#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_3bit.vhd:41]
INFO: [Synth 8-3491] module 'tri_state_buffer_3bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_3bit.vhd:34' bound to instance 'tri_state_buffer_1' of component 'tri_state_buffer_3bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_3bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_3bit' (11#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'P_Counter' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/P_Counter.vhd:37' bound to instance 'Progaram_Counter' of component 'P_Counter' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:239]
INFO: [Synth 8-638] synthesizing module 'P_Counter' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/P_Counter.vhd:44]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:4' bound to instance 'D_FF0' of component 'D_FF' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/P_Counter.vhd:57]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (12#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:13]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:4' bound to instance 'D_FF1' of component 'D_FF' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/P_Counter.vhd:65]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:4' bound to instance 'D_FF2' of component 'D_FF' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/P_Counter.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'P_Counter' (13#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/P_Counter.vhd:44]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'RegisterBank' of component 'Register_Bank' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Decoder_3_to_8.vhd:3' bound to instance 'Decoder' of component 'Decoder_3_to_8' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Decoder_3_to_8.vhd:8]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:22' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Decoder_3_to_8.vhd:17]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:22' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Decoder_3_to_8.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (14#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Decoder_3_to_8.vhd:8]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_0' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Reg' (15#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:21]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_1' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_2' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_3' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_4' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_5' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_6' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:133]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Register.vhd:13' bound to instance 'Reg_7' of component 'Reg' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (16#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'AddSubUnit' of component 'Add_Sub_Unit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:263]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/RCA_4.vhd:5' bound to instance 'RCA_Unit' of component 'RCA_4' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/RCA_4.vhd:16]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/RCA_4.vhd:33]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/RCA_4.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/RCA_4.vhd:49]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/RCA_4.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (17#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/RCA_4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (18#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Multiplexer_8way_4bit_A' of component 'Mux_8way_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:273]
INFO: [Synth 8-638] synthesizing module 'Mux_8way_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/Decoder_3_to_8.vhd:3' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:63]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_0' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:67]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_1' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:71]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_2' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:75]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_3' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:79]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_4' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:83]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_5' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:87]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_6' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:91]
INFO: [Synth 8-3491] module 'tri_state_buffer_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/tri_state_buffer_4bit.vhd:34' bound to instance 'tri_state_buffer_7' of component 'tri_state_buffer_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Mux_8way_4bit' (19#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Multiplexer_8way_4bit_B' of component 'Mux_8way_4bit' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:287]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/LUT_16_7.vhd:5' bound to instance 'LUT_7seg' of component 'LUT_16_7' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:304]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/LUT_16_7.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (20#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/LUT_16_7.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (21#1) [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/NanoProcessor.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 490.621 ; gain = 150.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 490.621 ; gain = 150.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 490.621 ; gain = 150.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 821.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 821.586 ; gain = 481.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 821.586 ; gain = 481.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 821.586 ; gain = 481.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "PR_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 821.586 ; gain = 481.715
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Decoder_3_to_8:/Decoder_2_to_4_0' (Decoder_2_to_4) to 'Decoder_3_to_8:/Decoder_2_to_4_1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module PROGRM_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Add_Sub_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Progaram_Counter/D_FF0/Qbar_reg was removed.  [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element Progaram_Counter/D_FF1/Qbar_reg was removed.  [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element Progaram_Counter/D_FF2/Qbar_reg was removed.  [D:/Vivado/Nanoprocessor/Nanoprocessor.srcs/sources_1/imports/src/D_FF.vhd:20]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_0/Q_reg[3]' (FDR) to 'RegisterBank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_0/Q_reg[2]' (FDR) to 'RegisterBank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_0/Q_reg[0]' (FDR) to 'RegisterBank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_0/Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_0/Q_reg[1]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 821.586 ; gain = 481.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 821.586 ; gain = 481.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[0]' (FDRE) to 'RegisterBank/Reg_5/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[0]' (FDRE) to 'RegisterBank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[1]' (FDRE) to 'RegisterBank/Reg_5/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[1]' (FDRE) to 'RegisterBank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[3]' (FDRE) to 'RegisterBank/Reg_5/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[3]' (FDRE) to 'RegisterBank/Reg_6/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_4/Q_reg[2]' (FDRE) to 'RegisterBank/Reg_5/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank/Reg_5/Q_reg[2]' (FDRE) to 'RegisterBank/Reg_6/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank/Reg_6/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank/Reg_6/Q_reg[2]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |    43|
|5     |LUT3   |    16|
|6     |LUT4   |    24|
|7     |LUT5   |    13|
|8     |LUT6   |    14|
|9     |FDRE   |    53|
|10    |IBUF   |     2|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |   194|
|2     |  Progaram_Counter |P_Counter     |    52|
|3     |    D_FF0          |D_FF          |    13|
|4     |    D_FF1          |D_FF_3        |    19|
|5     |    D_FF2          |D_FF_4        |    20|
|6     |  RegisterBank     |Register_Bank |    68|
|7     |    Reg_1          |Reg           |     8|
|8     |    Reg_2          |Reg_0         |     4|
|9     |    Reg_3          |Reg_1         |    27|
|10    |    Reg_7          |Reg_2         |    29|
|11    |  Slow_Clk_0       |Slow_Clk      |    54|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 835.641 ; gain = 164.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 835.641 ; gain = 495.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 835.641 ; gain = 508.105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Nanoprocessor/Nanoprocessor.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 835.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 17:23:22 2023...
