
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401260 <.init>:
  401260:	stp	x29, x30, [sp, #-16]!
  401264:	mov	x29, sp
  401268:	bl	40221c <ferror@plt+0xc3c>
  40126c:	ldp	x29, x30, [sp], #16
  401270:	ret

Disassembly of section .plt:

0000000000401280 <mbrtowc@plt-0x20>:
  401280:	stp	x16, x30, [sp, #-16]!
  401284:	adrp	x16, 41a000 <ferror@plt+0x18a20>
  401288:	ldr	x17, [x16, #4088]
  40128c:	add	x16, x16, #0xff8
  401290:	br	x17
  401294:	nop
  401298:	nop
  40129c:	nop

00000000004012a0 <mbrtowc@plt>:
  4012a0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4012a4:	ldr	x17, [x16]
  4012a8:	add	x16, x16, #0x0
  4012ac:	br	x17

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4012b4:	ldr	x17, [x16, #8]
  4012b8:	add	x16, x16, #0x8
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4012c4:	ldr	x17, [x16, #16]
  4012c8:	add	x16, x16, #0x10
  4012cc:	br	x17

00000000004012d0 <strlen@plt>:
  4012d0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4012d4:	ldr	x17, [x16, #24]
  4012d8:	add	x16, x16, #0x18
  4012dc:	br	x17

00000000004012e0 <exit@plt>:
  4012e0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4012e4:	ldr	x17, [x16, #32]
  4012e8:	add	x16, x16, #0x20
  4012ec:	br	x17

00000000004012f0 <error@plt>:
  4012f0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4012f4:	ldr	x17, [x16, #40]
  4012f8:	add	x16, x16, #0x28
  4012fc:	br	x17

0000000000401300 <__cxa_atexit@plt>:
  401300:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401304:	ldr	x17, [x16, #48]
  401308:	add	x16, x16, #0x30
  40130c:	br	x17

0000000000401310 <lseek@plt>:
  401310:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401314:	ldr	x17, [x16, #56]
  401318:	add	x16, x16, #0x38
  40131c:	br	x17

0000000000401320 <__fpending@plt>:
  401320:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401324:	ldr	x17, [x16, #64]
  401328:	add	x16, x16, #0x40
  40132c:	br	x17

0000000000401330 <fileno@plt>:
  401330:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401334:	ldr	x17, [x16, #72]
  401338:	add	x16, x16, #0x48
  40133c:	br	x17

0000000000401340 <fclose@plt>:
  401340:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401344:	ldr	x17, [x16, #80]
  401348:	add	x16, x16, #0x50
  40134c:	br	x17

0000000000401350 <nl_langinfo@plt>:
  401350:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401354:	ldr	x17, [x16, #88]
  401358:	add	x16, x16, #0x58
  40135c:	br	x17

0000000000401360 <malloc@plt>:
  401360:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401364:	ldr	x17, [x16, #96]
  401368:	add	x16, x16, #0x60
  40136c:	br	x17

0000000000401370 <__strtol_internal@plt>:
  401370:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401374:	ldr	x17, [x16, #104]
  401378:	add	x16, x16, #0x68
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401384:	ldr	x17, [x16, #112]
  401388:	add	x16, x16, #0x70
  40138c:	br	x17

0000000000401390 <bindtextdomain@plt>:
  401390:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401394:	ldr	x17, [x16, #120]
  401398:	add	x16, x16, #0x78
  40139c:	br	x17

00000000004013a0 <__libc_start_main@plt>:
  4013a0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4013a4:	ldr	x17, [x16, #128]
  4013a8:	add	x16, x16, #0x80
  4013ac:	br	x17

00000000004013b0 <__printf_chk@plt>:
  4013b0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4013b4:	ldr	x17, [x16, #136]
  4013b8:	add	x16, x16, #0x88
  4013bc:	br	x17

00000000004013c0 <memset@plt>:
  4013c0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4013c4:	ldr	x17, [x16, #144]
  4013c8:	add	x16, x16, #0x90
  4013cc:	br	x17

00000000004013d0 <__vfprintf_chk@plt>:
  4013d0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4013d4:	ldr	x17, [x16, #152]
  4013d8:	add	x16, x16, #0x98
  4013dc:	br	x17

00000000004013e0 <__strtoul_internal@plt>:
  4013e0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4013e4:	ldr	x17, [x16, #160]
  4013e8:	add	x16, x16, #0xa0
  4013ec:	br	x17

00000000004013f0 <calloc@plt>:
  4013f0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4013f4:	ldr	x17, [x16, #168]
  4013f8:	add	x16, x16, #0xa8
  4013fc:	br	x17

0000000000401400 <realloc@plt>:
  401400:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401404:	ldr	x17, [x16, #176]
  401408:	add	x16, x16, #0xb0
  40140c:	br	x17

0000000000401410 <strrchr@plt>:
  401410:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401414:	ldr	x17, [x16, #184]
  401418:	add	x16, x16, #0xb8
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401424:	ldr	x17, [x16, #192]
  401428:	add	x16, x16, #0xc0
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401434:	ldr	x17, [x16, #200]
  401438:	add	x16, x16, #0xc8
  40143c:	br	x17

0000000000401440 <mbsinit@plt>:
  401440:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401444:	ldr	x17, [x16, #208]
  401448:	add	x16, x16, #0xd0
  40144c:	br	x17

0000000000401450 <__overflow@plt>:
  401450:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401454:	ldr	x17, [x16, #216]
  401458:	add	x16, x16, #0xd8
  40145c:	br	x17

0000000000401460 <memcmp@plt>:
  401460:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401464:	ldr	x17, [x16, #224]
  401468:	add	x16, x16, #0xe0
  40146c:	br	x17

0000000000401470 <textdomain@plt>:
  401470:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401474:	ldr	x17, [x16, #232]
  401478:	add	x16, x16, #0xe8
  40147c:	br	x17

0000000000401480 <__fprintf_chk@plt>:
  401480:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401484:	ldr	x17, [x16, #240]
  401488:	add	x16, x16, #0xf0
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401494:	ldr	x17, [x16, #248]
  401498:	add	x16, x16, #0xf8
  40149c:	br	x17

00000000004014a0 <iconv@plt>:
  4014a0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4014a4:	ldr	x17, [x16, #256]
  4014a8:	add	x16, x16, #0x100
  4014ac:	br	x17

00000000004014b0 <__ctype_b_loc@plt>:
  4014b0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4014b4:	ldr	x17, [x16, #264]
  4014b8:	add	x16, x16, #0x108
  4014bc:	br	x17

00000000004014c0 <uselocale@plt>:
  4014c0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4014c4:	ldr	x17, [x16, #272]
  4014c8:	add	x16, x16, #0x110
  4014cc:	br	x17

00000000004014d0 <fseeko@plt>:
  4014d0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4014d4:	ldr	x17, [x16, #280]
  4014d8:	add	x16, x16, #0x118
  4014dc:	br	x17

00000000004014e0 <strtold@plt>:
  4014e0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4014e4:	ldr	x17, [x16, #288]
  4014e8:	add	x16, x16, #0x120
  4014ec:	br	x17

00000000004014f0 <free@plt>:
  4014f0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4014f4:	ldr	x17, [x16, #296]
  4014f8:	add	x16, x16, #0x128
  4014fc:	br	x17

0000000000401500 <__ctype_get_mb_cur_max@plt>:
  401500:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401504:	ldr	x17, [x16, #304]
  401508:	add	x16, x16, #0x130
  40150c:	br	x17

0000000000401510 <mempcpy@plt>:
  401510:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401514:	ldr	x17, [x16, #312]
  401518:	add	x16, x16, #0x138
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401524:	ldr	x17, [x16, #320]
  401528:	add	x16, x16, #0x140
  40152c:	br	x17

0000000000401530 <fwrite@plt>:
  401530:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401534:	ldr	x17, [x16, #328]
  401538:	add	x16, x16, #0x148
  40153c:	br	x17

0000000000401540 <fflush@plt>:
  401540:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401544:	ldr	x17, [x16, #336]
  401548:	add	x16, x16, #0x150
  40154c:	br	x17

0000000000401550 <iconv_open@plt>:
  401550:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401554:	ldr	x17, [x16, #344]
  401558:	add	x16, x16, #0x158
  40155c:	br	x17

0000000000401560 <dcgettext@plt>:
  401560:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401564:	ldr	x17, [x16, #352]
  401568:	add	x16, x16, #0x160
  40156c:	br	x17

0000000000401570 <fputs_unlocked@plt>:
  401570:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401574:	ldr	x17, [x16, #360]
  401578:	add	x16, x16, #0x168
  40157c:	br	x17

0000000000401580 <__freading@plt>:
  401580:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401584:	ldr	x17, [x16, #368]
  401588:	add	x16, x16, #0x170
  40158c:	br	x17

0000000000401590 <iswprint@plt>:
  401590:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  401594:	ldr	x17, [x16, #376]
  401598:	add	x16, x16, #0x178
  40159c:	br	x17

00000000004015a0 <__errno_location@plt>:
  4015a0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4015a4:	ldr	x17, [x16, #384]
  4015a8:	add	x16, x16, #0x180
  4015ac:	br	x17

00000000004015b0 <getenv@plt>:
  4015b0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4015b4:	ldr	x17, [x16, #392]
  4015b8:	add	x16, x16, #0x188
  4015bc:	br	x17

00000000004015c0 <newlocale@plt>:
  4015c0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4015c4:	ldr	x17, [x16, #400]
  4015c8:	add	x16, x16, #0x190
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4015d4:	ldr	x17, [x16, #408]
  4015d8:	add	x16, x16, #0x198
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 41b000 <ferror@plt+0x19a20>
  4015e4:	ldr	x17, [x16, #416]
  4015e8:	add	x16, x16, #0x1a0
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	stp	x29, x30, [sp, #-432]!
  4015f4:	mov	x29, sp
  4015f8:	stp	x21, x22, [sp, #32]
  4015fc:	mov	w22, w0
  401600:	ldr	x0, [x1]
  401604:	stp	x19, x20, [sp, #16]
  401608:	mov	x19, x1
  40160c:	adrp	x20, 407000 <ferror@plt+0x5a20>
  401610:	add	x20, x20, #0xf60
  401614:	bl	403108 <ferror@plt+0x1b28>
  401618:	adrp	x0, 408000 <ferror@plt+0x6a20>
  40161c:	add	x0, x0, #0x1a0
  401620:	mov	x1, x0
  401624:	str	x0, [sp, #152]
  401628:	mov	w0, #0x6                   	// #6
  40162c:	bl	4015d0 <setlocale@plt>
  401630:	adrp	x1, 408000 <ferror@plt+0x6a20>
  401634:	add	x1, x1, #0x7e8
  401638:	mov	x0, x20
  40163c:	bl	401390 <bindtextdomain@plt>
  401640:	mov	x0, x20
  401644:	bl	401470 <textdomain@plt>
  401648:	adrp	x0, 403000 <ferror@plt+0x1a20>
  40164c:	add	x0, x0, #0x28
  401650:	bl	407f08 <ferror@plt+0x6928>
  401654:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  401658:	str	wzr, [x0, #580]
  40165c:	adrp	x0, 408000 <ferror@plt+0x6a20>
  401660:	add	x0, x0, #0x800
  401664:	bl	4015b0 <getenv@plt>
  401668:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  40166c:	add	x1, x1, #0x244
  401670:	cmp	x0, #0x0
  401674:	cset	w0, ne  // ne = any
  401678:	cmp	w22, #0x2
  40167c:	strb	w0, [x1, #4]
  401680:	b.eq	401c10 <ferror@plt+0x630>  // b.none
  401684:	stp	x23, x24, [sp, #48]
  401688:	cmp	w22, #0x1
  40168c:	stp	x25, x26, [sp, #64]
  401690:	stp	x27, x28, [sp, #80]
  401694:	b.gt	4016c4 <ferror@plt+0xe4>
  401698:	mov	w2, #0x5                   	// #5
  40169c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4016a0:	mov	x0, #0x0                   	// #0
  4016a4:	add	x1, x1, #0x840
  4016a8:	bl	401560 <dcgettext@plt>
  4016ac:	mov	x2, x0
  4016b0:	mov	w1, #0x0                   	// #0
  4016b4:	mov	w0, #0x0                   	// #0
  4016b8:	bl	4012f0 <error@plt>
  4016bc:	mov	w0, #0x1                   	// #1
  4016c0:	bl	402c10 <ferror@plt+0x1630>
  4016c4:	ldr	x0, [x19, #8]
  4016c8:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4016cc:	add	x1, x1, #0x838
  4016d0:	bl	401490 <strcmp@plt>
  4016d4:	cbnz	w0, 4016e0 <ferror@plt+0x100>
  4016d8:	sub	w22, w22, #0x1
  4016dc:	add	x19, x19, #0x8
  4016e0:	ldr	x0, [x19, #8]
  4016e4:	str	x0, [sp, #144]
  4016e8:	sub	w22, w22, #0x2
  4016ec:	add	x24, x19, #0x10
  4016f0:	ldr	x23, [sp, #144]
  4016f4:	ldrb	w1, [x23]
  4016f8:	cbz	w1, 4017bc <ferror@plt+0x1dc>
  4016fc:	nop
  401700:	str	wzr, [sp, #116]
  401704:	mov	x21, x24
  401708:	str	wzr, [sp, #132]
  40170c:	mov	w19, w22
  401710:	cmp	w1, #0x25
  401714:	b.eq	40175c <ferror@plt+0x17c>  // b.none
  401718:	cmp	w1, #0x5c
  40171c:	b.eq	40183c <ferror@plt+0x25c>  // b.none
  401720:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  401724:	add	x20, x23, #0x1
  401728:	mov	x27, x23
  40172c:	ldr	x0, [x0, #560]
  401730:	ldp	x2, x3, [x0, #40]
  401734:	cmp	x2, x3
  401738:	b.cs	401834 <ferror@plt+0x254>  // b.hs, b.nlast
  40173c:	add	x3, x2, #0x1
  401740:	str	x3, [x0, #40]
  401744:	strb	w1, [x2]
  401748:	ldrb	w1, [x27, #1]
  40174c:	cbz	w1, 401798 <ferror@plt+0x1b8>
  401750:	mov	x23, x20
  401754:	cmp	w1, #0x25
  401758:	b.ne	401718 <ferror@plt+0x138>  // b.any
  40175c:	ldrb	w26, [x23, #1]
  401760:	add	x27, x23, #0x1
  401764:	add	x20, x23, #0x2
  401768:	cmp	w26, #0x25
  40176c:	b.eq	401820 <ferror@plt+0x240>  // b.none
  401770:	cmp	w26, #0x62
  401774:	b.eq	401874 <ferror@plt+0x294>  // b.none
  401778:	cmp	w26, #0x71
  40177c:	b.ne	4018e4 <ferror@plt+0x304>  // b.any
  401780:	cbnz	w19, 401854 <ferror@plt+0x274>
  401784:	ldrb	w1, [x23, #2]
  401788:	cbz	w1, 4017f8 <ferror@plt+0x218>
  40178c:	mov	x23, x20
  401790:	mov	w19, #0x0                   	// #0
  401794:	b	401754 <ferror@plt+0x174>
  401798:	sub	w22, w22, w19
  40179c:	cmp	w22, #0x0
  4017a0:	ccmp	w19, #0x0, #0x4, gt
  4017a4:	add	x24, x24, w22, sxtw #3
  4017a8:	b.le	4017c0 <ferror@plt+0x1e0>
  4017ac:	ldr	x23, [sp, #144]
  4017b0:	mov	w22, w19
  4017b4:	ldrb	w1, [x23]
  4017b8:	cbnz	w1, 401700 <ferror@plt+0x120>
  4017bc:	mov	w19, w22
  4017c0:	cbz	w19, 4017f8 <ferror@plt+0x218>
  4017c4:	mov	w2, #0x5                   	// #5
  4017c8:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4017cc:	mov	x0, #0x0                   	// #0
  4017d0:	add	x1, x1, #0x8a8
  4017d4:	bl	401560 <dcgettext@plt>
  4017d8:	mov	x19, x0
  4017dc:	ldr	x0, [x24]
  4017e0:	bl	4063f0 <ferror@plt+0x4e10>
  4017e4:	mov	x3, x0
  4017e8:	mov	x2, x19
  4017ec:	mov	w1, #0x0                   	// #0
  4017f0:	mov	w0, #0x0                   	// #0
  4017f4:	bl	4012f0 <error@plt>
  4017f8:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4017fc:	ldp	x23, x24, [sp, #48]
  401800:	ldp	x25, x26, [sp, #64]
  401804:	ldp	x27, x28, [sp, #80]
  401808:	ldr	w20, [x0, #580]
  40180c:	mov	w0, w20
  401810:	ldp	x19, x20, [sp, #16]
  401814:	ldp	x21, x22, [sp, #32]
  401818:	ldp	x29, x30, [sp], #432
  40181c:	ret
  401820:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  401824:	ldr	x0, [x0, #560]
  401828:	ldp	x2, x3, [x0, #40]
  40182c:	cmp	x2, x3
  401830:	b.cc	40173c <ferror@plt+0x15c>  // b.lo, b.ul, b.last
  401834:	bl	401450 <__overflow@plt>
  401838:	b	401748 <ferror@plt+0x168>
  40183c:	mov	x0, x23
  401840:	mov	w1, #0x0                   	// #0
  401844:	bl	4022d8 <ferror@plt+0xcf8>
  401848:	add	x27, x23, w0, sxtw
  40184c:	add	x20, x27, #0x1
  401850:	b	401748 <ferror@plt+0x168>
  401854:	ldr	x1, [x21], #8
  401858:	mov	w0, #0x3                   	// #3
  40185c:	sub	w19, w19, #0x1
  401860:	bl	405168 <ferror@plt+0x3b88>
  401864:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  401868:	ldr	x1, [x1, #560]
  40186c:	bl	401570 <fputs_unlocked@plt>
  401870:	b	401748 <ferror@plt+0x168>
  401874:	cbz	w19, 401784 <ferror@plt+0x1a4>
  401878:	ldr	x28, [x21]
  40187c:	adrp	x23, 41b000 <ferror@plt+0x19a20>
  401880:	ldrb	w1, [x28]
  401884:	cbnz	w1, 4018b4 <ferror@plt+0x2d4>
  401888:	b	4018d8 <ferror@plt+0x2f8>
  40188c:	ldr	x0, [x23, #560]
  401890:	ldp	x2, x3, [x0, #40]
  401894:	cmp	x2, x3
  401898:	b.cs	401c00 <ferror@plt+0x620>  // b.hs, b.nlast
  40189c:	add	x3, x2, #0x1
  4018a0:	str	x3, [x0, #40]
  4018a4:	strb	w1, [x2]
  4018a8:	ldrb	w1, [x28, #1]
  4018ac:	add	x28, x28, #0x1
  4018b0:	cbz	w1, 4018d8 <ferror@plt+0x2f8>
  4018b4:	cmp	w1, #0x5c
  4018b8:	b.ne	40188c <ferror@plt+0x2ac>  // b.any
  4018bc:	mov	x0, x28
  4018c0:	mov	w1, #0x1                   	// #1
  4018c4:	bl	4022d8 <ferror@plt+0xcf8>
  4018c8:	add	x28, x28, w0, sxtw
  4018cc:	add	x28, x28, #0x1
  4018d0:	ldrb	w1, [x28]
  4018d4:	cbnz	w1, 4018b4 <ferror@plt+0x2d4>
  4018d8:	add	x21, x21, #0x8
  4018dc:	sub	w19, w19, #0x1
  4018e0:	b	401748 <ferror@plt+0x168>
  4018e4:	mov	w1, #0x0                   	// #0
  4018e8:	add	x0, sp, #0xb0
  4018ec:	mov	x2, #0x100                 	// #256
  4018f0:	bl	4013c0 <memset@plt>
  4018f4:	mov	w0, #0x1                   	// #1
  4018f8:	mov	w8, #0x1                   	// #1
  4018fc:	mov	w10, #0x101                 	// #257
  401900:	mov	w6, #0x1010101             	// #16843009
  401904:	mov	w4, w8
  401908:	mov	w5, w8
  40190c:	mov	w9, #0x0                   	// #0
  401910:	mov	w1, #0x0                   	// #0
  401914:	mov	w7, #0x0                   	// #0
  401918:	mov	x28, #0x1                   	// #1
  40191c:	strb	w0, [sp, #241]
  401920:	strb	w0, [sp, #245]
  401924:	strh	w10, [sp, #246]
  401928:	strb	w0, [sp, #264]
  40192c:	strb	w0, [sp, #273]
  401930:	strb	w0, [sp, #275]
  401934:	str	w6, [sp, #276]
  401938:	strb	w0, [sp, #281]
  40193c:	strb	w0, [sp, #287]
  401940:	strb	w0, [sp, #291]
  401944:	strb	w0, [sp, #293]
  401948:	strb	w0, [sp, #296]
  40194c:	b	401978 <ferror@plt+0x398>
  401950:	cmp	w26, #0x23
  401954:	b.eq	401bd4 <ferror@plt+0x5f4>  // b.none
  401958:	cmp	w26, #0x27
  40195c:	b.ne	4019ac <ferror@plt+0x3cc>  // b.any
  401960:	mov	w1, #0x1                   	// #1
  401964:	mov	w7, w1
  401968:	mov	w4, #0x0                   	// #0
  40196c:	mov	w5, #0x0                   	// #0
  401970:	add	x28, x28, #0x1
  401974:	ldrb	w26, [x23, x28]
  401978:	cmp	w26, #0x2b
  40197c:	add	x6, x28, x23
  401980:	b.eq	401970 <ferror@plt+0x390>  // b.none
  401984:	b.ls	401950 <ferror@plt+0x370>  // b.plast
  401988:	cmp	w26, #0x30
  40198c:	b.eq	401bf4 <ferror@plt+0x614>  // b.none
  401990:	cmp	w26, #0x49
  401994:	b.ne	401be8 <ferror@plt+0x608>  // b.any
  401998:	mov	w1, #0x1                   	// #1
  40199c:	mov	w4, #0x0                   	// #0
  4019a0:	mov	w7, w1
  4019a4:	mov	w5, #0x0                   	// #0
  4019a8:	b	401970 <ferror@plt+0x390>
  4019ac:	cmp	w26, #0x20
  4019b0:	b.eq	401970 <ferror@plt+0x390>  // b.none
  4019b4:	cbz	w7, 4019c0 <ferror@plt+0x3e0>
  4019b8:	strb	w5, [sp, #264]
  4019bc:	strb	w5, [sp, #296]
  4019c0:	cbz	w1, 4019c8 <ferror@plt+0x3e8>
  4019c4:	strb	w4, [sp, #291]
  4019c8:	cbz	w7, 401c08 <ferror@plt+0x628>
  4019cc:	strb	w5, [sp, #245]
  4019d0:	strb	w5, [sp, #277]
  4019d4:	strb	w5, [sp, #287]
  4019d8:	cbz	w1, 4019e4 <ferror@plt+0x404>
  4019dc:	strb	w4, [sp, #275]
  4019e0:	cbz	w7, 4019ec <ferror@plt+0x40c>
  4019e4:	strb	w5, [sp, #241]
  4019e8:	strb	w5, [sp, #273]
  4019ec:	cbz	w9, 4019fc <ferror@plt+0x41c>
  4019f0:	strb	w8, [sp, #276]
  4019f4:	strb	w8, [sp, #281]
  4019f8:	strb	w8, [sp, #293]
  4019fc:	add	x27, x6, #0x1
  401a00:	cmp	w26, #0x2a
  401a04:	mov	x0, x27
  401a08:	b.ne	401e60 <ferror@plt+0x880>  // b.any
  401a0c:	add	x28, x28, #0x1
  401a10:	cbnz	w19, 401ef0 <ferror@plt+0x910>
  401a14:	ldrb	w26, [x6, #1]
  401a18:	add	x20, x6, #0x2
  401a1c:	mov	w0, #0x1                   	// #1
  401a20:	str	wzr, [sp, #116]
  401a24:	str	w0, [sp, #136]
  401a28:	cmp	w26, #0x2e
  401a2c:	b.ne	401e58 <ferror@plt+0x878>  // b.any
  401a30:	ldrb	w26, [x27, #1]
  401a34:	strb	wzr, [sp, #275]
  401a38:	cmp	w26, #0x2a
  401a3c:	b.ne	401ea0 <ferror@plt+0x8c0>  // b.any
  401a40:	add	x28, x28, #0x2
  401a44:	add	x25, x27, #0x2
  401a48:	cbz	w19, 401f7c <ferror@plt+0x99c>
  401a4c:	ldr	x0, [x21]
  401a50:	bl	402b60 <ferror@plt+0x1580>
  401a54:	mov	x26, x0
  401a58:	tbnz	x0, #63, 401f98 <ferror@plt+0x9b8>
  401a5c:	mov	x0, #0x7fffffff            	// #2147483647
  401a60:	cmp	x26, x0
  401a64:	b.gt	4021ac <ferror@plt+0xbcc>
  401a68:	str	w26, [sp, #132]
  401a6c:	ldrb	w26, [x27, #2]
  401a70:	add	x20, x27, #0x3
  401a74:	add	x21, x21, #0x8
  401a78:	sub	w19, w19, #0x1
  401a7c:	mov	x27, x25
  401a80:	mov	w0, #0x1                   	// #1
  401a84:	str	w0, [sp, #140]
  401a88:	and	w1, w26, #0xfffffffd
  401a8c:	and	w0, w26, #0xffffffdf
  401a90:	cmp	w1, #0x68
  401a94:	mov	w1, #0x4c                  	// #76
  401a98:	ccmp	w0, w1, #0x4, ne  // ne = any
  401a9c:	mov	w0, #0x7a                  	// #122
  401aa0:	cset	w1, eq  // eq = none
  401aa4:	cmp	w26, #0x74
  401aa8:	ccmp	w26, w0, #0x4, ne  // ne = any
  401aac:	csinc	w1, w1, wzr, ne  // ne = any
  401ab0:	cbz	w1, 401ae8 <ferror@plt+0x508>
  401ab4:	mov	w6, #0x68                  	// #104
  401ab8:	mov	x20, x27
  401abc:	ldrb	w26, [x27, #1]!
  401ac0:	and	w4, w26, #0xffffffdf
  401ac4:	and	w1, w26, #0xfffffffd
  401ac8:	cmp	w4, #0x4c
  401acc:	ccmp	w1, w6, #0x4, ne  // ne = any
  401ad0:	cset	w1, eq  // eq = none
  401ad4:	cmp	w26, #0x74
  401ad8:	ccmp	w26, w0, #0x4, ne  // ne = any
  401adc:	csinc	w1, w1, wzr, ne  // ne = any
  401ae0:	cbnz	w1, 401ab8 <ferror@plt+0x4d8>
  401ae4:	add	x20, x20, #0x2
  401ae8:	add	x0, sp, #0xb0
  401aec:	ldrb	w0, [x0, w26, sxtw]
  401af0:	cbz	w0, 40214c <ferror@plt+0xb6c>
  401af4:	ldr	x25, [sp, #152]
  401af8:	cbz	w19, 401b04 <ferror@plt+0x524>
  401afc:	ldr	x25, [x21], #8
  401b00:	sub	w19, w19, #0x1
  401b04:	sub	w4, w26, #0x41
  401b08:	and	w4, w4, #0xff
  401b0c:	cmp	w4, #0x37
  401b10:	b.hi	401f38 <ferror@plt+0x958>  // b.pmore
  401b14:	mov	x0, #0x1                   	// #1
  401b18:	mov	x1, #0x71                  	// #113
  401b1c:	movk	x1, #0x71, lsl #32
  401b20:	lsl	x4, x0, x4
  401b24:	tst	x4, x1
  401b28:	b.ne	401c64 <ferror@plt+0x684>  // b.any
  401b2c:	mov	x1, #0x800000              	// #8388608
  401b30:	mov	x6, x23
  401b34:	movk	x1, #0x4108, lsl #32
  401b38:	movk	x1, #0x90, lsl #48
  401b3c:	ands	x4, x4, x1
  401b40:	b.ne	401c74 <ferror@plt+0x694>  // b.any
  401b44:	add	x0, x28, #0x2
  401b48:	str	x4, [sp, #96]
  401b4c:	add	x0, x0, x4
  401b50:	str	x6, [sp, #120]
  401b54:	bl	407508 <ferror@plt+0x5f28>
  401b58:	mov	x1, x23
  401b5c:	mov	x2, x28
  401b60:	mov	x23, x0
  401b64:	bl	401510 <mempcpy@plt>
  401b68:	ldr	x4, [sp, #96]
  401b6c:	ldr	x6, [sp, #120]
  401b70:	mov	x2, x4
  401b74:	mov	x1, x6
  401b78:	bl	401510 <mempcpy@plt>
  401b7c:	strb	w26, [x0]
  401b80:	strb	wzr, [x0, #1]
  401b84:	cmp	w26, #0x67
  401b88:	b.hi	401c84 <ferror@plt+0x6a4>  // b.pmore
  401b8c:	cmp	w26, #0x64
  401b90:	b.hi	401d88 <ferror@plt+0x7a8>  // b.pmore
  401b94:	cmp	w26, #0x63
  401b98:	b.eq	401f44 <ferror@plt+0x964>  // b.none
  401b9c:	cmp	w26, #0x64
  401ba0:	b.ne	401d74 <ferror@plt+0x794>  // b.any
  401ba4:	mov	x0, x25
  401ba8:	bl	402b60 <ferror@plt+0x1580>
  401bac:	ldr	w1, [sp, #136]
  401bb0:	cbnz	w1, 401fa4 <ferror@plt+0x9c4>
  401bb4:	ldr	w1, [sp, #140]
  401bb8:	cbnz	w1, 40206c <ferror@plt+0xa8c>
  401bbc:	mov	x1, x0
  401bc0:	mov	x0, x23
  401bc4:	bl	407718 <ferror@plt+0x6138>
  401bc8:	mov	x0, x23
  401bcc:	bl	4014f0 <free@plt>
  401bd0:	b	401748 <ferror@plt+0x168>
  401bd4:	mov	w9, #0x1                   	// #1
  401bd8:	mov	w8, #0x0                   	// #0
  401bdc:	mov	w1, w9
  401be0:	mov	w4, #0x0                   	// #0
  401be4:	b	401970 <ferror@plt+0x390>
  401be8:	cmp	w26, #0x2d
  401bec:	b.eq	401970 <ferror@plt+0x390>  // b.none
  401bf0:	b	4019b4 <ferror@plt+0x3d4>
  401bf4:	mov	w1, #0x1                   	// #1
  401bf8:	mov	w4, #0x0                   	// #0
  401bfc:	b	401970 <ferror@plt+0x390>
  401c00:	bl	401450 <__overflow@plt>
  401c04:	b	4018a8 <ferror@plt+0x2c8>
  401c08:	cbnz	w1, 4019dc <ferror@plt+0x3fc>
  401c0c:	b	4019ec <ferror@plt+0x40c>
  401c10:	ldr	x21, [x19, #8]
  401c14:	adrp	x1, 408000 <ferror@plt+0x6a20>
  401c18:	add	x1, x1, #0x810
  401c1c:	mov	x0, x21
  401c20:	bl	401490 <strcmp@plt>
  401c24:	cbz	w0, 4021bc <ferror@plt+0xbdc>
  401c28:	mov	x0, x21
  401c2c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  401c30:	add	x1, x1, #0x818
  401c34:	bl	401490 <strcmp@plt>
  401c38:	mov	w20, w0
  401c3c:	cbz	w0, 4020b8 <ferror@plt+0xad8>
  401c40:	adrp	x1, 408000 <ferror@plt+0x6a20>
  401c44:	mov	x0, x21
  401c48:	add	x1, x1, #0x838
  401c4c:	stp	x23, x24, [sp, #48]
  401c50:	stp	x25, x26, [sp, #64]
  401c54:	stp	x27, x28, [sp, #80]
  401c58:	bl	401490 <strcmp@plt>
  401c5c:	cbnz	w0, 4016e0 <ferror@plt+0x100>
  401c60:	b	401698 <ferror@plt+0xb8>
  401c64:	adrp	x6, 408000 <ferror@plt+0x6a20>
  401c68:	mov	x4, x0
  401c6c:	add	x6, x6, #0x7d8
  401c70:	b	401b44 <ferror@plt+0x564>
  401c74:	adrp	x6, 408000 <ferror@plt+0x6a20>
  401c78:	mov	x4, x0
  401c7c:	add	x6, x6, #0x7e0
  401c80:	b	401b44 <ferror@plt+0x564>
  401c84:	cmp	w26, #0x73
  401c88:	b.eq	401f5c <ferror@plt+0x97c>  // b.none
  401c8c:	b.ls	401cfc <ferror@plt+0x71c>  // b.plast
  401c90:	cmp	w26, #0x75
  401c94:	b.eq	401ca0 <ferror@plt+0x6c0>  // b.none
  401c98:	cmp	w26, #0x78
  401c9c:	b.ne	401bc8 <ferror@plt+0x5e8>  // b.any
  401ca0:	ldrb	w0, [x25]
  401ca4:	mov	w1, #0x27                  	// #39
  401ca8:	cmp	w0, #0x22
  401cac:	ccmp	w0, w1, #0x4, ne  // ne = any
  401cb0:	b.ne	401d20 <ferror@plt+0x740>  // b.any
  401cb4:	nop
  401cb8:	ldrb	w4, [x25, #1]
  401cbc:	cbz	w4, 401d20 <ferror@plt+0x740>
  401cc0:	ldrb	w0, [x25, #2]
  401cc4:	and	x26, x4, #0xff
  401cc8:	cbz	w0, 401cdc <ferror@plt+0x6fc>
  401ccc:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  401cd0:	add	x0, x0, #0x244
  401cd4:	ldrb	w0, [x0, #4]
  401cd8:	cbz	w0, 4020ec <ferror@plt+0xb0c>
  401cdc:	ldr	w0, [sp, #136]
  401ce0:	cbnz	w0, 401d58 <ferror@plt+0x778>
  401ce4:	ldr	w0, [sp, #140]
  401ce8:	cbnz	w0, 402014 <ferror@plt+0xa34>
  401cec:	mov	x1, x26
  401cf0:	mov	x0, x23
  401cf4:	bl	407718 <ferror@plt+0x6138>
  401cf8:	b	401bc8 <ferror@plt+0x5e8>
  401cfc:	cmp	w26, #0x69
  401d00:	b.eq	401ba4 <ferror@plt+0x5c4>  // b.none
  401d04:	cmp	w26, #0x6f
  401d08:	b.ne	401bc8 <ferror@plt+0x5e8>  // b.any
  401d0c:	ldrb	w0, [x25]
  401d10:	mov	w1, #0x27                  	// #39
  401d14:	cmp	w0, #0x22
  401d18:	ccmp	w0, w1, #0x4, ne  // ne = any
  401d1c:	b.eq	401cb8 <ferror@plt+0x6d8>  // b.none
  401d20:	bl	4015a0 <__errno_location@plt>
  401d24:	mov	x4, x0
  401d28:	add	x1, sp, #0xa8
  401d2c:	mov	w3, #0x0                   	// #0
  401d30:	mov	w2, #0x0                   	// #0
  401d34:	mov	x0, x25
  401d38:	str	wzr, [x4]
  401d3c:	bl	4013e0 <__strtoul_internal@plt>
  401d40:	mov	x26, x0
  401d44:	ldr	x1, [sp, #168]
  401d48:	mov	x0, x25
  401d4c:	bl	402a68 <ferror@plt+0x1488>
  401d50:	ldr	w0, [sp, #136]
  401d54:	cbz	w0, 401ce4 <ferror@plt+0x704>
  401d58:	ldr	w0, [sp, #140]
  401d5c:	cbnz	w0, 40203c <ferror@plt+0xa5c>
  401d60:	ldr	w1, [sp, #116]
  401d64:	mov	x2, x26
  401d68:	mov	x0, x23
  401d6c:	bl	407718 <ferror@plt+0x6138>
  401d70:	b	401bc8 <ferror@plt+0x5e8>
  401d74:	cmp	w26, #0x58
  401d78:	b.eq	401ca0 <ferror@plt+0x6c0>  // b.none
  401d7c:	b.ls	401de0 <ferror@plt+0x800>  // b.plast
  401d80:	cmp	w26, #0x61
  401d84:	b.ne	401bc8 <ferror@plt+0x5e8>  // b.any
  401d88:	ldrb	w0, [x25]
  401d8c:	mov	w1, #0x27                  	// #39
  401d90:	cmp	w0, #0x22
  401d94:	ccmp	w0, w1, #0x4, ne  // ne = any
  401d98:	b.ne	401e0c <ferror@plt+0x82c>  // b.any
  401d9c:	nop
  401da0:	ldrb	w0, [x25, #1]
  401da4:	cbz	w0, 401e0c <ferror@plt+0x82c>
  401da8:	bl	407e18 <ferror@plt+0x6838>
  401dac:	ldrb	w0, [x25, #2]
  401db0:	cbz	w0, 401dc4 <ferror@plt+0x7e4>
  401db4:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  401db8:	add	x0, x0, #0x244
  401dbc:	ldrb	w0, [x0, #4]
  401dc0:	cbz	w0, 402118 <ferror@plt+0xb38>
  401dc4:	ldr	w0, [sp, #136]
  401dc8:	cbnz	w0, 401e40 <ferror@plt+0x860>
  401dcc:	ldr	w0, [sp, #140]
  401dd0:	cbnz	w0, 402080 <ferror@plt+0xaa0>
  401dd4:	mov	x0, x23
  401dd8:	bl	407718 <ferror@plt+0x6138>
  401ddc:	b	401bc8 <ferror@plt+0x5e8>
  401de0:	cmp	w26, #0x41
  401de4:	b.eq	401d88 <ferror@plt+0x7a8>  // b.none
  401de8:	sub	w3, w26, #0x45
  401dec:	and	w3, w3, #0xff
  401df0:	cmp	w3, #0x2
  401df4:	b.hi	401bc8 <ferror@plt+0x5e8>  // b.pmore
  401df8:	ldrb	w0, [x25]
  401dfc:	mov	w1, #0x27                  	// #39
  401e00:	cmp	w0, #0x22
  401e04:	ccmp	w0, w1, #0x4, ne  // ne = any
  401e08:	b.eq	401da0 <ferror@plt+0x7c0>  // b.none
  401e0c:	bl	4015a0 <__errno_location@plt>
  401e10:	mov	x2, x0
  401e14:	add	x1, sp, #0xa8
  401e18:	mov	x0, x25
  401e1c:	str	wzr, [x2]
  401e20:	bl	402f70 <ferror@plt+0x1990>
  401e24:	str	q0, [sp, #96]
  401e28:	ldr	x1, [sp, #168]
  401e2c:	mov	x0, x25
  401e30:	bl	402a68 <ferror@plt+0x1488>
  401e34:	ldr	w0, [sp, #136]
  401e38:	ldr	q0, [sp, #96]
  401e3c:	cbz	w0, 401dcc <ferror@plt+0x7ec>
  401e40:	ldr	w0, [sp, #140]
  401e44:	cbnz	w0, 402028 <ferror@plt+0xa48>
  401e48:	ldr	w1, [sp, #116]
  401e4c:	mov	x0, x23
  401e50:	bl	407718 <ferror@plt+0x6138>
  401e54:	b	401bc8 <ferror@plt+0x5e8>
  401e58:	str	wzr, [sp, #140]
  401e5c:	b	401a88 <ferror@plt+0x4a8>
  401e60:	sub	w1, w26, #0x30
  401e64:	cmp	w1, #0x9
  401e68:	b.ls	401e74 <ferror@plt+0x894>  // b.plast
  401e6c:	b	401ff0 <ferror@plt+0xa10>
  401e70:	add	x0, x0, #0x1
  401e74:	ldrb	w26, [x0]
  401e78:	mov	x20, x6
  401e7c:	sub	x28, x0, x23
  401e80:	mov	x6, x0
  401e84:	sub	w1, w26, #0x30
  401e88:	cmp	w1, #0x9
  401e8c:	b.ls	401e70 <ferror@plt+0x890>  // b.plast
  401e90:	add	x20, x20, #0x2
  401e94:	mov	x27, x0
  401e98:	str	wzr, [sp, #136]
  401e9c:	b	401a28 <ferror@plt+0x448>
  401ea0:	sub	w0, w26, #0x30
  401ea4:	add	x1, x28, #0x1
  401ea8:	cmp	w0, #0x9
  401eac:	sub	x4, x28, x20
  401eb0:	mov	x27, x20
  401eb4:	add	x0, x20, #0x1
  401eb8:	b.hi	4020a8 <ferror@plt+0xac8>  // b.pmore
  401ebc:	nop
  401ec0:	mov	x20, x27
  401ec4:	mov	x27, x0
  401ec8:	add	x0, x0, #0x1
  401ecc:	add	x2, x0, x4
  401ed0:	ldrb	w26, [x27]
  401ed4:	sub	w1, w26, #0x30
  401ed8:	cmp	w1, #0x9
  401edc:	b.ls	401ec0 <ferror@plt+0x8e0>  // b.plast
  401ee0:	add	x20, x20, #0x2
  401ee4:	mov	x28, x2
  401ee8:	str	wzr, [sp, #140]
  401eec:	b	401a88 <ferror@plt+0x4a8>
  401ef0:	ldr	x0, [x21]
  401ef4:	str	x6, [sp, #96]
  401ef8:	bl	402b60 <ferror@plt+0x1580>
  401efc:	mov	x25, x0
  401f00:	mov	x0, #0x80000000            	// #2147483648
  401f04:	add	x0, x25, x0
  401f08:	mov	x1, #0xffffffff            	// #4294967295
  401f0c:	cmp	x0, x1
  401f10:	b.hi	402178 <ferror@plt+0xb98>  // b.pmore
  401f14:	ldr	x6, [sp, #96]
  401f18:	mov	w0, #0x1                   	// #1
  401f1c:	add	x21, x21, #0x8
  401f20:	sub	w19, w19, #0x1
  401f24:	add	x20, x6, #0x2
  401f28:	str	w25, [sp, #116]
  401f2c:	ldrb	w26, [x6, #1]
  401f30:	str	w0, [sp, #136]
  401f34:	b	401a28 <ferror@plt+0x448>
  401f38:	mov	x6, x23
  401f3c:	mov	x4, #0x0                   	// #0
  401f40:	b	401b44 <ferror@plt+0x564>
  401f44:	ldr	w0, [sp, #136]
  401f48:	ldrb	w1, [x25]
  401f4c:	cbnz	w0, 401fc0 <ferror@plt+0x9e0>
  401f50:	mov	x0, x23
  401f54:	bl	407718 <ferror@plt+0x6138>
  401f58:	b	401bc8 <ferror@plt+0x5e8>
  401f5c:	ldr	w0, [sp, #136]
  401f60:	cbnz	w0, 401fd4 <ferror@plt+0x9f4>
  401f64:	ldr	w0, [sp, #140]
  401f68:	cbnz	w0, 402000 <ferror@plt+0xa20>
  401f6c:	mov	x1, x25
  401f70:	mov	x0, x23
  401f74:	bl	407718 <ferror@plt+0x6138>
  401f78:	b	401bc8 <ferror@plt+0x5e8>
  401f7c:	ldrb	w26, [x27, #2]
  401f80:	add	x20, x27, #0x3
  401f84:	mov	w0, #0x1                   	// #1
  401f88:	mov	x27, x25
  401f8c:	str	wzr, [sp, #132]
  401f90:	str	w0, [sp, #140]
  401f94:	b	401a88 <ferror@plt+0x4a8>
  401f98:	mov	w0, #0xffffffff            	// #-1
  401f9c:	str	w0, [sp, #132]
  401fa0:	b	401a6c <ferror@plt+0x48c>
  401fa4:	ldr	w1, [sp, #140]
  401fa8:	cbnz	w1, 402054 <ferror@plt+0xa74>
  401fac:	ldr	w1, [sp, #116]
  401fb0:	mov	x2, x0
  401fb4:	mov	x0, x23
  401fb8:	bl	407718 <ferror@plt+0x6138>
  401fbc:	b	401bc8 <ferror@plt+0x5e8>
  401fc0:	mov	w2, w1
  401fc4:	ldr	w1, [sp, #116]
  401fc8:	mov	x0, x23
  401fcc:	bl	407718 <ferror@plt+0x6138>
  401fd0:	b	401bc8 <ferror@plt+0x5e8>
  401fd4:	ldr	w0, [sp, #140]
  401fd8:	cbnz	w0, 402090 <ferror@plt+0xab0>
  401fdc:	ldr	w1, [sp, #116]
  401fe0:	mov	x2, x25
  401fe4:	mov	x0, x23
  401fe8:	bl	407718 <ferror@plt+0x6138>
  401fec:	b	401bc8 <ferror@plt+0x5e8>
  401ff0:	mov	x20, x27
  401ff4:	mov	x27, x6
  401ff8:	str	wzr, [sp, #136]
  401ffc:	b	401a28 <ferror@plt+0x448>
  402000:	ldr	w1, [sp, #132]
  402004:	mov	x2, x25
  402008:	mov	x0, x23
  40200c:	bl	407718 <ferror@plt+0x6138>
  402010:	b	401bc8 <ferror@plt+0x5e8>
  402014:	ldr	w1, [sp, #132]
  402018:	mov	x2, x26
  40201c:	mov	x0, x23
  402020:	bl	407718 <ferror@plt+0x6138>
  402024:	b	401bc8 <ferror@plt+0x5e8>
  402028:	ldr	w1, [sp, #116]
  40202c:	mov	x0, x23
  402030:	ldr	w2, [sp, #132]
  402034:	bl	407718 <ferror@plt+0x6138>
  402038:	b	401bc8 <ferror@plt+0x5e8>
  40203c:	ldr	w1, [sp, #116]
  402040:	mov	x3, x26
  402044:	ldr	w2, [sp, #132]
  402048:	mov	x0, x23
  40204c:	bl	407718 <ferror@plt+0x6138>
  402050:	b	401bc8 <ferror@plt+0x5e8>
  402054:	ldr	w1, [sp, #116]
  402058:	mov	x3, x0
  40205c:	ldr	w2, [sp, #132]
  402060:	mov	x0, x23
  402064:	bl	407718 <ferror@plt+0x6138>
  402068:	b	401bc8 <ferror@plt+0x5e8>
  40206c:	ldr	w1, [sp, #132]
  402070:	mov	x2, x0
  402074:	mov	x0, x23
  402078:	bl	407718 <ferror@plt+0x6138>
  40207c:	b	401bc8 <ferror@plt+0x5e8>
  402080:	ldr	w1, [sp, #132]
  402084:	mov	x0, x23
  402088:	bl	407718 <ferror@plt+0x6138>
  40208c:	b	401bc8 <ferror@plt+0x5e8>
  402090:	ldr	w1, [sp, #116]
  402094:	mov	x3, x25
  402098:	ldr	w2, [sp, #132]
  40209c:	mov	x0, x23
  4020a0:	bl	407718 <ferror@plt+0x6138>
  4020a4:	b	401bc8 <ferror@plt+0x5e8>
  4020a8:	mov	x28, x1
  4020ac:	mov	x20, x0
  4020b0:	str	wzr, [sp, #140]
  4020b4:	b	401a88 <ferror@plt+0x4a8>
  4020b8:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  4020bc:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4020c0:	adrp	x4, 408000 <ferror@plt+0x6a20>
  4020c4:	adrp	x2, 408000 <ferror@plt+0x6a20>
  4020c8:	ldr	x3, [x1, #440]
  4020cc:	add	x4, x4, #0x828
  4020d0:	ldr	x0, [x0, #560]
  4020d4:	add	x2, x2, #0x720
  4020d8:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4020dc:	mov	x5, #0x0                   	// #0
  4020e0:	add	x1, x1, #0xe0
  4020e4:	bl	4071a0 <ferror@plt+0x5bc0>
  4020e8:	b	40180c <ferror@plt+0x22c>
  4020ec:	mov	w2, #0x5                   	// #5
  4020f0:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	add	x1, x1, #0x90
  4020fc:	bl	401560 <dcgettext@plt>
  402100:	mov	x2, x0
  402104:	add	x3, x25, #0x2
  402108:	mov	w1, #0x0                   	// #0
  40210c:	mov	w0, #0x0                   	// #0
  402110:	bl	4012f0 <error@plt>
  402114:	b	401cdc <ferror@plt+0x6fc>
  402118:	mov	w2, #0x5                   	// #5
  40211c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402120:	mov	x0, #0x0                   	// #0
  402124:	add	x1, x1, #0x90
  402128:	str	q0, [sp, #96]
  40212c:	bl	401560 <dcgettext@plt>
  402130:	add	x3, x25, #0x2
  402134:	mov	x2, x0
  402138:	mov	w1, #0x0                   	// #0
  40213c:	mov	w0, #0x0                   	// #0
  402140:	bl	4012f0 <error@plt>
  402144:	ldr	q0, [sp, #96]
  402148:	b	401dc4 <ferror@plt+0x7e4>
  40214c:	mov	w2, #0x5                   	// #5
  402150:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402154:	mov	x0, #0x0                   	// #0
  402158:	add	x1, x1, #0x880
  40215c:	bl	401560 <dcgettext@plt>
  402160:	mov	x2, x0
  402164:	mov	x4, x23
  402168:	sub	w3, w20, w23
  40216c:	mov	w1, #0x0                   	// #0
  402170:	mov	w0, #0x1                   	// #1
  402174:	bl	4012f0 <error@plt>
  402178:	adrp	x1, 408000 <ferror@plt+0x6a20>
  40217c:	add	x1, x1, #0x850
  402180:	mov	w2, #0x5                   	// #5
  402184:	mov	x0, #0x0                   	// #0
  402188:	bl	401560 <dcgettext@plt>
  40218c:	mov	x19, x0
  402190:	ldr	x0, [x21]
  402194:	bl	4063f0 <ferror@plt+0x4e10>
  402198:	mov	x3, x0
  40219c:	mov	x2, x19
  4021a0:	mov	w1, #0x0                   	// #0
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	bl	4012f0 <error@plt>
  4021ac:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4021b0:	mov	w2, #0x5                   	// #5
  4021b4:	add	x1, x1, #0x868
  4021b8:	b	402184 <ferror@plt+0xba4>
  4021bc:	stp	x23, x24, [sp, #48]
  4021c0:	stp	x25, x26, [sp, #64]
  4021c4:	stp	x27, x28, [sp, #80]
  4021c8:	bl	402c10 <ferror@plt+0x1630>
  4021cc:	mov	x29, #0x0                   	// #0
  4021d0:	mov	x30, #0x0                   	// #0
  4021d4:	mov	x5, x0
  4021d8:	ldr	x1, [sp]
  4021dc:	add	x2, sp, #0x8
  4021e0:	mov	x6, sp
  4021e4:	movz	x0, #0x0, lsl #48
  4021e8:	movk	x0, #0x0, lsl #32
  4021ec:	movk	x0, #0x40, lsl #16
  4021f0:	movk	x0, #0x15f0
  4021f4:	movz	x3, #0x0, lsl #48
  4021f8:	movk	x3, #0x0, lsl #32
  4021fc:	movk	x3, #0x40, lsl #16
  402200:	movk	x3, #0x7e80
  402204:	movz	x4, #0x0, lsl #48
  402208:	movk	x4, #0x0, lsl #32
  40220c:	movk	x4, #0x40, lsl #16
  402210:	movk	x4, #0x7f00
  402214:	bl	4013a0 <__libc_start_main@plt>
  402218:	bl	401430 <abort@plt>
  40221c:	adrp	x0, 41a000 <ferror@plt+0x18a20>
  402220:	ldr	x0, [x0, #4064]
  402224:	cbz	x0, 40222c <ferror@plt+0xc4c>
  402228:	b	401420 <__gmon_start__@plt>
  40222c:	ret
  402230:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402234:	add	x0, x0, #0x220
  402238:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  40223c:	add	x1, x1, #0x220
  402240:	cmp	x1, x0
  402244:	b.eq	40225c <ferror@plt+0xc7c>  // b.none
  402248:	adrp	x1, 407000 <ferror@plt+0x5a20>
  40224c:	ldr	x1, [x1, #3896]
  402250:	cbz	x1, 40225c <ferror@plt+0xc7c>
  402254:	mov	x16, x1
  402258:	br	x16
  40225c:	ret
  402260:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402264:	add	x0, x0, #0x220
  402268:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  40226c:	add	x1, x1, #0x220
  402270:	sub	x1, x1, x0
  402274:	lsr	x2, x1, #63
  402278:	add	x1, x2, x1, asr #3
  40227c:	cmp	xzr, x1, asr #1
  402280:	asr	x1, x1, #1
  402284:	b.eq	40229c <ferror@plt+0xcbc>  // b.none
  402288:	adrp	x2, 407000 <ferror@plt+0x5a20>
  40228c:	ldr	x2, [x2, #3904]
  402290:	cbz	x2, 40229c <ferror@plt+0xcbc>
  402294:	mov	x16, x2
  402298:	br	x16
  40229c:	ret
  4022a0:	stp	x29, x30, [sp, #-32]!
  4022a4:	mov	x29, sp
  4022a8:	str	x19, [sp, #16]
  4022ac:	adrp	x19, 41b000 <ferror@plt+0x19a20>
  4022b0:	ldrb	w0, [x19, #576]
  4022b4:	cbnz	w0, 4022c4 <ferror@plt+0xce4>
  4022b8:	bl	402230 <ferror@plt+0xc50>
  4022bc:	mov	w0, #0x1                   	// #1
  4022c0:	strb	w0, [x19, #576]
  4022c4:	ldr	x19, [sp, #16]
  4022c8:	ldp	x29, x30, [sp], #32
  4022cc:	ret
  4022d0:	b	402260 <ferror@plt+0xc80>
  4022d4:	nop
  4022d8:	stp	x29, x30, [sp, #-64]!
  4022dc:	mov	x29, sp
  4022e0:	stp	x19, x20, [sp, #16]
  4022e4:	mov	x19, x0
  4022e8:	ldrb	w20, [x0, #1]
  4022ec:	cmp	w20, #0x78
  4022f0:	b.eq	4023fc <ferror@plt+0xe1c>  // b.none
  4022f4:	sub	w0, w20, #0x30
  4022f8:	and	w0, w0, #0xff
  4022fc:	cmp	w0, #0x7
  402300:	b.hi	4023a4 <ferror@plt+0xdc4>  // b.pmore
  402304:	and	w1, w1, #0xff
  402308:	cmp	w20, #0x30
  40230c:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  402310:	cset	x1, ne  // ne = any
  402314:	add	x1, x1, #0x1
  402318:	add	x0, x19, x1
  40231c:	ldrb	w1, [x19, x1]
  402320:	sub	w1, w1, #0x30
  402324:	and	w2, w1, #0xff
  402328:	cmp	w2, #0x7
  40232c:	b.hi	402980 <ferror@plt+0x13a0>  // b.pmore
  402330:	ldrb	w2, [x0, #1]
  402334:	add	x4, x0, #0x1
  402338:	sub	w2, w2, #0x30
  40233c:	and	w3, w2, #0xff
  402340:	cmp	w3, #0x7
  402344:	b.hi	402950 <ferror@plt+0x1370>  // b.pmore
  402348:	ldrb	w3, [x0, #2]
  40234c:	add	w1, w2, w1, lsl #3
  402350:	add	x4, x0, #0x2
  402354:	sub	w2, w3, #0x30
  402358:	and	w3, w2, #0xff
  40235c:	cmp	w3, #0x7
  402360:	b.hi	402950 <ferror@plt+0x1370>  // b.pmore
  402364:	add	w1, w2, w1, lsl #3
  402368:	add	x0, x0, #0x3
  40236c:	adrp	x2, 41b000 <ferror@plt+0x19a20>
  402370:	sub	x19, x0, x19
  402374:	sub	w19, w19, #0x1
  402378:	ldr	x0, [x2, #560]
  40237c:	ldp	x2, x3, [x0, #40]
  402380:	cmp	x2, x3
  402384:	b.cs	402824 <ferror@plt+0x1244>  // b.hs, b.nlast
  402388:	add	x3, x2, #0x1
  40238c:	str	x3, [x0, #40]
  402390:	strb	w1, [x2]
  402394:	mov	w0, w19
  402398:	ldp	x19, x20, [sp, #16]
  40239c:	ldp	x29, x30, [sp], #64
  4023a0:	ret
  4023a4:	cbnz	w20, 402474 <ferror@plt+0xe94>
  4023a8:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  4023ac:	ldr	x0, [x20, #560]
  4023b0:	ldp	x1, x2, [x0, #40]
  4023b4:	cmp	x1, x2
  4023b8:	b.cs	402988 <ferror@plt+0x13a8>  // b.hs, b.nlast
  4023bc:	add	x2, x1, #0x1
  4023c0:	str	x2, [x0, #40]
  4023c4:	mov	w0, #0x5c                  	// #92
  4023c8:	strb	w0, [x1]
  4023cc:	ldrb	w1, [x19, #1]
  4023d0:	mov	w19, #0x0                   	// #0
  4023d4:	cbz	w1, 402394 <ferror@plt+0xdb4>
  4023d8:	ldr	x0, [x20, #560]
  4023dc:	ldp	x2, x3, [x0, #40]
  4023e0:	cmp	x2, x3
  4023e4:	b.cs	402a20 <ferror@plt+0x1440>  // b.hs, b.nlast
  4023e8:	add	x3, x2, #0x1
  4023ec:	str	x3, [x0, #40]
  4023f0:	mov	w19, #0x1                   	// #1
  4023f4:	strb	w1, [x2]
  4023f8:	b	402394 <ferror@plt+0xdb4>
  4023fc:	bl	4014b0 <__ctype_b_loc@plt>
  402400:	ldrb	w1, [x19, #2]
  402404:	ldr	x3, [x0]
  402408:	ubfiz	x0, x1, #1, #8
  40240c:	ldrh	w0, [x3, x0]
  402410:	tbz	w0, #12, 402958 <ferror@plt+0x1378>
  402414:	sub	w0, w1, #0x61
  402418:	and	w0, w0, #0xff
  40241c:	cmp	w0, #0x5
  402420:	b.ls	4024d4 <ferror@plt+0xef4>  // b.plast
  402424:	sub	w0, w1, #0x41
  402428:	sub	w2, w1, #0x30
  40242c:	and	w0, w0, #0xff
  402430:	sub	w1, w1, #0x37
  402434:	cmp	w0, #0x6
  402438:	csel	w1, w1, w2, cc  // cc = lo, ul, last
  40243c:	ldrb	w2, [x19, #3]
  402440:	add	x0, x19, #0x3
  402444:	ubfiz	x4, x2, #1, #8
  402448:	ldrh	w3, [x3, x4]
  40244c:	tbz	w3, #12, 40236c <ferror@plt+0xd8c>
  402450:	sub	w0, w2, #0x61
  402454:	lsl	w1, w1, #4
  402458:	and	w0, w0, #0xff
  40245c:	cmp	w0, #0x5
  402460:	b.hi	402594 <ferror@plt+0xfb4>  // b.pmore
  402464:	sub	w2, w2, #0x57
  402468:	add	w1, w1, w2
  40246c:	add	x0, x19, #0x4
  402470:	b	40236c <ferror@plt+0xd8c>
  402474:	adrp	x0, 408000 <ferror@plt+0x6a20>
  402478:	mov	w1, w20
  40247c:	add	x0, x0, #0x0
  402480:	bl	401520 <strchr@plt>
  402484:	cbz	x0, 4025b0 <ferror@plt+0xfd0>
  402488:	cmp	w20, #0x66
  40248c:	b.eq	402994 <ferror@plt+0x13b4>  // b.none
  402490:	b.ls	4024dc <ferror@plt+0xefc>  // b.plast
  402494:	cmp	w20, #0x74
  402498:	b.eq	4029c0 <ferror@plt+0x13e0>  // b.none
  40249c:	b.ls	402558 <ferror@plt+0xf78>  // b.plast
  4024a0:	cmp	w20, #0x76
  4024a4:	b.ne	4029ec <ferror@plt+0x140c>  // b.any
  4024a8:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4024ac:	mov	w19, #0x1                   	// #1
  4024b0:	ldr	x0, [x0, #560]
  4024b4:	ldp	x1, x2, [x0, #40]
  4024b8:	cmp	x1, x2
  4024bc:	b.cs	402918 <ferror@plt+0x1338>  // b.hs, b.nlast
  4024c0:	add	x2, x1, #0x1
  4024c4:	str	x2, [x0, #40]
  4024c8:	mov	w0, #0xb                   	// #11
  4024cc:	strb	w0, [x1]
  4024d0:	b	402394 <ferror@plt+0xdb4>
  4024d4:	sub	w1, w1, #0x57
  4024d8:	b	40243c <ferror@plt+0xe5c>
  4024dc:	cmp	w20, #0x63
  4024e0:	b.eq	402a14 <ferror@plt+0x1434>  // b.none
  4024e4:	b.ls	40251c <ferror@plt+0xf3c>  // b.plast
  4024e8:	cmp	w20, #0x65
  4024ec:	b.ne	4029ec <ferror@plt+0x140c>  // b.any
  4024f0:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4024f4:	mov	w19, #0x1                   	// #1
  4024f8:	ldr	x0, [x0, #560]
  4024fc:	ldp	x1, x2, [x0, #40]
  402500:	cmp	x1, x2
  402504:	b.cs	4028f4 <ferror@plt+0x1314>  // b.hs, b.nlast
  402508:	add	x2, x1, #0x1
  40250c:	str	x2, [x0, #40]
  402510:	mov	w0, #0x1b                  	// #27
  402514:	strb	w0, [x1]
  402518:	b	402394 <ferror@plt+0xdb4>
  40251c:	cmp	w20, #0x61
  402520:	b.eq	4028c8 <ferror@plt+0x12e8>  // b.none
  402524:	cmp	w20, #0x62
  402528:	b.ne	4029ec <ferror@plt+0x140c>  // b.any
  40252c:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402530:	mov	w19, #0x1                   	// #1
  402534:	ldr	x0, [x0, #560]
  402538:	ldp	x1, x2, [x0, #40]
  40253c:	cmp	x1, x2
  402540:	b.cs	402900 <ferror@plt+0x1320>  // b.hs, b.nlast
  402544:	add	x2, x1, #0x1
  402548:	str	x2, [x0, #40]
  40254c:	mov	w0, #0x8                   	// #8
  402550:	strb	w0, [x1]
  402554:	b	402394 <ferror@plt+0xdb4>
  402558:	cmp	w20, #0x6e
  40255c:	b.eq	40289c <ferror@plt+0x12bc>  // b.none
  402560:	cmp	w20, #0x72
  402564:	b.ne	4029ec <ferror@plt+0x140c>  // b.any
  402568:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  40256c:	mov	w19, #0x1                   	// #1
  402570:	ldr	x0, [x0, #560]
  402574:	ldp	x1, x2, [x0, #40]
  402578:	cmp	x1, x2
  40257c:	b.cs	40290c <ferror@plt+0x132c>  // b.hs, b.nlast
  402580:	add	x2, x1, #0x1
  402584:	str	x2, [x0, #40]
  402588:	mov	w0, #0xd                   	// #13
  40258c:	strb	w0, [x1]
  402590:	b	402394 <ferror@plt+0xdb4>
  402594:	sub	w0, w2, #0x41
  402598:	sub	w3, w2, #0x37
  40259c:	and	w0, w0, #0xff
  4025a0:	sub	w2, w2, #0x30
  4025a4:	cmp	w0, #0x5
  4025a8:	csel	w2, w2, w3, hi  // hi = pmore
  4025ac:	b	402468 <ferror@plt+0xe88>
  4025b0:	and	w0, w20, #0xffffffdf
  4025b4:	cmp	w0, #0x55
  4025b8:	b.ne	4023a8 <ferror@plt+0xdc8>  // b.any
  4025bc:	cmp	w20, #0x75
  4025c0:	mov	w4, #0x8                   	// #8
  4025c4:	stp	x21, x22, [sp, #32]
  4025c8:	mov	w21, #0x4                   	// #4
  4025cc:	csel	w21, w21, w4, eq  // eq = none
  4025d0:	bl	4014b0 <__ctype_b_loc@plt>
  4025d4:	ldrb	w1, [x19, #2]
  4025d8:	ldr	x3, [x0]
  4025dc:	ubfiz	x0, x1, #1, #8
  4025e0:	ldrh	w0, [x3, x0]
  4025e4:	tbz	w0, #12, 40295c <ferror@plt+0x137c>
  4025e8:	sub	w0, w1, #0x61
  4025ec:	and	w0, w0, #0xff
  4025f0:	cmp	w0, #0x5
  4025f4:	b.ls	402830 <ferror@plt+0x1250>  // b.plast
  4025f8:	sub	w0, w1, #0x41
  4025fc:	sub	w2, w1, #0x30
  402600:	and	w0, w0, #0xff
  402604:	sub	w1, w1, #0x37
  402608:	cmp	w0, #0x6
  40260c:	csel	w1, w1, w2, cc  // cc = lo, ul, last
  402610:	ldrb	w0, [x19, #3]
  402614:	ubfiz	x2, x0, #1, #8
  402618:	ldrh	w2, [x3, x2]
  40261c:	tbz	w2, #12, 40295c <ferror@plt+0x137c>
  402620:	sub	w2, w0, #0x61
  402624:	lsl	w1, w1, #4
  402628:	and	w2, w2, #0xff
  40262c:	cmp	w2, #0x5
  402630:	b.ls	40287c <ferror@plt+0x129c>  // b.plast
  402634:	sub	w2, w0, #0x41
  402638:	sub	w4, w0, #0x30
  40263c:	and	w2, w2, #0xff
  402640:	sub	w0, w0, #0x37
  402644:	cmp	w2, #0x6
  402648:	csel	w2, w0, w4, cc  // cc = lo, ul, last
  40264c:	ldrb	w0, [x19, #4]
  402650:	add	w1, w1, w2
  402654:	ubfiz	x2, x0, #1, #8
  402658:	ldrh	w2, [x3, x2]
  40265c:	tbz	w2, #12, 40295c <ferror@plt+0x137c>
  402660:	sub	w2, w0, #0x61
  402664:	lsl	w1, w1, #4
  402668:	and	w2, w2, #0xff
  40266c:	cmp	w2, #0x5
  402670:	b.ls	402884 <ferror@plt+0x12a4>  // b.plast
  402674:	sub	w2, w0, #0x41
  402678:	sub	w4, w0, #0x30
  40267c:	and	w2, w2, #0xff
  402680:	sub	w0, w0, #0x37
  402684:	cmp	w2, #0x6
  402688:	csel	w2, w0, w4, cc  // cc = lo, ul, last
  40268c:	ldrb	w0, [x19, #5]
  402690:	add	w1, w2, w1
  402694:	ubfiz	x2, x0, #1, #8
  402698:	ldrh	w2, [x3, x2]
  40269c:	tbz	w2, #12, 40295c <ferror@plt+0x137c>
  4026a0:	sub	w2, w0, #0x61
  4026a4:	lsl	w1, w1, #4
  4026a8:	and	w2, w2, #0xff
  4026ac:	cmp	w2, #0x5
  4026b0:	b.ls	40288c <ferror@plt+0x12ac>  // b.plast
  4026b4:	sub	w2, w0, #0x41
  4026b8:	sub	w5, w0, #0x30
  4026bc:	and	w2, w2, #0xff
  4026c0:	sub	w0, w0, #0x37
  4026c4:	cmp	w2, #0x6
  4026c8:	csel	w5, w0, w5, cc  // cc = lo, ul, last
  4026cc:	add	w5, w5, w1
  4026d0:	cmp	w21, #0x4
  4026d4:	add	x22, x19, #0x6
  4026d8:	b.eq	4027d8 <ferror@plt+0x11f8>  // b.none
  4026dc:	ldrb	w0, [x19, #6]
  4026e0:	ubfiz	x1, x0, #1, #8
  4026e4:	ldrh	w1, [x3, x1]
  4026e8:	tbz	w1, #12, 40295c <ferror@plt+0x137c>
  4026ec:	sub	w1, w0, #0x61
  4026f0:	lsl	w5, w5, #4
  4026f4:	and	w1, w1, #0xff
  4026f8:	cmp	w1, #0x5
  4026fc:	b.ls	402894 <ferror@plt+0x12b4>  // b.plast
  402700:	sub	w1, w0, #0x41
  402704:	sub	w2, w0, #0x30
  402708:	and	w1, w1, #0xff
  40270c:	sub	w0, w0, #0x37
  402710:	cmp	w1, #0x6
  402714:	csel	w0, w0, w2, cc  // cc = lo, ul, last
  402718:	ldrb	w1, [x19, #7]
  40271c:	add	w5, w0, w5
  402720:	ubfiz	x0, x1, #1, #8
  402724:	ldrh	w0, [x3, x0]
  402728:	tbz	w0, #12, 40295c <ferror@plt+0x137c>
  40272c:	sub	w0, w1, #0x61
  402730:	lsl	w5, w5, #4
  402734:	and	w0, w0, #0xff
  402738:	cmp	w0, #0x5
  40273c:	b.ls	402924 <ferror@plt+0x1344>  // b.plast
  402740:	sub	w0, w1, #0x41
  402744:	sub	w2, w1, #0x30
  402748:	and	w0, w0, #0xff
  40274c:	sub	w1, w1, #0x37
  402750:	cmp	w0, #0x6
  402754:	csel	w1, w1, w2, cc  // cc = lo, ul, last
  402758:	ldrb	w0, [x19, #8]
  40275c:	add	w5, w5, w1
  402760:	ubfiz	x1, x0, #1, #8
  402764:	ldrh	w1, [x3, x1]
  402768:	tbz	w1, #12, 40295c <ferror@plt+0x137c>
  40276c:	sub	w1, w0, #0x61
  402770:	lsl	w5, w5, #4
  402774:	and	w1, w1, #0xff
  402778:	cmp	w1, #0x5
  40277c:	b.ls	40292c <ferror@plt+0x134c>  // b.plast
  402780:	sub	w1, w0, #0x41
  402784:	sub	w2, w0, #0x30
  402788:	and	w1, w1, #0xff
  40278c:	sub	w0, w0, #0x37
  402790:	cmp	w1, #0x6
  402794:	csel	w0, w0, w2, cc  // cc = lo, ul, last
  402798:	add	w5, w5, w0
  40279c:	cmp	w21, #0x8
  4027a0:	add	x22, x19, #0x9
  4027a4:	b.ne	4027d8 <ferror@plt+0x11f8>  // b.any
  4027a8:	ldrb	w0, [x19, #9]
  4027ac:	ubfiz	x1, x0, #1, #8
  4027b0:	ldrh	w1, [x3, x1]
  4027b4:	tbz	w1, #12, 40295c <ferror@plt+0x137c>
  4027b8:	sub	w1, w0, #0x61
  4027bc:	lsl	w5, w5, #4
  4027c0:	and	w1, w1, #0xff
  4027c4:	cmp	w1, #0x5
  4027c8:	b.hi	402934 <ferror@plt+0x1354>  // b.pmore
  4027cc:	sub	w0, w0, #0x57
  4027d0:	add	w5, w5, w0
  4027d4:	add	x22, x19, #0xa
  4027d8:	cmp	w5, #0x9f
  4027dc:	mov	w0, #0x24                  	// #36
  4027e0:	ccmp	w5, w0, #0x4, ls  // ls = plast
  4027e4:	b.eq	402838 <ferror@plt+0x1258>  // b.none
  4027e8:	and	w0, w5, #0xffffffdf
  4027ec:	cmp	w0, #0x40
  4027f0:	b.ne	402848 <ferror@plt+0x1268>  // b.any
  4027f4:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4027f8:	sub	x19, x22, x19
  4027fc:	mov	w1, w5
  402800:	sub	w19, w19, #0x1
  402804:	ldr	x0, [x0, #560]
  402808:	mov	w2, #0x0                   	// #0
  40280c:	bl	406860 <ferror@plt+0x5280>
  402810:	mov	w0, w19
  402814:	ldp	x19, x20, [sp, #16]
  402818:	ldp	x21, x22, [sp, #32]
  40281c:	ldp	x29, x30, [sp], #64
  402820:	ret
  402824:	and	w1, w1, #0xff
  402828:	bl	401450 <__overflow@plt>
  40282c:	b	402394 <ferror@plt+0xdb4>
  402830:	sub	w1, w1, #0x57
  402834:	b	402610 <ferror@plt+0x1030>
  402838:	mov	w0, #0xffff2800            	// #-55296
  40283c:	add	w0, w5, w0
  402840:	cmp	w0, #0x7ff
  402844:	b.hi	4027f4 <ferror@plt+0x1214>  // b.pmore
  402848:	mov	w2, #0x5                   	// #5
  40284c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402850:	mov	x0, #0x0                   	// #0
  402854:	add	x1, x1, #0x10
  402858:	str	w5, [sp, #60]
  40285c:	bl	401560 <dcgettext@plt>
  402860:	ldr	w5, [sp, #60]
  402864:	mov	x2, x0
  402868:	mov	w4, w21
  40286c:	mov	w3, w20
  402870:	mov	w1, #0x0                   	// #0
  402874:	mov	w0, #0x1                   	// #1
  402878:	bl	4012f0 <error@plt>
  40287c:	sub	w2, w0, #0x57
  402880:	b	40264c <ferror@plt+0x106c>
  402884:	sub	w2, w0, #0x57
  402888:	b	40268c <ferror@plt+0x10ac>
  40288c:	sub	w5, w0, #0x57
  402890:	b	4026cc <ferror@plt+0x10ec>
  402894:	sub	w0, w0, #0x57
  402898:	b	402718 <ferror@plt+0x1138>
  40289c:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4028a0:	mov	w19, #0x1                   	// #1
  4028a4:	ldr	x0, [x0, #560]
  4028a8:	ldp	x1, x2, [x0, #40]
  4028ac:	cmp	x1, x2
  4028b0:	b.cs	402a50 <ferror@plt+0x1470>  // b.hs, b.nlast
  4028b4:	add	x2, x1, #0x1
  4028b8:	str	x2, [x0, #40]
  4028bc:	mov	w0, #0xa                   	// #10
  4028c0:	strb	w0, [x1]
  4028c4:	b	402394 <ferror@plt+0xdb4>
  4028c8:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4028cc:	mov	w19, #0x1                   	// #1
  4028d0:	ldr	x0, [x0, #560]
  4028d4:	ldp	x1, x2, [x0, #40]
  4028d8:	cmp	x1, x2
  4028dc:	b.cs	402a38 <ferror@plt+0x1458>  // b.hs, b.nlast
  4028e0:	add	x2, x1, #0x1
  4028e4:	str	x2, [x0, #40]
  4028e8:	mov	w0, #0x7                   	// #7
  4028ec:	strb	w0, [x1]
  4028f0:	b	402394 <ferror@plt+0xdb4>
  4028f4:	mov	w1, #0x1b                  	// #27
  4028f8:	bl	401450 <__overflow@plt>
  4028fc:	b	402394 <ferror@plt+0xdb4>
  402900:	mov	w1, #0x8                   	// #8
  402904:	bl	401450 <__overflow@plt>
  402908:	b	402394 <ferror@plt+0xdb4>
  40290c:	mov	w1, #0xd                   	// #13
  402910:	bl	401450 <__overflow@plt>
  402914:	b	402394 <ferror@plt+0xdb4>
  402918:	mov	w1, #0xb                   	// #11
  40291c:	bl	401450 <__overflow@plt>
  402920:	b	402394 <ferror@plt+0xdb4>
  402924:	sub	w1, w1, #0x57
  402928:	b	402758 <ferror@plt+0x1178>
  40292c:	sub	w0, w0, #0x57
  402930:	b	402798 <ferror@plt+0x11b8>
  402934:	sub	w1, w0, #0x41
  402938:	sub	w2, w0, #0x37
  40293c:	and	w1, w1, #0xff
  402940:	sub	w0, w0, #0x30
  402944:	cmp	w1, #0x5
  402948:	csel	w0, w0, w2, hi  // hi = pmore
  40294c:	b	4027d0 <ferror@plt+0x11f0>
  402950:	mov	x0, x4
  402954:	b	40236c <ferror@plt+0xd8c>
  402958:	stp	x21, x22, [sp, #32]
  40295c:	mov	w2, #0x5                   	// #5
  402960:	adrp	x1, 407000 <ferror@plt+0x5a20>
  402964:	mov	x0, #0x0                   	// #0
  402968:	add	x1, x1, #0xfd8
  40296c:	bl	401560 <dcgettext@plt>
  402970:	mov	w1, #0x0                   	// #0
  402974:	mov	x2, x0
  402978:	mov	w0, #0x1                   	// #1
  40297c:	bl	4012f0 <error@plt>
  402980:	mov	w1, #0x0                   	// #0
  402984:	b	40236c <ferror@plt+0xd8c>
  402988:	mov	w1, #0x5c                  	// #92
  40298c:	bl	401450 <__overflow@plt>
  402990:	b	4023cc <ferror@plt+0xdec>
  402994:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402998:	mov	w19, #0x1                   	// #1
  40299c:	ldr	x0, [x0, #560]
  4029a0:	ldp	x1, x2, [x0, #40]
  4029a4:	cmp	x1, x2
  4029a8:	b.cs	402a2c <ferror@plt+0x144c>  // b.hs, b.nlast
  4029ac:	add	x2, x1, #0x1
  4029b0:	str	x2, [x0, #40]
  4029b4:	mov	w0, #0xc                   	// #12
  4029b8:	strb	w0, [x1]
  4029bc:	b	402394 <ferror@plt+0xdb4>
  4029c0:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4029c4:	mov	w19, #0x1                   	// #1
  4029c8:	ldr	x0, [x0, #560]
  4029cc:	ldp	x1, x2, [x0, #40]
  4029d0:	cmp	x1, x2
  4029d4:	b.cs	402a44 <ferror@plt+0x1464>  // b.hs, b.nlast
  4029d8:	add	x2, x1, #0x1
  4029dc:	str	x2, [x0, #40]
  4029e0:	mov	w0, #0x9                   	// #9
  4029e4:	strb	w0, [x1]
  4029e8:	b	402394 <ferror@plt+0xdb4>
  4029ec:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4029f0:	mov	w19, #0x1                   	// #1
  4029f4:	ldr	x0, [x0, #560]
  4029f8:	ldp	x1, x2, [x0, #40]
  4029fc:	cmp	x1, x2
  402a00:	b.cs	402a5c <ferror@plt+0x147c>  // b.hs, b.nlast
  402a04:	add	x2, x1, #0x1
  402a08:	str	x2, [x0, #40]
  402a0c:	strb	w20, [x1]
  402a10:	b	402394 <ferror@plt+0xdb4>
  402a14:	mov	w0, #0x0                   	// #0
  402a18:	stp	x21, x22, [sp, #32]
  402a1c:	bl	4012e0 <exit@plt>
  402a20:	mov	w19, #0x1                   	// #1
  402a24:	bl	401450 <__overflow@plt>
  402a28:	b	402394 <ferror@plt+0xdb4>
  402a2c:	mov	w1, #0xc                   	// #12
  402a30:	bl	401450 <__overflow@plt>
  402a34:	b	402394 <ferror@plt+0xdb4>
  402a38:	mov	w1, #0x7                   	// #7
  402a3c:	bl	401450 <__overflow@plt>
  402a40:	b	402394 <ferror@plt+0xdb4>
  402a44:	mov	w1, #0x9                   	// #9
  402a48:	bl	401450 <__overflow@plt>
  402a4c:	b	402394 <ferror@plt+0xdb4>
  402a50:	mov	w1, #0xa                   	// #10
  402a54:	bl	401450 <__overflow@plt>
  402a58:	b	402394 <ferror@plt+0xdb4>
  402a5c:	mov	w1, w20
  402a60:	bl	401450 <__overflow@plt>
  402a64:	b	402394 <ferror@plt+0xdb4>
  402a68:	stp	x29, x30, [sp, #-48]!
  402a6c:	mov	x29, sp
  402a70:	stp	x19, x20, [sp, #16]
  402a74:	mov	x20, x0
  402a78:	mov	x19, x1
  402a7c:	str	x21, [sp, #32]
  402a80:	bl	4015a0 <__errno_location@plt>
  402a84:	ldr	w21, [x0]
  402a88:	cbnz	w21, 402aec <ferror@plt+0x150c>
  402a8c:	ldrb	w0, [x19]
  402a90:	cbz	w0, 402adc <ferror@plt+0x14fc>
  402a94:	cmp	x19, x20
  402a98:	b.eq	402b28 <ferror@plt+0x1548>  // b.none
  402a9c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402aa0:	add	x1, x1, #0x68
  402aa4:	mov	w2, #0x5                   	// #5
  402aa8:	mov	x0, #0x0                   	// #0
  402aac:	bl	401560 <dcgettext@plt>
  402ab0:	mov	x19, x0
  402ab4:	mov	x0, x20
  402ab8:	bl	4063f0 <ferror@plt+0x4e10>
  402abc:	mov	x2, x19
  402ac0:	mov	x3, x0
  402ac4:	mov	w1, #0x0                   	// #0
  402ac8:	mov	w0, #0x0                   	// #0
  402acc:	bl	4012f0 <error@plt>
  402ad0:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402ad4:	mov	w1, #0x1                   	// #1
  402ad8:	str	w1, [x0, #580]
  402adc:	ldp	x19, x20, [sp, #16]
  402ae0:	ldr	x21, [sp, #32]
  402ae4:	ldp	x29, x30, [sp], #48
  402ae8:	ret
  402aec:	mov	x0, x20
  402af0:	bl	4063f0 <ferror@plt+0x4e10>
  402af4:	mov	w1, w21
  402af8:	mov	x3, x0
  402afc:	adrp	x2, 408000 <ferror@plt+0x6a20>
  402b00:	mov	w0, #0x0                   	// #0
  402b04:	add	x2, x2, #0x40
  402b08:	bl	4012f0 <error@plt>
  402b0c:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402b10:	mov	w1, #0x1                   	// #1
  402b14:	ldp	x19, x20, [sp, #16]
  402b18:	str	w1, [x0, #580]
  402b1c:	ldr	x21, [sp, #32]
  402b20:	ldp	x29, x30, [sp], #48
  402b24:	ret
  402b28:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402b2c:	add	x1, x1, #0x48
  402b30:	mov	w2, #0x5                   	// #5
  402b34:	mov	x0, #0x0                   	// #0
  402b38:	bl	401560 <dcgettext@plt>
  402b3c:	mov	x20, x0
  402b40:	mov	x0, x19
  402b44:	bl	4063f0 <ferror@plt+0x4e10>
  402b48:	mov	x2, x20
  402b4c:	mov	x3, x0
  402b50:	mov	w1, #0x0                   	// #0
  402b54:	mov	w0, #0x0                   	// #0
  402b58:	bl	4012f0 <error@plt>
  402b5c:	b	402ad0 <ferror@plt+0x14f0>
  402b60:	stp	x29, x30, [sp, #-48]!
  402b64:	mov	w1, #0x27                  	// #39
  402b68:	mov	x29, sp
  402b6c:	stp	x19, x20, [sp, #16]
  402b70:	mov	x19, x0
  402b74:	ldrb	w0, [x0]
  402b78:	cmp	w0, #0x22
  402b7c:	ccmp	w0, w1, #0x4, ne  // ne = any
  402b80:	b.ne	402b8c <ferror@plt+0x15ac>  // b.any
  402b84:	ldrb	w20, [x19, #1]
  402b88:	cbnz	w20, 402bcc <ferror@plt+0x15ec>
  402b8c:	bl	4015a0 <__errno_location@plt>
  402b90:	mov	x4, x0
  402b94:	add	x1, sp, #0x28
  402b98:	mov	x0, x19
  402b9c:	mov	w3, #0x0                   	// #0
  402ba0:	mov	w2, #0x0                   	// #0
  402ba4:	str	wzr, [x4]
  402ba8:	bl	401370 <__strtol_internal@plt>
  402bac:	mov	x20, x0
  402bb0:	ldr	x1, [sp, #40]
  402bb4:	mov	x0, x19
  402bb8:	bl	402a68 <ferror@plt+0x1488>
  402bbc:	mov	x0, x20
  402bc0:	ldp	x19, x20, [sp, #16]
  402bc4:	ldp	x29, x30, [sp], #48
  402bc8:	ret
  402bcc:	ldrb	w0, [x19, #2]
  402bd0:	and	x20, x20, #0xff
  402bd4:	cbz	w0, 402bbc <ferror@plt+0x15dc>
  402bd8:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402bdc:	ldrb	w0, [x0, #584]
  402be0:	cbnz	w0, 402bbc <ferror@plt+0x15dc>
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402bec:	mov	x0, #0x0                   	// #0
  402bf0:	add	x1, x1, #0x90
  402bf4:	bl	401560 <dcgettext@plt>
  402bf8:	mov	x2, x0
  402bfc:	add	x3, x19, #0x2
  402c00:	mov	w1, #0x0                   	// #0
  402c04:	mov	w0, #0x0                   	// #0
  402c08:	bl	4012f0 <error@plt>
  402c0c:	b	402bbc <ferror@plt+0x15dc>
  402c10:	stp	x29, x30, [sp, #-176]!
  402c14:	mov	x29, sp
  402c18:	stp	x19, x20, [sp, #16]
  402c1c:	mov	w19, w0
  402c20:	stp	x21, x22, [sp, #32]
  402c24:	str	x23, [sp, #48]
  402c28:	cbz	w0, 402c68 <ferror@plt+0x1688>
  402c2c:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402c38:	add	x1, x1, #0xf8
  402c3c:	ldr	x20, [x0, #552]
  402c40:	mov	x0, #0x0                   	// #0
  402c44:	bl	401560 <dcgettext@plt>
  402c48:	mov	x2, x0
  402c4c:	adrp	x3, 41b000 <ferror@plt+0x19a20>
  402c50:	mov	x0, x20
  402c54:	mov	w1, #0x1                   	// #1
  402c58:	ldr	x3, [x3, #608]
  402c5c:	bl	401480 <__fprintf_chk@plt>
  402c60:	mov	w0, w19
  402c64:	bl	4012e0 <exit@plt>
  402c68:	mov	w2, #0x5                   	// #5
  402c6c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402c70:	mov	x0, #0x0                   	// #0
  402c74:	add	x1, x1, #0x120
  402c78:	bl	401560 <dcgettext@plt>
  402c7c:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  402c80:	adrp	x2, 41b000 <ferror@plt+0x19a20>
  402c84:	mov	x1, x0
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	adrp	x21, 408000 <ferror@plt+0x6a20>
  402c90:	ldr	x3, [x2, #608]
  402c94:	add	x21, x21, #0xe0
  402c98:	add	x22, sp, #0x40
  402c9c:	mov	x2, x3
  402ca0:	bl	4013b0 <__printf_chk@plt>
  402ca4:	mov	w2, #0x5                   	// #5
  402ca8:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402cac:	mov	x0, #0x0                   	// #0
  402cb0:	add	x1, x1, #0x158
  402cb4:	bl	401560 <dcgettext@plt>
  402cb8:	ldr	x1, [x20, #560]
  402cbc:	bl	401570 <fputs_unlocked@plt>
  402cc0:	mov	w2, #0x5                   	// #5
  402cc4:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402cc8:	mov	x0, #0x0                   	// #0
  402ccc:	add	x1, x1, #0x1a8
  402cd0:	bl	401560 <dcgettext@plt>
  402cd4:	ldr	x1, [x20, #560]
  402cd8:	bl	401570 <fputs_unlocked@plt>
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402ce4:	mov	x0, #0x0                   	// #0
  402ce8:	add	x1, x1, #0x1d8
  402cec:	bl	401560 <dcgettext@plt>
  402cf0:	ldr	x1, [x20, #560]
  402cf4:	bl	401570 <fputs_unlocked@plt>
  402cf8:	mov	w2, #0x5                   	// #5
  402cfc:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402d00:	mov	x0, #0x0                   	// #0
  402d04:	add	x1, x1, #0x210
  402d08:	bl	401560 <dcgettext@plt>
  402d0c:	ldr	x1, [x20, #560]
  402d10:	bl	401570 <fputs_unlocked@plt>
  402d14:	mov	w2, #0x5                   	// #5
  402d18:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402d1c:	mov	x0, #0x0                   	// #0
  402d20:	add	x1, x1, #0x278
  402d24:	bl	401560 <dcgettext@plt>
  402d28:	ldr	x1, [x20, #560]
  402d2c:	bl	401570 <fputs_unlocked@plt>
  402d30:	mov	w2, #0x5                   	// #5
  402d34:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402d38:	mov	x0, #0x0                   	// #0
  402d3c:	add	x1, x1, #0x360
  402d40:	bl	401560 <dcgettext@plt>
  402d44:	ldr	x1, [x20, #560]
  402d48:	bl	401570 <fputs_unlocked@plt>
  402d4c:	mov	w2, #0x5                   	// #5
  402d50:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402d54:	mov	x0, #0x0                   	// #0
  402d58:	add	x1, x1, #0x460
  402d5c:	bl	401560 <dcgettext@plt>
  402d60:	ldr	x1, [x20, #560]
  402d64:	bl	401570 <fputs_unlocked@plt>
  402d68:	mov	w2, #0x5                   	// #5
  402d6c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402d70:	mov	x0, #0x0                   	// #0
  402d74:	add	x1, x1, #0x620
  402d78:	bl	401560 <dcgettext@plt>
  402d7c:	mov	x1, x0
  402d80:	mov	x2, x21
  402d84:	mov	w0, #0x1                   	// #1
  402d88:	bl	4013b0 <__printf_chk@plt>
  402d8c:	adrp	x2, 408000 <ferror@plt+0x6a20>
  402d90:	add	x2, x2, #0x8e0
  402d94:	ldp	x4, x5, [x2, #16]
  402d98:	stp	x4, x5, [sp, #80]
  402d9c:	ldp	x1, x0, [x2]
  402da0:	stp	x1, x0, [sp, #64]
  402da4:	ldp	x4, x5, [x2, #32]
  402da8:	stp	x4, x5, [sp, #96]
  402dac:	ldp	x4, x5, [x2, #48]
  402db0:	stp	x4, x5, [sp, #112]
  402db4:	ldp	x4, x5, [x2, #64]
  402db8:	stp	x4, x5, [sp, #128]
  402dbc:	ldp	x4, x5, [x2, #80]
  402dc0:	stp	x4, x5, [sp, #144]
  402dc4:	ldp	x2, x3, [x2, #96]
  402dc8:	stp	x2, x3, [sp, #160]
  402dcc:	cbnz	x1, 402ea0 <ferror@plt+0x18c0>
  402dd0:	ldr	x23, [x22, #8]
  402dd4:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402dd8:	mov	w2, #0x5                   	// #5
  402ddc:	add	x1, x1, #0x6e0
  402de0:	mov	x0, #0x0                   	// #0
  402de4:	cbz	x23, 402eb0 <ferror@plt+0x18d0>
  402de8:	bl	401560 <dcgettext@plt>
  402dec:	adrp	x22, 408000 <ferror@plt+0x6a20>
  402df0:	add	x22, x22, #0x6f8
  402df4:	adrp	x2, 408000 <ferror@plt+0x6a20>
  402df8:	mov	x3, x22
  402dfc:	add	x2, x2, #0x720
  402e00:	mov	x1, x0
  402e04:	mov	w0, #0x1                   	// #1
  402e08:	bl	4013b0 <__printf_chk@plt>
  402e0c:	mov	x1, #0x0                   	// #0
  402e10:	mov	w0, #0x5                   	// #5
  402e14:	bl	4015d0 <setlocale@plt>
  402e18:	cbz	x0, 402e30 <ferror@plt+0x1850>
  402e1c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402e20:	mov	x2, #0x3                   	// #3
  402e24:	add	x1, x1, #0x730
  402e28:	bl	401380 <strncmp@plt>
  402e2c:	cbnz	w0, 402f4c <ferror@plt+0x196c>
  402e30:	mov	w2, #0x5                   	// #5
  402e34:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402e38:	mov	x0, #0x0                   	// #0
  402e3c:	add	x1, x1, #0x780
  402e40:	bl	401560 <dcgettext@plt>
  402e44:	mov	x1, x0
  402e48:	mov	x3, x21
  402e4c:	mov	x2, x22
  402e50:	mov	w0, #0x1                   	// #1
  402e54:	bl	4013b0 <__printf_chk@plt>
  402e58:	mov	w2, #0x5                   	// #5
  402e5c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402e60:	mov	x0, #0x0                   	// #0
  402e64:	add	x1, x1, #0x7a0
  402e68:	bl	401560 <dcgettext@plt>
  402e6c:	mov	x1, x0
  402e70:	cmp	x23, x21
  402e74:	adrp	x2, 408000 <ferror@plt+0x6a20>
  402e78:	adrp	x3, 408000 <ferror@plt+0x6a20>
  402e7c:	add	x2, x2, #0x1a0
  402e80:	add	x3, x3, #0xe8
  402e84:	csel	x3, x3, x2, eq  // eq = none
  402e88:	mov	x2, x23
  402e8c:	mov	w0, #0x1                   	// #1
  402e90:	bl	4013b0 <__printf_chk@plt>
  402e94:	b	402c60 <ferror@plt+0x1680>
  402e98:	ldr	x1, [x22, #16]!
  402e9c:	cbz	x1, 402dd0 <ferror@plt+0x17f0>
  402ea0:	mov	x0, x21
  402ea4:	bl	401490 <strcmp@plt>
  402ea8:	cbnz	w0, 402e98 <ferror@plt+0x18b8>
  402eac:	b	402dd0 <ferror@plt+0x17f0>
  402eb0:	bl	401560 <dcgettext@plt>
  402eb4:	adrp	x22, 408000 <ferror@plt+0x6a20>
  402eb8:	add	x22, x22, #0x6f8
  402ebc:	adrp	x2, 408000 <ferror@plt+0x6a20>
  402ec0:	mov	x3, x22
  402ec4:	add	x2, x2, #0x720
  402ec8:	mov	x1, x0
  402ecc:	mov	w0, #0x1                   	// #1
  402ed0:	bl	4013b0 <__printf_chk@plt>
  402ed4:	mov	x1, #0x0                   	// #0
  402ed8:	mov	w0, #0x5                   	// #5
  402edc:	bl	4015d0 <setlocale@plt>
  402ee0:	cbz	x0, 402ef8 <ferror@plt+0x1918>
  402ee4:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402ee8:	mov	x2, #0x3                   	// #3
  402eec:	add	x1, x1, #0x730
  402ef0:	bl	401380 <strncmp@plt>
  402ef4:	cbnz	w0, 402f48 <ferror@plt+0x1968>
  402ef8:	mov	w2, #0x5                   	// #5
  402efc:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402f00:	mov	x0, #0x0                   	// #0
  402f04:	add	x1, x1, #0x780
  402f08:	bl	401560 <dcgettext@plt>
  402f0c:	mov	x1, x0
  402f10:	mov	x3, x21
  402f14:	mov	x2, x22
  402f18:	mov	w0, #0x1                   	// #1
  402f1c:	bl	4013b0 <__printf_chk@plt>
  402f20:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402f24:	mov	w2, #0x5                   	// #5
  402f28:	add	x1, x1, #0x7a0
  402f2c:	mov	x0, #0x0                   	// #0
  402f30:	bl	401560 <dcgettext@plt>
  402f34:	mov	x23, x21
  402f38:	adrp	x3, 408000 <ferror@plt+0x6a20>
  402f3c:	mov	x1, x0
  402f40:	add	x3, x3, #0xe8
  402f44:	b	402e88 <ferror@plt+0x18a8>
  402f48:	mov	x23, x21
  402f4c:	mov	w2, #0x5                   	// #5
  402f50:	adrp	x1, 408000 <ferror@plt+0x6a20>
  402f54:	mov	x0, #0x0                   	// #0
  402f58:	add	x1, x1, #0x738
  402f5c:	bl	401560 <dcgettext@plt>
  402f60:	ldr	x1, [x20, #560]
  402f64:	bl	401570 <fputs_unlocked@plt>
  402f68:	b	402e30 <ferror@plt+0x1850>
  402f6c:	nop
  402f70:	stp	x29, x30, [sp, #-80]!
  402f74:	mov	x29, sp
  402f78:	stp	x19, x20, [sp, #16]
  402f7c:	mov	x20, x0
  402f80:	mov	x19, x1
  402f84:	add	x1, sp, #0x40
  402f88:	bl	4014e0 <strtold@plt>
  402f8c:	ldr	x0, [sp, #64]
  402f90:	mov	v2.16b, v0.16b
  402f94:	ldrb	w0, [x0]
  402f98:	cbnz	w0, 402fb8 <ferror@plt+0x19d8>
  402f9c:	cbz	x19, 402fa8 <ferror@plt+0x19c8>
  402fa0:	ldr	x0, [sp, #64]
  402fa4:	str	x0, [x19]
  402fa8:	mov	v0.16b, v2.16b
  402fac:	ldp	x19, x20, [sp, #16]
  402fb0:	ldp	x29, x30, [sp], #80
  402fb4:	ret
  402fb8:	str	x21, [sp, #32]
  402fbc:	str	q0, [sp, #48]
  402fc0:	bl	4015a0 <__errno_location@plt>
  402fc4:	mov	x21, x0
  402fc8:	add	x1, sp, #0x48
  402fcc:	mov	x0, x20
  402fd0:	ldr	w20, [x21]
  402fd4:	bl	407ae0 <ferror@plt+0x6500>
  402fd8:	ldp	x1, x0, [sp, #64]
  402fdc:	ldr	q2, [sp, #48]
  402fe0:	cmp	x1, x0
  402fe4:	b.cs	402ff8 <ferror@plt+0x1a18>  // b.hs, b.nlast
  402fe8:	mov	v2.16b, v0.16b
  402fec:	str	x0, [sp, #64]
  402ff0:	ldr	x21, [sp, #32]
  402ff4:	b	402f9c <ferror@plt+0x19bc>
  402ff8:	str	w20, [x21]
  402ffc:	ldr	x21, [sp, #32]
  403000:	b	402f9c <ferror@plt+0x19bc>
  403004:	nop
  403008:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  40300c:	str	x0, [x1, #592]
  403010:	ret
  403014:	nop
  403018:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  40301c:	strb	w0, [x1, #600]
  403020:	ret
  403024:	nop
  403028:	stp	x29, x30, [sp, #-48]!
  40302c:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  403030:	mov	x29, sp
  403034:	ldr	x0, [x0, #560]
  403038:	bl	407b98 <ferror@plt+0x65b8>
  40303c:	cbz	w0, 403074 <ferror@plt+0x1a94>
  403040:	stp	x19, x20, [sp, #16]
  403044:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  403048:	add	x0, x20, #0x250
  40304c:	str	x21, [sp, #32]
  403050:	ldrb	w21, [x0, #8]
  403054:	bl	4015a0 <__errno_location@plt>
  403058:	mov	x19, x0
  40305c:	cbz	w21, 40308c <ferror@plt+0x1aac>
  403060:	ldr	w0, [x0]
  403064:	cmp	w0, #0x20
  403068:	b.ne	40308c <ferror@plt+0x1aac>  // b.any
  40306c:	ldp	x19, x20, [sp, #16]
  403070:	ldr	x21, [sp, #32]
  403074:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  403078:	ldr	x0, [x0, #552]
  40307c:	bl	407b98 <ferror@plt+0x65b8>
  403080:	cbnz	w0, 4030e0 <ferror@plt+0x1b00>
  403084:	ldp	x29, x30, [sp], #48
  403088:	ret
  40308c:	mov	w2, #0x5                   	// #5
  403090:	adrp	x1, 408000 <ferror@plt+0x6a20>
  403094:	mov	x0, #0x0                   	// #0
  403098:	add	x1, x1, #0x958
  40309c:	bl	401560 <dcgettext@plt>
  4030a0:	ldr	x2, [x20, #592]
  4030a4:	mov	x20, x0
  4030a8:	cbz	x2, 4030ec <ferror@plt+0x1b0c>
  4030ac:	ldr	w19, [x19]
  4030b0:	mov	x0, x2
  4030b4:	bl	4057c8 <ferror@plt+0x41e8>
  4030b8:	mov	x3, x0
  4030bc:	adrp	x2, 408000 <ferror@plt+0x6a20>
  4030c0:	mov	w1, w19
  4030c4:	mov	x4, x20
  4030c8:	add	x2, x2, #0x968
  4030cc:	mov	w0, #0x0                   	// #0
  4030d0:	bl	4012f0 <error@plt>
  4030d4:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4030d8:	ldr	w0, [x0, #448]
  4030dc:	bl	4012c0 <_exit@plt>
  4030e0:	stp	x19, x20, [sp, #16]
  4030e4:	str	x21, [sp, #32]
  4030e8:	b	4030d4 <ferror@plt+0x1af4>
  4030ec:	ldr	w1, [x19]
  4030f0:	mov	x3, x0
  4030f4:	adrp	x2, 408000 <ferror@plt+0x6a20>
  4030f8:	mov	w0, #0x0                   	// #0
  4030fc:	add	x2, x2, #0x40
  403100:	bl	4012f0 <error@plt>
  403104:	b	4030d4 <ferror@plt+0x1af4>
  403108:	stp	x29, x30, [sp, #-48]!
  40310c:	mov	x29, sp
  403110:	stp	x19, x20, [sp, #16]
  403114:	cbz	x0, 4031ec <ferror@plt+0x1c0c>
  403118:	mov	x19, x0
  40311c:	mov	w1, #0x2f                  	// #47
  403120:	bl	401410 <strrchr@plt>
  403124:	mov	x20, x0
  403128:	cbz	x0, 40318c <ferror@plt+0x1bac>
  40312c:	str	x21, [sp, #32]
  403130:	add	x21, x0, #0x1
  403134:	sub	x0, x21, x19
  403138:	cmp	x0, #0x6
  40313c:	b.le	4031a8 <ferror@plt+0x1bc8>
  403140:	adrp	x1, 408000 <ferror@plt+0x6a20>
  403144:	sub	x0, x20, #0x6
  403148:	add	x1, x1, #0x9a8
  40314c:	mov	x2, #0x7                   	// #7
  403150:	bl	401380 <strncmp@plt>
  403154:	cbnz	w0, 4031a8 <ferror@plt+0x1bc8>
  403158:	ldrb	w0, [x20, #1]
  40315c:	cmp	w0, #0x6c
  403160:	b.ne	4031c8 <ferror@plt+0x1be8>  // b.any
  403164:	ldrb	w0, [x21, #1]
  403168:	cmp	w0, #0x74
  40316c:	b.ne	4031c8 <ferror@plt+0x1be8>  // b.any
  403170:	ldrb	w0, [x21, #2]
  403174:	cmp	w0, #0x2d
  403178:	b.ne	4031c8 <ferror@plt+0x1be8>  // b.any
  40317c:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  403180:	add	x19, x20, #0x4
  403184:	ldr	x21, [sp, #32]
  403188:	str	x19, [x0, #568]
  40318c:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  403190:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  403194:	str	x19, [x1, #608]
  403198:	str	x19, [x0, #544]
  40319c:	ldp	x19, x20, [sp, #16]
  4031a0:	ldp	x29, x30, [sp], #48
  4031a4:	ret
  4031a8:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  4031ac:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4031b0:	ldr	x21, [sp, #32]
  4031b4:	str	x19, [x1, #608]
  4031b8:	str	x19, [x0, #544]
  4031bc:	ldp	x19, x20, [sp, #16]
  4031c0:	ldp	x29, x30, [sp], #48
  4031c4:	ret
  4031c8:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  4031cc:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4031d0:	mov	x19, x21
  4031d4:	str	x19, [x1, #608]
  4031d8:	str	x19, [x0, #544]
  4031dc:	ldp	x19, x20, [sp, #16]
  4031e0:	ldr	x21, [sp, #32]
  4031e4:	ldp	x29, x30, [sp], #48
  4031e8:	ret
  4031ec:	adrp	x3, 41b000 <ferror@plt+0x19a20>
  4031f0:	mov	x2, #0x37                  	// #55
  4031f4:	mov	x1, #0x1                   	// #1
  4031f8:	adrp	x0, 408000 <ferror@plt+0x6a20>
  4031fc:	ldr	x3, [x3, #552]
  403200:	add	x0, x0, #0x970
  403204:	str	x21, [sp, #32]
  403208:	bl	401530 <fwrite@plt>
  40320c:	bl	401430 <abort@plt>
  403210:	stp	x29, x30, [sp, #-48]!
  403214:	mov	w2, #0x5                   	// #5
  403218:	mov	x29, sp
  40321c:	stp	x19, x20, [sp, #16]
  403220:	mov	x20, x0
  403224:	str	x21, [sp, #32]
  403228:	mov	w21, w1
  40322c:	mov	x1, x0
  403230:	mov	x0, #0x0                   	// #0
  403234:	bl	401560 <dcgettext@plt>
  403238:	mov	x19, x0
  40323c:	cmp	x20, x0
  403240:	b.eq	403258 <ferror@plt+0x1c78>  // b.none
  403244:	mov	x0, x19
  403248:	ldp	x19, x20, [sp, #16]
  40324c:	ldr	x21, [sp, #32]
  403250:	ldp	x29, x30, [sp], #48
  403254:	ret
  403258:	bl	407c68 <ferror@plt+0x6688>
  40325c:	ldrb	w1, [x0]
  403260:	and	w1, w1, #0xffffffdf
  403264:	cmp	w1, #0x55
  403268:	b.ne	4032cc <ferror@plt+0x1cec>  // b.any
  40326c:	ldrb	w1, [x0, #1]
  403270:	and	w1, w1, #0xffffffdf
  403274:	cmp	w1, #0x54
  403278:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  40327c:	ldrb	w1, [x0, #2]
  403280:	and	w1, w1, #0xffffffdf
  403284:	cmp	w1, #0x46
  403288:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  40328c:	ldrb	w1, [x0, #3]
  403290:	cmp	w1, #0x2d
  403294:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  403298:	ldrb	w1, [x0, #4]
  40329c:	cmp	w1, #0x38
  4032a0:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  4032a4:	ldrb	w0, [x0, #5]
  4032a8:	cbnz	w0, 403348 <ferror@plt+0x1d68>
  4032ac:	ldrb	w1, [x19]
  4032b0:	adrp	x0, 408000 <ferror@plt+0x6a20>
  4032b4:	adrp	x19, 408000 <ferror@plt+0x6a20>
  4032b8:	add	x0, x0, #0x9b8
  4032bc:	cmp	w1, #0x60
  4032c0:	add	x19, x19, #0x9d0
  4032c4:	csel	x19, x19, x0, eq  // eq = none
  4032c8:	b	403244 <ferror@plt+0x1c64>
  4032cc:	cmp	w1, #0x47
  4032d0:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  4032d4:	ldrb	w1, [x0, #1]
  4032d8:	and	w1, w1, #0xffffffdf
  4032dc:	cmp	w1, #0x42
  4032e0:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  4032e4:	ldrb	w1, [x0, #2]
  4032e8:	cmp	w1, #0x31
  4032ec:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  4032f0:	ldrb	w1, [x0, #3]
  4032f4:	cmp	w1, #0x38
  4032f8:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  4032fc:	ldrb	w1, [x0, #4]
  403300:	cmp	w1, #0x30
  403304:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  403308:	ldrb	w1, [x0, #5]
  40330c:	cmp	w1, #0x33
  403310:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  403314:	ldrb	w1, [x0, #6]
  403318:	cmp	w1, #0x30
  40331c:	b.ne	403348 <ferror@plt+0x1d68>  // b.any
  403320:	ldrb	w0, [x0, #7]
  403324:	cbnz	w0, 403348 <ferror@plt+0x1d68>
  403328:	ldrb	w1, [x19]
  40332c:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403330:	adrp	x19, 408000 <ferror@plt+0x6a20>
  403334:	add	x0, x0, #0x9c0
  403338:	cmp	w1, #0x60
  40333c:	add	x19, x19, #0x9c8
  403340:	csel	x19, x19, x0, eq  // eq = none
  403344:	b	403244 <ferror@plt+0x1c64>
  403348:	cmp	w21, #0x9
  40334c:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403350:	adrp	x19, 408000 <ferror@plt+0x6a20>
  403354:	add	x0, x0, #0x9d8
  403358:	add	x19, x19, #0x9b0
  40335c:	csel	x19, x19, x0, eq  // eq = none
  403360:	mov	x0, x19
  403364:	ldp	x19, x20, [sp, #16]
  403368:	ldr	x21, [sp, #32]
  40336c:	ldp	x29, x30, [sp], #48
  403370:	ret
  403374:	nop
  403378:	sub	sp, sp, #0x100
  40337c:	stp	x29, x30, [sp, #16]
  403380:	add	x29, sp, #0x10
  403384:	stp	x19, x20, [sp, #32]
  403388:	mov	w19, w5
  40338c:	and	w20, w5, #0x2
  403390:	stp	x21, x22, [sp, #48]
  403394:	mov	w21, w4
  403398:	stp	x23, x24, [sp, #64]
  40339c:	mov	x23, x1
  4033a0:	mov	x24, x3
  4033a4:	stp	x25, x26, [sp, #80]
  4033a8:	mov	x26, x6
  4033ac:	stp	x27, x28, [sp, #96]
  4033b0:	mov	x28, x0
  4033b4:	mov	x27, x2
  4033b8:	str	w4, [sp, #116]
  4033bc:	str	w5, [sp, #184]
  4033c0:	str	x7, [sp, #200]
  4033c4:	bl	401500 <__ctype_get_mb_cur_max@plt>
  4033c8:	mov	x1, x19
  4033cc:	str	x0, [sp, #176]
  4033d0:	cmp	w21, #0x4
  4033d4:	ubfx	x10, x1, #1, #1
  4033d8:	b.eq	404068 <ferror@plt+0x2a88>  // b.none
  4033dc:	ldr	w0, [sp, #116]
  4033e0:	b.ls	403770 <ferror@plt+0x2190>  // b.plast
  4033e4:	cmp	w0, #0x7
  4033e8:	b.eq	4040d4 <ferror@plt+0x2af4>  // b.none
  4033ec:	b.ls	403d7c <ferror@plt+0x279c>  // b.plast
  4033f0:	ldr	w0, [sp, #116]
  4033f4:	sub	w0, w0, #0x8
  4033f8:	cmp	w0, #0x2
  4033fc:	b.hi	404514 <ferror@plt+0x2f34>  // b.pmore
  403400:	ldr	w19, [sp, #116]
  403404:	cmp	w19, #0xa
  403408:	b.ne	403f60 <ferror@plt+0x2980>  // b.any
  40340c:	mov	x19, #0x0                   	// #0
  403410:	cbz	w20, 404354 <ferror@plt+0x2d74>
  403414:	ldr	x0, [sp, #256]
  403418:	str	w10, [sp, #124]
  40341c:	mov	w25, #0x0                   	// #0
  403420:	bl	4012d0 <strlen@plt>
  403424:	cmp	x0, #0x0
  403428:	ldr	w10, [sp, #124]
  40342c:	mov	x12, x0
  403430:	mov	w11, #0x1                   	// #1
  403434:	mov	w5, w11
  403438:	csel	w0, w10, wzr, ne  // ne = any
  40343c:	str	w0, [sp, #208]
  403440:	ldr	w0, [sp, #184]
  403444:	mov	w7, #0x0                   	// #0
  403448:	stp	w11, wzr, [sp, #120]
  40344c:	and	w1, w0, w11
  403450:	and	w0, w0, #0x4
  403454:	stp	w1, w0, [sp, #212]
  403458:	ldr	x0, [sp, #256]
  40345c:	str	wzr, [sp, #144]
  403460:	str	x0, [sp, #168]
  403464:	str	wzr, [sp, #188]
  403468:	str	xzr, [sp, #192]
  40346c:	nop
  403470:	mov	x4, x26
  403474:	mov	w26, w5
  403478:	mov	x20, #0x0                   	// #0
  40347c:	nop
  403480:	cmp	x24, x20
  403484:	cset	w21, ne  // ne = any
  403488:	cmn	x24, #0x1
  40348c:	b.eq	4037e0 <ferror@plt+0x2200>  // b.none
  403490:	cbz	w21, 4037f0 <ferror@plt+0x2210>
  403494:	add	x3, x27, x20
  403498:	cbz	w11, 403aa4 <ferror@plt+0x24c4>
  40349c:	cbz	x12, 403c50 <ferror@plt+0x2670>
  4034a0:	cmp	x12, #0x1
  4034a4:	add	x22, x20, x12
  4034a8:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  4034ac:	b.ne	4034dc <ferror@plt+0x1efc>  // b.any
  4034b0:	mov	x0, x27
  4034b4:	stp	x3, x12, [sp, #128]
  4034b8:	stp	w10, w7, [sp, #148]
  4034bc:	str	w11, [sp, #156]
  4034c0:	str	x4, [sp, #160]
  4034c4:	bl	4012d0 <strlen@plt>
  4034c8:	ldp	x3, x12, [sp, #128]
  4034cc:	mov	x24, x0
  4034d0:	ldp	w10, w7, [sp, #148]
  4034d4:	ldr	w11, [sp, #156]
  4034d8:	ldr	x4, [sp, #160]
  4034dc:	cmp	x22, x24
  4034e0:	b.hi	403c50 <ferror@plt+0x2670>  // b.pmore
  4034e4:	ldr	x1, [sp, #168]
  4034e8:	mov	x2, x12
  4034ec:	mov	x0, x3
  4034f0:	stp	x3, x12, [sp, #128]
  4034f4:	stp	w10, w7, [sp, #148]
  4034f8:	str	w11, [sp, #156]
  4034fc:	str	x4, [sp, #160]
  403500:	bl	401460 <memcmp@plt>
  403504:	ldp	w10, w7, [sp, #148]
  403508:	ldr	w11, [sp, #156]
  40350c:	ldp	x3, x12, [sp, #128]
  403510:	ldr	x4, [sp, #160]
  403514:	cbnz	w0, 403c50 <ferror@plt+0x2670>
  403518:	cbnz	w10, 403a34 <ferror@plt+0x2454>
  40351c:	ldrb	w22, [x3]
  403520:	cmp	w22, #0x7e
  403524:	b.ls	40388c <ferror@plt+0x22ac>  // b.plast
  403528:	ldr	x0, [sp, #176]
  40352c:	mov	w5, w11
  403530:	cmp	x0, #0x1
  403534:	b.eq	403ac0 <ferror@plt+0x24e0>  // b.none
  403538:	str	xzr, [sp, #248]
  40353c:	cmn	x24, #0x1
  403540:	b.ne	403578 <ferror@plt+0x1f98>  // b.any
  403544:	mov	x0, x27
  403548:	str	w5, [sp, #128]
  40354c:	str	x12, [sp, #136]
  403550:	stp	w10, w7, [sp, #148]
  403554:	str	w11, [sp, #156]
  403558:	str	x4, [sp, #160]
  40355c:	bl	4012d0 <strlen@plt>
  403560:	ldr	w5, [sp, #128]
  403564:	mov	x24, x0
  403568:	ldp	w10, w7, [sp, #148]
  40356c:	ldr	w11, [sp, #156]
  403570:	ldr	x12, [sp, #136]
  403574:	ldr	x4, [sp, #160]
  403578:	str	w22, [sp, #220]
  40357c:	ldr	w22, [sp, #144]
  403580:	mov	x8, #0x0                   	// #0
  403584:	stp	x19, x4, [sp, #224]
  403588:	mov	w19, w21
  40358c:	mov	x21, x8
  403590:	str	x12, [sp, #128]
  403594:	str	w10, [sp, #136]
  403598:	stp	w25, w5, [sp, #148]
  40359c:	stp	w7, w11, [sp, #156]
  4035a0:	add	x25, x20, x21
  4035a4:	add	x3, sp, #0xf8
  4035a8:	sub	x2, x24, x25
  4035ac:	add	x1, x27, x25
  4035b0:	add	x0, sp, #0xf4
  4035b4:	bl	407a60 <ferror@plt+0x6480>
  4035b8:	mov	x13, #0x2b                  	// #43
  4035bc:	mov	x3, x0
  4035c0:	movk	x13, #0x2, lsl #32
  4035c4:	cbz	x0, 403600 <ferror@plt+0x2020>
  4035c8:	cmn	x0, #0x1
  4035cc:	b.eq	404398 <ferror@plt+0x2db8>  // b.none
  4035d0:	cmn	x0, #0x2
  4035d4:	mov	x6, #0x1                   	// #1
  4035d8:	b.eq	4043d0 <ferror@plt+0x2df0>  // b.none
  4035dc:	cbnz	w22, 403ecc <ferror@plt+0x28ec>
  4035e0:	ldr	w0, [sp, #244]
  4035e4:	add	x21, x21, x3
  4035e8:	bl	401590 <iswprint@plt>
  4035ec:	cmp	w0, #0x0
  4035f0:	csel	w19, w19, wzr, ne  // ne = any
  4035f4:	add	x0, sp, #0xf8
  4035f8:	bl	401440 <mbsinit@plt>
  4035fc:	cbz	w0, 4035a0 <ferror@plt+0x1fc0>
  403600:	eor	w1, w19, #0x1
  403604:	ldr	w0, [sp, #120]
  403608:	mov	x8, x21
  40360c:	mov	w21, w19
  403610:	ldp	x19, x4, [sp, #224]
  403614:	and	w1, w0, w1
  403618:	ldr	w10, [sp, #136]
  40361c:	and	w1, w1, #0xff
  403620:	ldp	w25, w5, [sp, #148]
  403624:	ldp	w7, w11, [sp, #156]
  403628:	ldr	w22, [sp, #220]
  40362c:	ldr	x12, [sp, #128]
  403630:	cmp	x8, #0x1
  403634:	b.hi	403648 <ferror@plt+0x2068>  // b.pmore
  403638:	cbz	w1, 403b34 <ferror@plt+0x2554>
  40363c:	nop
  403640:	ldr	w1, [sp, #120]
  403644:	mov	w21, #0x0                   	// #0
  403648:	add	x8, x8, x20
  40364c:	mov	w9, #0x0                   	// #0
  403650:	mov	w2, #0x27                  	// #39
  403654:	mov	w3, #0x5c                  	// #92
  403658:	mov	w6, #0x24                  	// #36
  40365c:	cbz	w1, 403714 <ferror@plt+0x2134>
  403660:	cbnz	w10, 403f4c <ferror@plt+0x296c>
  403664:	eor	w0, w25, #0x1
  403668:	ands	w0, w7, w0
  40366c:	b.eq	4036a4 <ferror@plt+0x20c4>  // b.none
  403670:	cmp	x23, x19
  403674:	b.ls	40367c <ferror@plt+0x209c>  // b.plast
  403678:	strb	w2, [x28, x19]
  40367c:	add	x9, x19, #0x1
  403680:	cmp	x23, x9
  403684:	b.ls	40368c <ferror@plt+0x20ac>  // b.plast
  403688:	strb	w6, [x28, x9]
  40368c:	add	x9, x19, #0x2
  403690:	cmp	x23, x9
  403694:	b.ls	40369c <ferror@plt+0x20bc>  // b.plast
  403698:	strb	w2, [x28, x9]
  40369c:	add	x19, x19, #0x3
  4036a0:	mov	w25, w0
  4036a4:	cmp	x23, x19
  4036a8:	b.ls	4036b0 <ferror@plt+0x20d0>  // b.plast
  4036ac:	strb	w3, [x28, x19]
  4036b0:	add	x0, x19, #0x1
  4036b4:	cmp	x23, x0
  4036b8:	b.ls	4036c8 <ferror@plt+0x20e8>  // b.plast
  4036bc:	lsr	w9, w22, #6
  4036c0:	add	w9, w9, #0x30
  4036c4:	strb	w9, [x28, x0]
  4036c8:	add	x0, x19, #0x2
  4036cc:	cmp	x23, x0
  4036d0:	b.ls	4036e0 <ferror@plt+0x2100>  // b.plast
  4036d4:	ubfx	x9, x22, #3, #3
  4036d8:	add	w9, w9, #0x30
  4036dc:	strb	w9, [x28, x0]
  4036e0:	and	w22, w22, #0x7
  4036e4:	add	x20, x20, #0x1
  4036e8:	add	w22, w22, #0x30
  4036ec:	cmp	x8, x20
  4036f0:	add	x19, x19, #0x3
  4036f4:	b.ls	403934 <ferror@plt+0x2354>  // b.plast
  4036f8:	mov	w9, w1
  4036fc:	cmp	x23, x19
  403700:	b.ls	403708 <ferror@plt+0x2128>  // b.plast
  403704:	strb	w22, [x28, x19]
  403708:	ldrb	w22, [x27, x20]
  40370c:	add	x19, x19, #0x1
  403710:	cbnz	w1, 403660 <ferror@plt+0x2080>
  403714:	eor	w0, w9, #0x1
  403718:	and	w0, w25, w0
  40371c:	and	w0, w0, #0xff
  403720:	cbz	w5, 403734 <ferror@plt+0x2154>
  403724:	cmp	x23, x19
  403728:	b.ls	403730 <ferror@plt+0x2150>  // b.plast
  40372c:	strb	w3, [x28, x19]
  403730:	add	x19, x19, #0x1
  403734:	add	x20, x20, #0x1
  403738:	cmp	x20, x8
  40373c:	b.cs	4039d0 <ferror@plt+0x23f0>  // b.hs, b.nlast
  403740:	cbz	w0, 40411c <ferror@plt+0x2b3c>
  403744:	cmp	x23, x19
  403748:	b.ls	403750 <ferror@plt+0x2170>  // b.plast
  40374c:	strb	w2, [x28, x19]
  403750:	add	x0, x19, #0x1
  403754:	cmp	x23, x0
  403758:	b.ls	403760 <ferror@plt+0x2180>  // b.plast
  40375c:	strb	w2, [x28, x0]
  403760:	add	x19, x19, #0x2
  403764:	mov	w5, #0x0                   	// #0
  403768:	mov	w25, #0x0                   	// #0
  40376c:	b	4036fc <ferror@plt+0x211c>
  403770:	cmp	w21, #0x1
  403774:	b.eq	404170 <ferror@plt+0x2b90>  // b.none
  403778:	b.ls	403d30 <ferror@plt+0x2750>  // b.plast
  40377c:	cmp	w0, #0x2
  403780:	b.eq	4041e8 <ferror@plt+0x2c08>  // b.none
  403784:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403788:	add	x0, x0, #0x9d8
  40378c:	str	x0, [sp, #168]
  403790:	mov	w1, #0x1                   	// #1
  403794:	ldr	w0, [sp, #184]
  403798:	mov	w7, w1
  40379c:	mov	w5, w1
  4037a0:	mov	w10, w1
  4037a4:	stp	w1, w1, [sp, #120]
  4037a8:	mov	w11, #0x0                   	// #0
  4037ac:	str	w1, [sp, #144]
  4037b0:	mov	w25, #0x0                   	// #0
  4037b4:	str	w1, [sp, #208]
  4037b8:	and	w1, w0, w1
  4037bc:	and	w0, w0, #0x4
  4037c0:	mov	x12, #0x1                   	// #1
  4037c4:	mov	x19, #0x0                   	// #0
  4037c8:	str	wzr, [sp, #188]
  4037cc:	str	xzr, [sp, #192]
  4037d0:	stp	w1, w0, [sp, #212]
  4037d4:	mov	w0, #0x2                   	// #2
  4037d8:	str	w0, [sp, #116]
  4037dc:	b	403470 <ferror@plt+0x1e90>
  4037e0:	ldrb	w0, [x27, x20]
  4037e4:	cmp	w0, #0x0
  4037e8:	cset	w21, ne  // ne = any
  4037ec:	cbnz	w21, 403494 <ferror@plt+0x1eb4>
  4037f0:	ldr	w0, [sp, #144]
  4037f4:	cmp	x19, #0x0
  4037f8:	mov	w5, w26
  4037fc:	mov	x26, x4
  403800:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403804:	b.ne	403b64 <ferror@plt+0x2584>  // b.any
  403808:	eor	w10, w10, #0x1
  40380c:	ands	w7, w10, w7
  403810:	b.eq	404420 <ferror@plt+0x2e40>  // b.none
  403814:	ldr	w0, [sp, #188]
  403818:	cbz	w0, 404424 <ferror@plt+0x2e44>
  40381c:	cbnz	w5, 404480 <ferror@plt+0x2ea0>
  403820:	ldr	x2, [sp, #192]
  403824:	cmp	x23, #0x0
  403828:	cset	w0, eq  // eq = none
  40382c:	cmp	x2, #0x0
  403830:	mov	x1, x2
  403834:	csel	w0, w0, wzr, ne  // ne = any
  403838:	cbz	w0, 404478 <ferror@plt+0x2e98>
  40383c:	str	w0, [sp, #188]
  403840:	mov	w0, #0x27                  	// #39
  403844:	ldr	x23, [sp, #192]
  403848:	str	x1, [sp, #192]
  40384c:	mov	w1, #0x1                   	// #1
  403850:	mov	x12, #0x1                   	// #1
  403854:	mov	w7, w1
  403858:	mov	x19, x12
  40385c:	mov	w11, #0x0                   	// #0
  403860:	mov	w10, #0x0                   	// #0
  403864:	strb	w0, [x28]
  403868:	mov	w0, #0x2                   	// #2
  40386c:	str	w0, [sp, #116]
  403870:	str	w1, [sp, #124]
  403874:	adrp	x1, 408000 <ferror@plt+0x6a20>
  403878:	add	x1, x1, #0x9d8
  40387c:	str	wzr, [sp, #144]
  403880:	str	x1, [sp, #168]
  403884:	str	wzr, [sp, #208]
  403888:	b	403470 <ferror@plt+0x1e90>
  40388c:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403890:	add	x0, x0, #0xa60
  403894:	ldrh	w0, [x0, w22, uxtw #1]
  403898:	adr	x1, 4038a4 <ferror@plt+0x22c4>
  40389c:	add	x0, x1, w0, sxth #2
  4038a0:	br	x0
  4038a4:	ldr	w0, [sp, #124]
  4038a8:	cbnz	w0, 4043c0 <ferror@plt+0x2de0>
  4038ac:	mov	w0, w25
  4038b0:	mov	w21, w11
  4038b4:	mov	w5, w11
  4038b8:	cbz	x4, 4039c8 <ferror@plt+0x23e8>
  4038bc:	ubfx	x1, x22, #5, #8
  4038c0:	ldr	w1, [x4, x1, lsl #2]
  4038c4:	lsr	w1, w1, w22
  4038c8:	tbz	w1, #0, 4039c8 <ferror@plt+0x23e8>
  4038cc:	cbnz	w10, 403a14 <ferror@plt+0x2434>
  4038d0:	eor	w1, w25, #0x1
  4038d4:	ands	w1, w7, w1
  4038d8:	b.eq	40391c <ferror@plt+0x233c>  // b.none
  4038dc:	cmp	x23, x19
  4038e0:	b.ls	4038ec <ferror@plt+0x230c>  // b.plast
  4038e4:	mov	w0, #0x27                  	// #39
  4038e8:	strb	w0, [x28, x19]
  4038ec:	add	x0, x19, #0x1
  4038f0:	cmp	x23, x0
  4038f4:	b.ls	403900 <ferror@plt+0x2320>  // b.plast
  4038f8:	mov	w2, #0x24                  	// #36
  4038fc:	strb	w2, [x28, x0]
  403900:	add	x0, x19, #0x2
  403904:	cmp	x23, x0
  403908:	b.ls	403914 <ferror@plt+0x2334>  // b.plast
  40390c:	mov	w2, #0x27                  	// #39
  403910:	strb	w2, [x28, x0]
  403914:	add	x19, x19, #0x3
  403918:	mov	w25, w1
  40391c:	cmp	x23, x19
  403920:	b.ls	40392c <ferror@plt+0x234c>  // b.plast
  403924:	mov	w0, #0x5c                  	// #92
  403928:	strb	w0, [x28, x19]
  40392c:	add	x19, x19, #0x1
  403930:	add	x20, x20, #0x1
  403934:	cmp	x19, x23
  403938:	b.cs	403940 <ferror@plt+0x2360>  // b.hs, b.nlast
  40393c:	strb	w22, [x28, x19]
  403940:	cmp	w21, #0x0
  403944:	add	x19, x19, #0x1
  403948:	csel	w26, w26, wzr, ne  // ne = any
  40394c:	b	403480 <ferror@plt+0x1ea0>
  403950:	cbnz	w10, 403b6c <ferror@plt+0x258c>
  403954:	mov	w5, #0x0                   	// #0
  403958:	ldr	x1, [sp, #192]
  40395c:	cmp	x23, #0x0
  403960:	mov	x0, #0x0                   	// #0
  403964:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403968:	b.eq	4039ac <ferror@plt+0x23cc>  // b.none
  40396c:	cmp	x23, x19
  403970:	b.ls	40397c <ferror@plt+0x239c>  // b.plast
  403974:	mov	w0, #0x27                  	// #39
  403978:	strb	w0, [x28, x19]
  40397c:	add	x0, x19, #0x1
  403980:	cmp	x23, x0
  403984:	b.ls	403990 <ferror@plt+0x23b0>  // b.plast
  403988:	mov	w1, #0x5c                  	// #92
  40398c:	strb	w1, [x28, x0]
  403990:	add	x1, x19, #0x2
  403994:	mov	x0, x23
  403998:	cmp	x23, x1
  40399c:	b.ls	4044b0 <ferror@plt+0x2ed0>  // b.plast
  4039a0:	ldr	x23, [sp, #192]
  4039a4:	mov	w2, #0x27                  	// #39
  4039a8:	strb	w2, [x28, x1]
  4039ac:	add	x19, x19, #0x3
  4039b0:	mov	w22, #0x27                  	// #39
  4039b4:	mov	w25, #0x0                   	// #0
  4039b8:	str	w21, [sp, #188]
  4039bc:	str	x23, [sp, #192]
  4039c0:	mov	x23, x0
  4039c4:	mov	w0, #0x0                   	// #0
  4039c8:	cbnz	w5, 4038cc <ferror@plt+0x22ec>
  4039cc:	add	x20, x20, #0x1
  4039d0:	cbz	w0, 403934 <ferror@plt+0x2354>
  4039d4:	cmp	x23, x19
  4039d8:	b.ls	4039e4 <ferror@plt+0x2404>  // b.plast
  4039dc:	mov	w0, #0x27                  	// #39
  4039e0:	strb	w0, [x28, x19]
  4039e4:	add	x0, x19, #0x1
  4039e8:	cmp	x23, x0
  4039ec:	b.ls	4039f8 <ferror@plt+0x2418>  // b.plast
  4039f0:	mov	w1, #0x27                  	// #39
  4039f4:	strb	w1, [x28, x0]
  4039f8:	add	x19, x19, #0x2
  4039fc:	mov	w25, #0x0                   	// #0
  403a00:	b	403934 <ferror@plt+0x2354>
  403a04:	mov	w22, #0x66                  	// #102
  403a08:	mov	w21, #0x0                   	// #0
  403a0c:	nop
  403a10:	cbz	w10, 4038d0 <ferror@plt+0x22f0>
  403a14:	ldr	w0, [sp, #120]
  403a18:	and	w0, w0, w7
  403a1c:	str	w0, [sp, #120]
  403a20:	ldp	w1, w0, [sp, #116]
  403a24:	cmp	w0, #0x0
  403a28:	mov	w0, #0x4                   	// #4
  403a2c:	csel	w0, w1, w0, eq  // eq = none
  403a30:	str	w0, [sp, #116]
  403a34:	ldr	w4, [sp, #116]
  403a38:	mov	x3, x24
  403a3c:	ldr	x7, [sp, #200]
  403a40:	mov	x2, x27
  403a44:	ldr	x0, [sp, #256]
  403a48:	str	x0, [sp]
  403a4c:	ldr	w0, [sp, #184]
  403a50:	mov	x1, x23
  403a54:	mov	x6, #0x0                   	// #0
  403a58:	and	w5, w0, #0xfffffffd
  403a5c:	mov	x0, x28
  403a60:	bl	403378 <ferror@plt+0x1d98>
  403a64:	mov	x19, x0
  403a68:	mov	x0, x19
  403a6c:	ldp	x29, x30, [sp, #16]
  403a70:	ldp	x19, x20, [sp, #32]
  403a74:	ldp	x21, x22, [sp, #48]
  403a78:	ldp	x23, x24, [sp, #64]
  403a7c:	ldp	x25, x26, [sp, #80]
  403a80:	ldp	x27, x28, [sp, #96]
  403a84:	add	sp, sp, #0x100
  403a88:	ret
  403a8c:	mov	w22, #0x62                  	// #98
  403a90:	mov	w21, #0x0                   	// #0
  403a94:	b	403a10 <ferror@plt+0x2430>
  403a98:	mov	w22, #0x61                  	// #97
  403a9c:	mov	w21, #0x0                   	// #0
  403aa0:	b	403a10 <ferror@plt+0x2430>
  403aa4:	ldrb	w22, [x27, x20]
  403aa8:	cmp	w22, #0x7e
  403aac:	b.ls	403b14 <ferror@plt+0x2534>  // b.plast
  403ab0:	ldr	x0, [sp, #176]
  403ab4:	mov	w5, #0x0                   	// #0
  403ab8:	cmp	x0, #0x1
  403abc:	b.ne	403538 <ferror@plt+0x1f58>  // b.any
  403ac0:	str	w5, [sp, #128]
  403ac4:	str	x12, [sp, #136]
  403ac8:	stp	w10, w7, [sp, #148]
  403acc:	str	w11, [sp, #156]
  403ad0:	str	x4, [sp, #160]
  403ad4:	bl	4014b0 <__ctype_b_loc@plt>
  403ad8:	ldr	x0, [x0]
  403adc:	ldr	w5, [sp, #128]
  403ae0:	ldp	w10, w7, [sp, #148]
  403ae4:	ldrh	w21, [x0, w22, uxtw #1]
  403ae8:	ldr	w11, [sp, #156]
  403aec:	ands	w0, w21, #0x4000
  403af0:	ldr	w0, [sp, #120]
  403af4:	cset	w1, eq  // eq = none
  403af8:	ubfx	x21, x21, #14, #1
  403afc:	and	w1, w0, w1
  403b00:	ldr	x12, [sp, #136]
  403b04:	ldr	x4, [sp, #160]
  403b08:	ldr	x8, [sp, #176]
  403b0c:	cbz	w1, 403b34 <ferror@plt+0x2554>
  403b10:	b	403640 <ferror@plt+0x2060>
  403b14:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403b18:	add	x0, x0, #0xb60
  403b1c:	ldrh	w0, [x0, w22, uxtw #1]
  403b20:	adr	x1, 403b2c <ferror@plt+0x254c>
  403b24:	add	x0, x1, w0, sxth #2
  403b28:	br	x0
  403b2c:	mov	w21, w11
  403b30:	mov	w5, #0x0                   	// #0
  403b34:	ldr	w1, [sp, #124]
  403b38:	mov	w0, w25
  403b3c:	cbz	w1, 4038b8 <ferror@plt+0x22d8>
  403b40:	mov	w0, w25
  403b44:	cbnz	w10, 4038b8 <ferror@plt+0x22d8>
  403b48:	mov	w0, w25
  403b4c:	cbnz	w5, 4038cc <ferror@plt+0x22ec>
  403b50:	b	4039cc <ferror@plt+0x23ec>
  403b54:	mov	w5, #0x0                   	// #0
  403b58:	mov	w21, #0x0                   	// #0
  403b5c:	ldr	w0, [sp, #144]
  403b60:	cbz	w0, 403b34 <ferror@plt+0x2554>
  403b64:	mov	w0, #0x2                   	// #2
  403b68:	str	w0, [sp, #116]
  403b6c:	ldp	w1, w0, [sp, #116]
  403b70:	cmp	w0, #0x0
  403b74:	mov	w0, #0x4                   	// #4
  403b78:	csel	w0, w1, w0, eq  // eq = none
  403b7c:	str	w0, [sp, #116]
  403b80:	b	403a34 <ferror@plt+0x2454>
  403b84:	ldr	w0, [sp, #116]
  403b88:	cmp	w0, #0x2
  403b8c:	b.eq	403eb0 <ferror@plt+0x28d0>  // b.none
  403b90:	mov	w5, #0x0                   	// #0
  403b94:	ldr	w0, [sp, #116]
  403b98:	cmp	w0, #0x5
  403b9c:	b.ne	403bc0 <ferror@plt+0x25e0>  // b.any
  403ba0:	ldr	w0, [sp, #216]
  403ba4:	cbz	w0, 403bc0 <ferror@plt+0x25e0>
  403ba8:	add	x6, x20, #0x2
  403bac:	cmp	x6, x24
  403bb0:	b.cs	403bc0 <ferror@plt+0x25e0>  // b.hs, b.nlast
  403bb4:	ldrb	w22, [x3, #1]
  403bb8:	cmp	w22, #0x3f
  403bbc:	b.eq	404204 <ferror@plt+0x2c24>  // b.none
  403bc0:	mov	w21, #0x0                   	// #0
  403bc4:	mov	w22, #0x3f                  	// #63
  403bc8:	b	403b34 <ferror@plt+0x2554>
  403bcc:	ldr	w0, [sp, #116]
  403bd0:	cmp	w0, #0x2
  403bd4:	b.eq	403950 <ferror@plt+0x2370>  // b.none
  403bd8:	mov	w5, #0x0                   	// #0
  403bdc:	mov	w22, #0x27                  	// #39
  403be0:	str	w21, [sp, #188]
  403be4:	b	403b34 <ferror@plt+0x2554>
  403be8:	mov	w5, #0x0                   	// #0
  403bec:	mov	w0, #0x74                  	// #116
  403bf0:	ldr	w1, [sp, #144]
  403bf4:	cbnz	w1, 403b64 <ferror@plt+0x2584>
  403bf8:	ldr	w1, [sp, #120]
  403bfc:	cbnz	w1, 403c10 <ferror@plt+0x2630>
  403c00:	mov	w0, w25
  403c04:	mov	w21, #0x0                   	// #0
  403c08:	cbnz	w10, 4038b8 <ferror@plt+0x22d8>
  403c0c:	b	403b48 <ferror@plt+0x2568>
  403c10:	mov	w22, w0
  403c14:	mov	w21, #0x0                   	// #0
  403c18:	b	403a10 <ferror@plt+0x2430>
  403c1c:	mov	w5, #0x0                   	// #0
  403c20:	mov	w0, #0x66                  	// #102
  403c24:	b	403bf8 <ferror@plt+0x2618>
  403c28:	mov	w5, #0x0                   	// #0
  403c2c:	mov	w0, #0x62                  	// #98
  403c30:	b	403bf8 <ferror@plt+0x2618>
  403c34:	ldr	w0, [sp, #120]
  403c38:	cbnz	w0, 403c80 <ferror@plt+0x26a0>
  403c3c:	ldr	w0, [sp, #212]
  403c40:	mov	w5, #0x0                   	// #0
  403c44:	cbz	w0, 403c00 <ferror@plt+0x2620>
  403c48:	add	x20, x20, #0x1
  403c4c:	b	403480 <ferror@plt+0x1ea0>
  403c50:	ldrb	w22, [x3]
  403c54:	cmp	w22, #0x7e
  403c58:	b.hi	403ab0 <ferror@plt+0x24d0>  // b.pmore
  403c5c:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403c60:	add	x0, x0, #0xc60
  403c64:	ldrh	w0, [x0, w22, uxtw #1]
  403c68:	adr	x1, 403c74 <ferror@plt+0x2694>
  403c6c:	add	x0, x1, w0, sxth #2
  403c70:	br	x0
  403c74:	mov	w5, #0x0                   	// #0
  403c78:	mov	w21, #0x0                   	// #0
  403c7c:	b	403b34 <ferror@plt+0x2554>
  403c80:	cbnz	w10, 403f4c <ferror@plt+0x296c>
  403c84:	mov	w5, #0x0                   	// #0
  403c88:	eor	w0, w25, #0x1
  403c8c:	ands	w0, w7, w0
  403c90:	b.eq	403e4c <ferror@plt+0x286c>  // b.none
  403c94:	cmp	x23, x19
  403c98:	b.ls	403ca4 <ferror@plt+0x26c4>  // b.plast
  403c9c:	mov	w1, #0x27                  	// #39
  403ca0:	strb	w1, [x28, x19]
  403ca4:	add	x1, x19, #0x1
  403ca8:	cmp	x23, x1
  403cac:	b.ls	403cb8 <ferror@plt+0x26d8>  // b.plast
  403cb0:	mov	w2, #0x24                  	// #36
  403cb4:	strb	w2, [x28, x1]
  403cb8:	add	x1, x19, #0x2
  403cbc:	cmp	x23, x1
  403cc0:	b.ls	403ccc <ferror@plt+0x26ec>  // b.plast
  403cc4:	mov	w2, #0x27                  	// #39
  403cc8:	strb	w2, [x28, x1]
  403ccc:	add	x1, x19, #0x3
  403cd0:	cmp	x23, x1
  403cd4:	b.ls	403f18 <ferror@plt+0x2938>  // b.plast
  403cd8:	mov	w25, w0
  403cdc:	mov	w0, #0x5c                  	// #92
  403ce0:	strb	w0, [x28, x1]
  403ce4:	ldr	w0, [sp, #116]
  403ce8:	add	x19, x1, #0x1
  403cec:	cmp	w0, #0x2
  403cf0:	b.eq	403f20 <ferror@plt+0x2940>  // b.none
  403cf4:	add	x0, x20, #0x1
  403cf8:	cmp	x0, x24
  403cfc:	b.cs	403f34 <ferror@plt+0x2954>  // b.hs, b.nlast
  403d00:	ldrb	w2, [x27, x0]
  403d04:	mov	w22, #0x30                  	// #48
  403d08:	mov	w0, #0x0                   	// #0
  403d0c:	sub	w2, w2, #0x30
  403d10:	and	w2, w2, #0xff
  403d14:	cmp	w2, #0x9
  403d18:	b.ls	403f94 <ferror@plt+0x29b4>  // b.plast
  403d1c:	ldr	w1, [sp, #124]
  403d20:	mov	w21, #0x0                   	// #0
  403d24:	cbz	w1, 4038b8 <ferror@plt+0x22d8>
  403d28:	cbnz	w5, 4038cc <ferror@plt+0x22ec>
  403d2c:	b	4039cc <ferror@plt+0x23ec>
  403d30:	cbnz	w0, 404514 <ferror@plt+0x2f34>
  403d34:	ldr	w0, [sp, #184]
  403d38:	mov	w5, #0x1                   	// #1
  403d3c:	mov	w7, #0x0                   	// #0
  403d40:	mov	w11, #0x0                   	// #0
  403d44:	and	w1, w0, w5
  403d48:	mov	w25, #0x0                   	// #0
  403d4c:	and	w0, w0, #0x4
  403d50:	mov	w10, #0x0                   	// #0
  403d54:	mov	x12, #0x0                   	// #0
  403d58:	mov	x19, #0x0                   	// #0
  403d5c:	stp	wzr, w5, [sp, #120]
  403d60:	str	wzr, [sp, #144]
  403d64:	str	xzr, [sp, #168]
  403d68:	str	wzr, [sp, #188]
  403d6c:	str	xzr, [sp, #192]
  403d70:	stp	wzr, w1, [sp, #208]
  403d74:	str	w0, [sp, #216]
  403d78:	b	403470 <ferror@plt+0x1e90>
  403d7c:	cmp	w0, #0x5
  403d80:	b.ne	403de4 <ferror@plt+0x2804>  // b.any
  403d84:	ldr	w0, [sp, #184]
  403d88:	and	w1, w0, #0x1
  403d8c:	and	w0, w0, #0x4
  403d90:	stp	w1, w0, [sp, #212]
  403d94:	cbnz	w20, 40428c <ferror@plt+0x2cac>
  403d98:	cbz	x23, 4041a8 <ferror@plt+0x2bc8>
  403d9c:	mov	w11, #0x1                   	// #1
  403da0:	mov	w0, #0x22                  	// #34
  403da4:	mov	x12, #0x1                   	// #1
  403da8:	adrp	x1, 408000 <ferror@plt+0x6a20>
  403dac:	mov	w5, w11
  403db0:	add	x1, x1, #0x9b0
  403db4:	mov	x19, x12
  403db8:	mov	w7, #0x0                   	// #0
  403dbc:	mov	w25, #0x0                   	// #0
  403dc0:	mov	w10, #0x0                   	// #0
  403dc4:	strb	w0, [x28]
  403dc8:	stp	w11, wzr, [sp, #120]
  403dcc:	str	wzr, [sp, #144]
  403dd0:	str	x1, [sp, #168]
  403dd4:	str	wzr, [sp, #188]
  403dd8:	str	xzr, [sp, #192]
  403ddc:	str	wzr, [sp, #208]
  403de0:	b	403470 <ferror@plt+0x1e90>
  403de4:	cmp	w0, #0x6
  403de8:	b.ne	404514 <ferror@plt+0x2f34>  // b.any
  403dec:	mov	w0, #0x1                   	// #1
  403df0:	mov	w1, w0
  403df4:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403df8:	add	x0, x0, #0x9b0
  403dfc:	str	x0, [sp, #168]
  403e00:	mov	w11, w1
  403e04:	ldr	w0, [sp, #184]
  403e08:	mov	w5, w1
  403e0c:	mov	w10, w1
  403e10:	stp	w1, wzr, [sp, #120]
  403e14:	str	w1, [sp, #208]
  403e18:	and	w1, w0, w1
  403e1c:	and	w0, w0, #0x4
  403e20:	mov	w7, #0x0                   	// #0
  403e24:	mov	w25, #0x0                   	// #0
  403e28:	mov	x12, #0x1                   	// #1
  403e2c:	mov	x19, #0x0                   	// #0
  403e30:	str	wzr, [sp, #144]
  403e34:	str	wzr, [sp, #188]
  403e38:	str	xzr, [sp, #192]
  403e3c:	stp	w1, w0, [sp, #212]
  403e40:	mov	w0, #0x5                   	// #5
  403e44:	str	w0, [sp, #116]
  403e48:	b	403470 <ferror@plt+0x1e90>
  403e4c:	mov	x1, x19
  403e50:	cmp	x23, x19
  403e54:	b.ls	403ce4 <ferror@plt+0x2704>  // b.plast
  403e58:	mov	w0, w25
  403e5c:	mov	w25, w0
  403e60:	mov	w0, #0x5c                  	// #92
  403e64:	strb	w0, [x28, x1]
  403e68:	b	403ce4 <ferror@plt+0x2704>
  403e6c:	mov	w5, #0x0                   	// #0
  403e70:	cmp	x24, #0x1
  403e74:	cset	w0, ne  // ne = any
  403e78:	cmn	x24, #0x1
  403e7c:	b.eq	403e90 <ferror@plt+0x28b0>  // b.none
  403e80:	cbnz	w0, 403c78 <ferror@plt+0x2698>
  403e84:	cbz	x20, 403b5c <ferror@plt+0x257c>
  403e88:	mov	w21, #0x0                   	// #0
  403e8c:	b	403b34 <ferror@plt+0x2554>
  403e90:	ldrb	w0, [x27, #1]
  403e94:	cmp	w0, #0x0
  403e98:	cset	w0, ne  // ne = any
  403e9c:	cbnz	w0, 403c78 <ferror@plt+0x2698>
  403ea0:	b	403e84 <ferror@plt+0x28a4>
  403ea4:	mov	w5, #0x0                   	// #0
  403ea8:	cbnz	x20, 403e88 <ferror@plt+0x28a8>
  403eac:	b	403b5c <ferror@plt+0x257c>
  403eb0:	cbnz	w10, 403b6c <ferror@plt+0x258c>
  403eb4:	mov	w5, #0x0                   	// #0
  403eb8:	mov	w0, w25
  403ebc:	mov	w21, #0x0                   	// #0
  403ec0:	mov	w22, #0x3f                  	// #63
  403ec4:	cbnz	w5, 4038cc <ferror@plt+0x22ec>
  403ec8:	b	4039cc <ferror@plt+0x23ec>
  403ecc:	cmp	x0, #0x1
  403ed0:	b.eq	4035e0 <ferror@plt+0x2000>  // b.none
  403ed4:	add	x2, x25, #0x1
  403ed8:	add	x0, x27, x0
  403edc:	add	x2, x27, x2
  403ee0:	add	x9, x0, x25
  403ee4:	b	403ef4 <ferror@plt+0x2914>
  403ee8:	add	x2, x2, #0x1
  403eec:	cmp	x9, x2
  403ef0:	b.eq	4035e0 <ferror@plt+0x2000>  // b.none
  403ef4:	ldrb	w0, [x2]
  403ef8:	sub	w0, w0, #0x5b
  403efc:	and	w0, w0, #0xff
  403f00:	cmp	w0, #0x21
  403f04:	b.hi	403ee8 <ferror@plt+0x2908>  // b.pmore
  403f08:	lsl	x0, x6, x0
  403f0c:	tst	x0, x13
  403f10:	b.eq	403ee8 <ferror@plt+0x2908>  // b.none
  403f14:	b	403b64 <ferror@plt+0x2584>
  403f18:	add	x19, x19, #0x4
  403f1c:	mov	w25, w0
  403f20:	mov	w0, #0x0                   	// #0
  403f24:	mov	w21, #0x0                   	// #0
  403f28:	mov	w22, #0x30                  	// #48
  403f2c:	cbnz	w5, 4038cc <ferror@plt+0x22ec>
  403f30:	b	4039cc <ferror@plt+0x23ec>
  403f34:	ldr	w1, [sp, #124]
  403f38:	mov	w0, #0x0                   	// #0
  403f3c:	mov	w22, #0x30                  	// #48
  403f40:	mov	w21, #0x0                   	// #0
  403f44:	cbz	w1, 4038b8 <ferror@plt+0x22d8>
  403f48:	b	403d28 <ferror@plt+0x2748>
  403f4c:	str	w7, [sp, #120]
  403f50:	b	403b6c <ferror@plt+0x258c>
  403f54:	mov	w5, w11
  403f58:	mov	w21, #0x0                   	// #0
  403f5c:	b	403b34 <ferror@plt+0x2554>
  403f60:	mov	w1, w19
  403f64:	adrp	x0, 408000 <ferror@plt+0x6a20>
  403f68:	add	x0, x0, #0x9e0
  403f6c:	str	w10, [sp, #120]
  403f70:	bl	403210 <ferror@plt+0x1c30>
  403f74:	str	x0, [sp, #200]
  403f78:	adrp	x1, 408000 <ferror@plt+0x6a20>
  403f7c:	add	x0, x1, #0x9d8
  403f80:	mov	w1, w19
  403f84:	bl	403210 <ferror@plt+0x1c30>
  403f88:	ldr	w10, [sp, #120]
  403f8c:	str	x0, [sp, #256]
  403f90:	b	40340c <ferror@plt+0x1e2c>
  403f94:	cmp	x23, x19
  403f98:	b.ls	403fa0 <ferror@plt+0x29c0>  // b.plast
  403f9c:	strb	w22, [x28, x19]
  403fa0:	add	x0, x1, #0x2
  403fa4:	cmp	x23, x0
  403fa8:	b.ls	403fb4 <ferror@plt+0x29d4>  // b.plast
  403fac:	mov	w2, #0x30                  	// #48
  403fb0:	strb	w2, [x28, x0]
  403fb4:	add	x19, x1, #0x3
  403fb8:	mov	w0, #0x0                   	// #0
  403fbc:	mov	w22, #0x30                  	// #48
  403fc0:	b	403d1c <ferror@plt+0x273c>
  403fc4:	mov	w5, #0x0                   	// #0
  403fc8:	ldr	w0, [sp, #116]
  403fcc:	cmp	w0, #0x2
  403fd0:	b.eq	404050 <ferror@plt+0x2a70>  // b.none
  403fd4:	ldr	w1, [sp, #208]
  403fd8:	mov	w22, #0x5c                  	// #92
  403fdc:	mov	w0, w22
  403fe0:	cbz	w1, 403bf8 <ferror@plt+0x2618>
  403fe4:	add	x20, x20, #0x1
  403fe8:	mov	w0, w25
  403fec:	mov	w21, #0x0                   	// #0
  403ff0:	b	4039d0 <ferror@plt+0x23f0>
  403ff4:	mov	w5, #0x0                   	// #0
  403ff8:	mov	w0, #0x76                  	// #118
  403ffc:	b	403bf8 <ferror@plt+0x2618>
  404000:	mov	w21, w11
  404004:	mov	w5, #0x0                   	// #0
  404008:	b	403b5c <ferror@plt+0x257c>
  40400c:	mov	w5, #0x0                   	// #0
  404010:	mov	w0, #0x72                  	// #114
  404014:	b	403bf0 <ferror@plt+0x2610>
  404018:	mov	w5, #0x0                   	// #0
  40401c:	mov	w0, #0x6e                  	// #110
  404020:	b	403bf0 <ferror@plt+0x2610>
  404024:	mov	w5, #0x0                   	// #0
  404028:	mov	w0, #0x61                  	// #97
  40402c:	b	403bf8 <ferror@plt+0x2618>
  404030:	mov	w5, #0x0                   	// #0
  404034:	mov	w22, #0xa                   	// #10
  404038:	mov	w0, #0x6e                  	// #110
  40403c:	b	403bf8 <ferror@plt+0x2618>
  404040:	mov	w5, #0x0                   	// #0
  404044:	mov	w22, #0xd                   	// #13
  404048:	mov	w0, #0x72                  	// #114
  40404c:	b	403bf8 <ferror@plt+0x2618>
  404050:	cbnz	w10, 403b6c <ferror@plt+0x258c>
  404054:	add	x20, x20, #0x1
  404058:	mov	w0, w25
  40405c:	mov	w21, #0x0                   	// #0
  404060:	mov	w22, #0x5c                  	// #92
  404064:	b	4039d0 <ferror@plt+0x23f0>
  404068:	ldr	w0, [sp, #184]
  40406c:	and	w1, w0, #0x1
  404070:	and	w0, w0, #0x4
  404074:	stp	w1, w0, [sp, #212]
  404078:	cbnz	w20, 404124 <ferror@plt+0x2b44>
  40407c:	mov	w0, #0x1                   	// #1
  404080:	str	w0, [sp, #120]
  404084:	cbnz	x23, 4044fc <ferror@plt+0x2f1c>
  404088:	mov	w0, #0x1                   	// #1
  40408c:	mov	w5, w0
  404090:	mov	w7, w0
  404094:	adrp	x0, 408000 <ferror@plt+0x6a20>
  404098:	add	x0, x0, #0x9d8
  40409c:	mov	x12, #0x1                   	// #1
  4040a0:	mov	w11, #0x0                   	// #0
  4040a4:	mov	x19, x12
  4040a8:	mov	w25, #0x0                   	// #0
  4040ac:	mov	w10, #0x0                   	// #0
  4040b0:	str	w5, [sp, #124]
  4040b4:	str	wzr, [sp, #144]
  4040b8:	str	x0, [sp, #168]
  4040bc:	mov	w0, #0x2                   	// #2
  4040c0:	str	w0, [sp, #116]
  4040c4:	str	wzr, [sp, #188]
  4040c8:	str	xzr, [sp, #192]
  4040cc:	str	wzr, [sp, #208]
  4040d0:	b	403470 <ferror@plt+0x1e90>
  4040d4:	ldr	w0, [sp, #184]
  4040d8:	mov	w11, #0x1                   	// #1
  4040dc:	mov	w7, #0x0                   	// #0
  4040e0:	mov	w5, w11
  4040e4:	and	w1, w0, w11
  4040e8:	mov	w25, #0x0                   	// #0
  4040ec:	and	w0, w0, #0x4
  4040f0:	mov	w10, #0x0                   	// #0
  4040f4:	mov	x12, #0x0                   	// #0
  4040f8:	mov	x19, #0x0                   	// #0
  4040fc:	stp	w11, wzr, [sp, #120]
  404100:	str	wzr, [sp, #144]
  404104:	str	xzr, [sp, #168]
  404108:	str	wzr, [sp, #188]
  40410c:	str	xzr, [sp, #192]
  404110:	stp	wzr, w1, [sp, #208]
  404114:	str	w0, [sp, #216]
  404118:	b	403470 <ferror@plt+0x1e90>
  40411c:	mov	w5, #0x0                   	// #0
  404120:	b	4036fc <ferror@plt+0x211c>
  404124:	mov	w1, #0x1                   	// #1
  404128:	mov	w10, w1
  40412c:	mov	w7, w1
  404130:	mov	w5, w1
  404134:	adrp	x0, 408000 <ferror@plt+0x6a20>
  404138:	add	x0, x0, #0x9d8
  40413c:	str	w1, [sp, #124]
  404140:	str	w1, [sp, #144]
  404144:	str	x0, [sp, #168]
  404148:	mov	w0, #0x2                   	// #2
  40414c:	mov	w11, #0x0                   	// #0
  404150:	mov	w25, #0x0                   	// #0
  404154:	mov	x12, #0x1                   	// #1
  404158:	mov	x19, #0x0                   	// #0
  40415c:	stp	w0, wzr, [sp, #116]
  404160:	str	wzr, [sp, #188]
  404164:	str	xzr, [sp, #192]
  404168:	str	wzr, [sp, #208]
  40416c:	b	403470 <ferror@plt+0x1e90>
  404170:	ldr	w1, [sp, #184]
  404174:	mov	w10, w0
  404178:	mov	w7, w0
  40417c:	mov	w5, w0
  404180:	str	w0, [sp, #124]
  404184:	and	w2, w1, #0x1
  404188:	str	w0, [sp, #144]
  40418c:	adrp	x0, 408000 <ferror@plt+0x6a20>
  404190:	add	x0, x0, #0x9d8
  404194:	str	x0, [sp, #168]
  404198:	and	w0, w1, #0x4
  40419c:	str	w2, [sp, #212]
  4041a0:	str	w0, [sp, #216]
  4041a4:	b	404148 <ferror@plt+0x2b68>
  4041a8:	mov	w11, #0x1                   	// #1
  4041ac:	mov	x12, #0x1                   	// #1
  4041b0:	adrp	x0, 408000 <ferror@plt+0x6a20>
  4041b4:	mov	w5, w11
  4041b8:	add	x0, x0, #0x9b0
  4041bc:	mov	x19, x12
  4041c0:	mov	w7, #0x0                   	// #0
  4041c4:	mov	w25, #0x0                   	// #0
  4041c8:	mov	w10, #0x0                   	// #0
  4041cc:	stp	w11, wzr, [sp, #120]
  4041d0:	str	wzr, [sp, #144]
  4041d4:	str	x0, [sp, #168]
  4041d8:	str	wzr, [sp, #188]
  4041dc:	str	xzr, [sp, #192]
  4041e0:	str	wzr, [sp, #208]
  4041e4:	b	403470 <ferror@plt+0x1e90>
  4041e8:	ldr	w0, [sp, #184]
  4041ec:	and	w1, w0, #0x1
  4041f0:	and	w0, w0, #0x4
  4041f4:	stp	w1, w0, [sp, #212]
  4041f8:	cbnz	w20, 4044b8 <ferror@plt+0x2ed8>
  4041fc:	str	wzr, [sp, #120]
  404200:	b	404084 <ferror@plt+0x2aa4>
  404204:	ldrb	w2, [x27, x6]
  404208:	cmp	w2, #0x3e
  40420c:	b.hi	403c78 <ferror@plt+0x2698>  // b.pmore
  404210:	mov	x1, #0x1                   	// #1
  404214:	mov	x0, #0xa38200000000        	// #179778741075968
  404218:	movk	x0, #0x7000, lsl #48
  40421c:	lsl	x1, x1, x2
  404220:	mov	w21, #0x0                   	// #0
  404224:	tst	x1, x0
  404228:	b.eq	403b34 <ferror@plt+0x2554>  // b.none
  40422c:	cbnz	w10, 403a34 <ferror@plt+0x2454>
  404230:	cmp	x23, x19
  404234:	b.ls	40423c <ferror@plt+0x2c5c>  // b.plast
  404238:	strb	w22, [x28, x19]
  40423c:	add	x0, x19, #0x1
  404240:	cmp	x23, x0
  404244:	b.ls	404250 <ferror@plt+0x2c70>  // b.plast
  404248:	mov	w1, #0x22                  	// #34
  40424c:	strb	w1, [x28, x0]
  404250:	add	x0, x19, #0x2
  404254:	cmp	x23, x0
  404258:	b.ls	404264 <ferror@plt+0x2c84>  // b.plast
  40425c:	mov	w1, #0x22                  	// #34
  404260:	strb	w1, [x28, x0]
  404264:	add	x0, x19, #0x3
  404268:	cmp	x23, x0
  40426c:	b.ls	404278 <ferror@plt+0x2c98>  // b.plast
  404270:	mov	w1, #0x3f                  	// #63
  404274:	strb	w1, [x28, x0]
  404278:	add	x19, x19, #0x4
  40427c:	mov	w22, w2
  404280:	mov	x20, x6
  404284:	mov	w0, w25
  404288:	b	403d1c <ferror@plt+0x273c>
  40428c:	mov	w0, #0x1                   	// #1
  404290:	mov	w1, w0
  404294:	mov	w11, w1
  404298:	adrp	x0, 408000 <ferror@plt+0x6a20>
  40429c:	mov	w5, w1
  4042a0:	add	x0, x0, #0x9b0
  4042a4:	mov	w10, w1
  4042a8:	mov	w7, #0x0                   	// #0
  4042ac:	mov	w25, #0x0                   	// #0
  4042b0:	mov	x12, #0x1                   	// #1
  4042b4:	mov	x19, #0x0                   	// #0
  4042b8:	stp	w1, wzr, [sp, #120]
  4042bc:	str	wzr, [sp, #144]
  4042c0:	str	x0, [sp, #168]
  4042c4:	str	wzr, [sp, #188]
  4042c8:	str	xzr, [sp, #192]
  4042cc:	str	w1, [sp, #208]
  4042d0:	b	403470 <ferror@plt+0x1e90>
  4042d4:	mov	w5, w11
  4042d8:	cbnz	x20, 403e88 <ferror@plt+0x28a8>
  4042dc:	b	403b5c <ferror@plt+0x257c>
  4042e0:	mov	w5, w11
  4042e4:	b	403e70 <ferror@plt+0x2890>
  4042e8:	mov	w5, w11
  4042ec:	b	404044 <ferror@plt+0x2a64>
  4042f0:	mov	w5, w11
  4042f4:	mov	w0, #0x76                  	// #118
  4042f8:	b	403bf8 <ferror@plt+0x2618>
  4042fc:	mov	w5, w11
  404300:	b	403fc8 <ferror@plt+0x29e8>
  404304:	ldr	w0, [sp, #116]
  404308:	mov	w5, w11
  40430c:	cmp	w0, #0x2
  404310:	b.ne	403b94 <ferror@plt+0x25b4>  // b.any
  404314:	b	403eb8 <ferror@plt+0x28d8>
  404318:	mov	w5, w11
  40431c:	mov	w21, w11
  404320:	b	403b5c <ferror@plt+0x257c>
  404324:	mov	w5, w11
  404328:	b	404034 <ferror@plt+0x2a54>
  40432c:	mov	w5, w11
  404330:	mov	w0, #0x74                  	// #116
  404334:	b	403bf0 <ferror@plt+0x2610>
  404338:	mov	w5, w11
  40433c:	b	403c88 <ferror@plt+0x26a8>
  404340:	ldr	w0, [sp, #116]
  404344:	mov	w5, w11
  404348:	cmp	w0, #0x2
  40434c:	b.ne	403bdc <ferror@plt+0x25fc>  // b.any
  404350:	b	403958 <ferror@plt+0x2378>
  404354:	ldr	x0, [sp, #200]
  404358:	ldrb	w0, [x0]
  40435c:	cbz	w0, 403414 <ferror@plt+0x1e34>
  404360:	cmp	x23, x19
  404364:	b.ls	404384 <ferror@plt+0x2da4>  // b.plast
  404368:	strb	w0, [x28, x19]
  40436c:	add	x19, x19, #0x1
  404370:	ldr	x0, [sp, #200]
  404374:	ldrb	w0, [x0, x19]
  404378:	cbz	w0, 403414 <ferror@plt+0x1e34>
  40437c:	cmp	x23, x19
  404380:	b.hi	404368 <ferror@plt+0x2d88>  // b.pmore
  404384:	ldr	x0, [sp, #200]
  404388:	add	x19, x19, #0x1
  40438c:	ldrb	w0, [x0, x19]
  404390:	cbnz	w0, 404360 <ferror@plt+0x2d80>
  404394:	b	403414 <ferror@plt+0x1e34>
  404398:	mov	x8, x21
  40439c:	ldr	w1, [sp, #120]
  4043a0:	ldr	w10, [sp, #136]
  4043a4:	mov	w21, #0x0                   	// #0
  4043a8:	ldp	w25, w5, [sp, #148]
  4043ac:	ldp	w7, w11, [sp, #156]
  4043b0:	ldr	w22, [sp, #220]
  4043b4:	ldr	x12, [sp, #128]
  4043b8:	ldp	x19, x4, [sp, #224]
  4043bc:	b	403630 <ferror@plt+0x2050>
  4043c0:	ldr	w5, [sp, #124]
  4043c4:	mov	w0, w25
  4043c8:	mov	w21, w5
  4043cc:	b	403b4c <ferror@plt+0x256c>
  4043d0:	mov	x9, x25
  4043d4:	cmp	x25, x24
  4043d8:	ldr	w10, [sp, #136]
  4043dc:	mov	x8, x21
  4043e0:	ldp	w25, w5, [sp, #148]
  4043e4:	ldp	w7, w11, [sp, #156]
  4043e8:	ldr	w22, [sp, #220]
  4043ec:	ldr	x12, [sp, #128]
  4043f0:	ldp	x19, x4, [sp, #224]
  4043f4:	b.cc	40440c <ferror@plt+0x2e2c>  // b.lo, b.ul, b.last
  4043f8:	b	404414 <ferror@plt+0x2e34>
  4043fc:	add	x8, x8, #0x1
  404400:	add	x9, x20, x8
  404404:	cmp	x24, x9
  404408:	b.ls	404414 <ferror@plt+0x2e34>  // b.plast
  40440c:	ldrb	w0, [x27, x9]
  404410:	cbnz	w0, 4043fc <ferror@plt+0x2e1c>
  404414:	ldr	w1, [sp, #120]
  404418:	mov	w21, #0x0                   	// #0
  40441c:	b	403630 <ferror@plt+0x2050>
  404420:	mov	w7, w10
  404424:	ldr	x0, [sp, #168]
  404428:	cmp	x0, #0x0
  40442c:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  404430:	b.eq	404458 <ferror@plt+0x2e78>  // b.none
  404434:	ldrb	w1, [x0]
  404438:	cbz	w1, 404458 <ferror@plt+0x2e78>
  40443c:	sub	x0, x0, x19
  404440:	cmp	x23, x19
  404444:	b.ls	404468 <ferror@plt+0x2e88>  // b.plast
  404448:	strb	w1, [x28, x19]
  40444c:	add	x19, x19, #0x1
  404450:	ldrb	w1, [x0, x19]
  404454:	cbnz	w1, 404440 <ferror@plt+0x2e60>
  404458:	cmp	x23, x19
  40445c:	b.ls	403a68 <ferror@plt+0x2488>  // b.plast
  404460:	strb	wzr, [x28, x19]
  404464:	b	403a68 <ferror@plt+0x2488>
  404468:	add	x19, x19, #0x1
  40446c:	ldrb	w1, [x0, x19]
  404470:	cbnz	w1, 404440 <ferror@plt+0x2e60>
  404474:	b	404458 <ferror@plt+0x2e78>
  404478:	ldr	w7, [sp, #188]
  40447c:	b	404424 <ferror@plt+0x2e44>
  404480:	ldp	x1, x7, [sp, #192]
  404484:	mov	x6, x4
  404488:	ldr	w5, [sp, #184]
  40448c:	mov	x3, x24
  404490:	ldr	x0, [sp, #256]
  404494:	str	x0, [sp]
  404498:	mov	x2, x27
  40449c:	mov	x0, x28
  4044a0:	mov	w4, #0x5                   	// #5
  4044a4:	bl	403378 <ferror@plt+0x1d98>
  4044a8:	mov	x19, x0
  4044ac:	b	403a68 <ferror@plt+0x2488>
  4044b0:	ldr	x23, [sp, #192]
  4044b4:	b	4039ac <ferror@plt+0x23cc>
  4044b8:	mov	w1, #0x1                   	// #1
  4044bc:	adrp	x0, 408000 <ferror@plt+0x6a20>
  4044c0:	mov	w10, w1
  4044c4:	add	x0, x0, #0x9d8
  4044c8:	mov	w7, w1
  4044cc:	mov	w5, w1
  4044d0:	mov	w11, #0x0                   	// #0
  4044d4:	mov	w25, #0x0                   	// #0
  4044d8:	mov	x12, #0x1                   	// #1
  4044dc:	mov	x19, #0x0                   	// #0
  4044e0:	stp	wzr, w1, [sp, #120]
  4044e4:	str	w1, [sp, #144]
  4044e8:	str	x0, [sp, #168]
  4044ec:	str	wzr, [sp, #188]
  4044f0:	str	xzr, [sp, #192]
  4044f4:	str	wzr, [sp, #208]
  4044f8:	b	403470 <ferror@plt+0x1e90>
  4044fc:	mov	w25, #0x0                   	// #0
  404500:	mov	w0, #0x0                   	// #0
  404504:	mov	w5, #0x1                   	// #1
  404508:	mov	x1, #0x0                   	// #0
  40450c:	str	x23, [sp, #192]
  404510:	b	40383c <ferror@plt+0x225c>
  404514:	bl	401430 <abort@plt>
  404518:	sub	sp, sp, #0x80
  40451c:	stp	x29, x30, [sp, #16]
  404520:	add	x29, sp, #0x10
  404524:	stp	x19, x20, [sp, #32]
  404528:	mov	w19, w0
  40452c:	mov	x20, x3
  404530:	stp	x21, x22, [sp, #48]
  404534:	stp	x23, x24, [sp, #64]
  404538:	mov	x23, x1
  40453c:	mov	x24, x2
  404540:	stp	x25, x26, [sp, #80]
  404544:	stp	x27, x28, [sp, #96]
  404548:	bl	4015a0 <__errno_location@plt>
  40454c:	mov	x22, x0
  404550:	ldr	w0, [x0]
  404554:	adrp	x27, 41b000 <ferror@plt+0x19a20>
  404558:	str	w0, [sp, #116]
  40455c:	ldr	x21, [x27, #456]
  404560:	tbnz	w19, #31, 4046b8 <ferror@plt+0x30d8>
  404564:	add	x26, x27, #0x1c8
  404568:	ldr	w0, [x26, #8]
  40456c:	cmp	w0, w19
  404570:	b.gt	4045c0 <ferror@plt+0x2fe0>
  404574:	mov	w0, #0x7fffffff            	// #2147483647
  404578:	cmp	w19, w0
  40457c:	b.eq	4046b4 <ferror@plt+0x30d4>  // b.none
  404580:	add	w28, w19, #0x1
  404584:	add	x0, x26, #0x10
  404588:	cmp	x21, x0
  40458c:	sbfiz	x1, x28, #4, #32
  404590:	b.eq	404698 <ferror@plt+0x30b8>  // b.none
  404594:	mov	x0, x21
  404598:	bl	407538 <ferror@plt+0x5f58>
  40459c:	mov	x21, x0
  4045a0:	str	x0, [x27, #456]
  4045a4:	ldr	w0, [x26, #8]
  4045a8:	mov	w1, #0x0                   	// #0
  4045ac:	sub	w2, w28, w0
  4045b0:	add	x0, x21, w0, sxtw #4
  4045b4:	sbfiz	x2, x2, #4, #32
  4045b8:	bl	4013c0 <memset@plt>
  4045bc:	str	w28, [x26, #8]
  4045c0:	sbfiz	x19, x19, #4, #32
  4045c4:	add	x26, x20, #0x8
  4045c8:	add	x0, x21, x19
  4045cc:	str	x0, [sp, #120]
  4045d0:	ldp	w4, w5, [x20]
  4045d4:	mov	x6, x26
  4045d8:	ldr	x7, [x20, #40]
  4045dc:	orr	w25, w5, #0x1
  4045e0:	ldr	x27, [x21, x19]
  4045e4:	mov	x3, x24
  4045e8:	ldr	x28, [x0, #8]
  4045ec:	mov	x1, x27
  4045f0:	ldr	x0, [x20, #48]
  4045f4:	str	x0, [sp]
  4045f8:	mov	x2, x23
  4045fc:	mov	w5, w25
  404600:	mov	x0, x28
  404604:	bl	403378 <ferror@plt+0x1d98>
  404608:	cmp	x27, x0
  40460c:	b.hi	40466c <ferror@plt+0x308c>  // b.pmore
  404610:	add	x27, x0, #0x1
  404614:	str	x27, [x21, x19]
  404618:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  40461c:	add	x0, x0, #0x270
  404620:	cmp	x28, x0
  404624:	b.eq	404630 <ferror@plt+0x3050>  // b.none
  404628:	mov	x0, x28
  40462c:	bl	4014f0 <free@plt>
  404630:	mov	x0, x27
  404634:	bl	407508 <ferror@plt+0x5f28>
  404638:	ldr	x1, [sp, #120]
  40463c:	mov	x28, x0
  404640:	ldr	w4, [x20]
  404644:	mov	x6, x26
  404648:	ldr	x7, [x20, #40]
  40464c:	str	x0, [x1, #8]
  404650:	ldr	x1, [x20, #48]
  404654:	str	x1, [sp]
  404658:	mov	w5, w25
  40465c:	mov	x3, x24
  404660:	mov	x2, x23
  404664:	mov	x1, x27
  404668:	bl	403378 <ferror@plt+0x1d98>
  40466c:	ldr	w0, [sp, #116]
  404670:	ldp	x29, x30, [sp, #16]
  404674:	ldp	x19, x20, [sp, #32]
  404678:	ldp	x23, x24, [sp, #64]
  40467c:	ldp	x25, x26, [sp, #80]
  404680:	str	w0, [x22]
  404684:	mov	x0, x28
  404688:	ldp	x21, x22, [sp, #48]
  40468c:	ldp	x27, x28, [sp, #96]
  404690:	add	sp, sp, #0x80
  404694:	ret
  404698:	mov	x0, #0x0                   	// #0
  40469c:	bl	407538 <ferror@plt+0x5f58>
  4046a0:	mov	x21, x0
  4046a4:	str	x0, [x27, #456]
  4046a8:	ldp	x0, x1, [x26, #16]
  4046ac:	stp	x0, x1, [x21]
  4046b0:	b	4045a4 <ferror@plt+0x2fc4>
  4046b4:	bl	4076d0 <ferror@plt+0x60f0>
  4046b8:	bl	401430 <abort@plt>
  4046bc:	nop
  4046c0:	stp	x29, x30, [sp, #-48]!
  4046c4:	mov	x29, sp
  4046c8:	stp	x19, x20, [sp, #16]
  4046cc:	mov	x20, x0
  4046d0:	str	x21, [sp, #32]
  4046d4:	bl	4015a0 <__errno_location@plt>
  4046d8:	adrp	x2, 41b000 <ferror@plt+0x19a20>
  4046dc:	mov	x19, x0
  4046e0:	add	x2, x2, #0x270
  4046e4:	cmp	x20, #0x0
  4046e8:	add	x2, x2, #0x100
  4046ec:	mov	x1, #0x38                  	// #56
  4046f0:	ldr	w21, [x19]
  4046f4:	csel	x0, x2, x20, eq  // eq = none
  4046f8:	bl	407650 <ferror@plt+0x6070>
  4046fc:	str	w21, [x19]
  404700:	ldp	x19, x20, [sp, #16]
  404704:	ldr	x21, [sp, #32]
  404708:	ldp	x29, x30, [sp], #48
  40470c:	ret
  404710:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  404714:	add	x1, x1, #0x270
  404718:	cmp	x0, #0x0
  40471c:	add	x1, x1, #0x100
  404720:	csel	x0, x1, x0, eq  // eq = none
  404724:	ldr	w0, [x0]
  404728:	ret
  40472c:	nop
  404730:	adrp	x2, 41b000 <ferror@plt+0x19a20>
  404734:	add	x2, x2, #0x270
  404738:	cmp	x0, #0x0
  40473c:	add	x2, x2, #0x100
  404740:	csel	x0, x2, x0, eq  // eq = none
  404744:	str	w1, [x0]
  404748:	ret
  40474c:	nop
  404750:	adrp	x3, 41b000 <ferror@plt+0x19a20>
  404754:	add	x3, x3, #0x270
  404758:	cmp	x0, #0x0
  40475c:	add	x3, x3, #0x100
  404760:	csel	x0, x3, x0, eq  // eq = none
  404764:	ubfx	x4, x1, #5, #3
  404768:	add	x3, x0, #0x8
  40476c:	and	w1, w1, #0x1f
  404770:	ldr	w5, [x3, x4, lsl #2]
  404774:	lsr	w0, w5, w1
  404778:	eor	w2, w0, w2
  40477c:	and	w2, w2, #0x1
  404780:	and	w0, w0, #0x1
  404784:	lsl	w2, w2, w1
  404788:	eor	w2, w2, w5
  40478c:	str	w2, [x3, x4, lsl #2]
  404790:	ret
  404794:	nop
  404798:	adrp	x3, 41b000 <ferror@plt+0x19a20>
  40479c:	add	x3, x3, #0x270
  4047a0:	cmp	x0, #0x0
  4047a4:	add	x3, x3, #0x100
  4047a8:	csel	x2, x3, x0, eq  // eq = none
  4047ac:	ldr	w0, [x2, #4]
  4047b0:	str	w1, [x2, #4]
  4047b4:	ret
  4047b8:	adrp	x3, 41b000 <ferror@plt+0x19a20>
  4047bc:	add	x3, x3, #0x270
  4047c0:	cmp	x0, #0x0
  4047c4:	add	x3, x3, #0x100
  4047c8:	csel	x0, x3, x0, eq  // eq = none
  4047cc:	mov	w3, #0xa                   	// #10
  4047d0:	cmp	x1, #0x0
  4047d4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4047d8:	str	w3, [x0]
  4047dc:	b.eq	4047e8 <ferror@plt+0x3208>  // b.none
  4047e0:	stp	x1, x2, [x0, #40]
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-16]!
  4047ec:	mov	x29, sp
  4047f0:	bl	401430 <abort@plt>
  4047f4:	nop
  4047f8:	sub	sp, sp, #0x50
  4047fc:	adrp	x5, 41b000 <ferror@plt+0x19a20>
  404800:	stp	x29, x30, [sp, #16]
  404804:	add	x29, sp, #0x10
  404808:	stp	x19, x20, [sp, #32]
  40480c:	mov	x19, x4
  404810:	add	x4, x5, #0x270
  404814:	cmp	x19, #0x0
  404818:	add	x4, x4, #0x100
  40481c:	csel	x19, x4, x19, eq  // eq = none
  404820:	mov	x20, x3
  404824:	stp	x21, x22, [sp, #48]
  404828:	mov	x21, x0
  40482c:	mov	x22, x1
  404830:	str	x23, [sp, #64]
  404834:	mov	x23, x2
  404838:	bl	4015a0 <__errno_location@plt>
  40483c:	ldp	x7, x8, [x19, #40]
  404840:	mov	x3, x20
  404844:	mov	x20, x0
  404848:	mov	x0, x21
  40484c:	ldp	w4, w5, [x19]
  404850:	mov	x2, x23
  404854:	ldr	w21, [x20]
  404858:	mov	x1, x22
  40485c:	str	x8, [sp]
  404860:	add	x6, x19, #0x8
  404864:	bl	403378 <ferror@plt+0x1d98>
  404868:	ldp	x29, x30, [sp, #16]
  40486c:	ldr	x23, [sp, #64]
  404870:	str	w21, [x20]
  404874:	ldp	x19, x20, [sp, #32]
  404878:	ldp	x21, x22, [sp, #48]
  40487c:	add	sp, sp, #0x50
  404880:	ret
  404884:	nop
  404888:	sub	sp, sp, #0x60
  40488c:	adrp	x4, 41b000 <ferror@plt+0x19a20>
  404890:	add	x4, x4, #0x270
  404894:	cmp	x2, #0x0
  404898:	add	x4, x4, #0x100
  40489c:	stp	x29, x30, [sp, #16]
  4048a0:	add	x29, sp, #0x10
  4048a4:	stp	x19, x20, [sp, #32]
  4048a8:	csel	x19, x4, x2, eq  // eq = none
  4048ac:	stp	x21, x22, [sp, #48]
  4048b0:	mov	x22, x0
  4048b4:	stp	x23, x24, [sp, #64]
  4048b8:	mov	x23, x1
  4048bc:	stp	x25, x26, [sp, #80]
  4048c0:	bl	4015a0 <__errno_location@plt>
  4048c4:	ldr	w26, [x0]
  4048c8:	ldp	w4, w24, [x19]
  4048cc:	mov	x20, x0
  4048d0:	ldp	x7, x0, [x19, #40]
  4048d4:	add	x25, x19, #0x8
  4048d8:	orr	w24, w24, #0x1
  4048dc:	mov	x6, x25
  4048e0:	mov	x3, x23
  4048e4:	mov	x2, x22
  4048e8:	mov	w5, w24
  4048ec:	str	x0, [sp]
  4048f0:	mov	x1, #0x0                   	// #0
  4048f4:	mov	x0, #0x0                   	// #0
  4048f8:	bl	403378 <ferror@plt+0x1d98>
  4048fc:	add	x21, x0, #0x1
  404900:	mov	x0, x21
  404904:	bl	407508 <ferror@plt+0x5f28>
  404908:	ldp	x7, x1, [x19, #40]
  40490c:	mov	w5, w24
  404910:	ldr	w4, [x19]
  404914:	mov	x6, x25
  404918:	str	x1, [sp]
  40491c:	mov	x3, x23
  404920:	mov	x2, x22
  404924:	mov	x19, x0
  404928:	mov	x1, x21
  40492c:	bl	403378 <ferror@plt+0x1d98>
  404930:	mov	x0, x19
  404934:	ldp	x29, x30, [sp, #16]
  404938:	ldp	x21, x22, [sp, #48]
  40493c:	ldp	x23, x24, [sp, #64]
  404940:	str	w26, [x20]
  404944:	ldp	x19, x20, [sp, #32]
  404948:	ldp	x25, x26, [sp, #80]
  40494c:	add	sp, sp, #0x60
  404950:	ret
  404954:	nop
  404958:	sub	sp, sp, #0x70
  40495c:	adrp	x4, 41b000 <ferror@plt+0x19a20>
  404960:	add	x4, x4, #0x270
  404964:	cmp	x3, #0x0
  404968:	add	x4, x4, #0x100
  40496c:	stp	x29, x30, [sp, #16]
  404970:	add	x29, sp, #0x10
  404974:	stp	x19, x20, [sp, #32]
  404978:	csel	x19, x4, x3, eq  // eq = none
  40497c:	mov	x20, x2
  404980:	stp	x21, x22, [sp, #48]
  404984:	mov	x22, x0
  404988:	stp	x23, x24, [sp, #64]
  40498c:	mov	x23, x1
  404990:	stp	x25, x26, [sp, #80]
  404994:	stp	x27, x28, [sp, #96]
  404998:	bl	4015a0 <__errno_location@plt>
  40499c:	ldr	w28, [x0]
  4049a0:	ldp	w4, w5, [x19]
  4049a4:	mov	x21, x0
  4049a8:	ldp	x7, x0, [x19, #40]
  4049ac:	cmp	x20, #0x0
  4049b0:	cset	w24, eq  // eq = none
  4049b4:	add	x27, x19, #0x8
  4049b8:	orr	w24, w24, w5
  4049bc:	mov	x6, x27
  4049c0:	mov	x3, x23
  4049c4:	mov	x2, x22
  4049c8:	mov	w5, w24
  4049cc:	str	x0, [sp]
  4049d0:	mov	x1, #0x0                   	// #0
  4049d4:	mov	x0, #0x0                   	// #0
  4049d8:	bl	403378 <ferror@plt+0x1d98>
  4049dc:	add	x26, x0, #0x1
  4049e0:	mov	x25, x0
  4049e4:	mov	x0, x26
  4049e8:	bl	407508 <ferror@plt+0x5f28>
  4049ec:	ldp	x7, x1, [x19, #40]
  4049f0:	mov	w5, w24
  4049f4:	ldr	w4, [x19]
  4049f8:	mov	x6, x27
  4049fc:	str	x1, [sp]
  404a00:	mov	x3, x23
  404a04:	mov	x2, x22
  404a08:	mov	x19, x0
  404a0c:	mov	x1, x26
  404a10:	bl	403378 <ferror@plt+0x1d98>
  404a14:	str	w28, [x21]
  404a18:	cbz	x20, 404a20 <ferror@plt+0x3440>
  404a1c:	str	x25, [x20]
  404a20:	mov	x0, x19
  404a24:	ldp	x29, x30, [sp, #16]
  404a28:	ldp	x19, x20, [sp, #32]
  404a2c:	ldp	x21, x22, [sp, #48]
  404a30:	ldp	x23, x24, [sp, #64]
  404a34:	ldp	x25, x26, [sp, #80]
  404a38:	ldp	x27, x28, [sp, #96]
  404a3c:	add	sp, sp, #0x70
  404a40:	ret
  404a44:	nop
  404a48:	stp	x29, x30, [sp, #-64]!
  404a4c:	mov	x29, sp
  404a50:	stp	x21, x22, [sp, #32]
  404a54:	str	x23, [sp, #48]
  404a58:	adrp	x23, 41b000 <ferror@plt+0x19a20>
  404a5c:	add	x22, x23, #0x1c8
  404a60:	stp	x19, x20, [sp, #16]
  404a64:	ldr	x21, [x23, #456]
  404a68:	ldr	w20, [x22, #8]
  404a6c:	cmp	w20, #0x1
  404a70:	b.le	404a98 <ferror@plt+0x34b8>
  404a74:	sub	w0, w20, #0x2
  404a78:	add	x20, x21, #0x28
  404a7c:	add	x19, x21, #0x18
  404a80:	add	x20, x20, w0, uxtw #4
  404a84:	nop
  404a88:	ldr	x0, [x19], #16
  404a8c:	bl	4014f0 <free@plt>
  404a90:	cmp	x19, x20
  404a94:	b.ne	404a88 <ferror@plt+0x34a8>  // b.any
  404a98:	ldr	x0, [x21, #8]
  404a9c:	adrp	x19, 41b000 <ferror@plt+0x19a20>
  404aa0:	add	x19, x19, #0x270
  404aa4:	cmp	x0, x19
  404aa8:	b.eq	404ab8 <ferror@plt+0x34d8>  // b.none
  404aac:	bl	4014f0 <free@plt>
  404ab0:	mov	x0, #0x100                 	// #256
  404ab4:	stp	x0, x19, [x22, #16]
  404ab8:	add	x19, x22, #0x10
  404abc:	cmp	x21, x19
  404ac0:	b.eq	404ad0 <ferror@plt+0x34f0>  // b.none
  404ac4:	mov	x0, x21
  404ac8:	bl	4014f0 <free@plt>
  404acc:	str	x19, [x23, #456]
  404ad0:	mov	w0, #0x1                   	// #1
  404ad4:	str	w0, [x22, #8]
  404ad8:	ldp	x19, x20, [sp, #16]
  404adc:	ldp	x21, x22, [sp, #32]
  404ae0:	ldr	x23, [sp, #48]
  404ae4:	ldp	x29, x30, [sp], #64
  404ae8:	ret
  404aec:	nop
  404af0:	sub	sp, sp, #0x70
  404af4:	stp	x29, x30, [sp, #16]
  404af8:	add	x29, sp, #0x10
  404afc:	stp	x21, x22, [sp, #48]
  404b00:	adrp	x22, 41b000 <ferror@plt+0x19a20>
  404b04:	stp	x19, x20, [sp, #32]
  404b08:	mov	w19, w0
  404b0c:	stp	x23, x24, [sp, #64]
  404b10:	mov	x24, x1
  404b14:	stp	x25, x26, [sp, #80]
  404b18:	stp	x27, x28, [sp, #96]
  404b1c:	bl	4015a0 <__errno_location@plt>
  404b20:	ldr	w25, [x0]
  404b24:	ldr	x20, [x22, #456]
  404b28:	tbnz	w19, #31, 404c70 <ferror@plt+0x3690>
  404b2c:	add	x21, x22, #0x1c8
  404b30:	mov	x23, x0
  404b34:	ldr	w0, [x21, #8]
  404b38:	cmp	w19, w0
  404b3c:	b.lt	404b8c <ferror@plt+0x35ac>  // b.tstop
  404b40:	mov	w0, #0x7fffffff            	// #2147483647
  404b44:	cmp	w19, w0
  404b48:	b.eq	404c6c <ferror@plt+0x368c>  // b.none
  404b4c:	add	w26, w19, #0x1
  404b50:	add	x0, x21, #0x10
  404b54:	cmp	x20, x0
  404b58:	sbfiz	x1, x26, #4, #32
  404b5c:	b.eq	404c50 <ferror@plt+0x3670>  // b.none
  404b60:	mov	x0, x20
  404b64:	bl	407538 <ferror@plt+0x5f58>
  404b68:	mov	x20, x0
  404b6c:	str	x0, [x22, #456]
  404b70:	ldr	w0, [x21, #8]
  404b74:	mov	w1, #0x0                   	// #0
  404b78:	sub	w2, w26, w0
  404b7c:	add	x0, x20, w0, sxtw #4
  404b80:	sbfiz	x2, x2, #4, #32
  404b84:	bl	4013c0 <memset@plt>
  404b88:	str	w26, [x21, #8]
  404b8c:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  404b90:	add	x21, x21, #0x270
  404b94:	sbfiz	x19, x19, #4, #32
  404b98:	add	x6, x21, #0x108
  404b9c:	add	x26, x20, x19
  404ba0:	mov	x2, x24
  404ba4:	ldp	x7, x0, [x21, #296]
  404ba8:	mov	x3, #0xffffffffffffffff    	// #-1
  404bac:	ldr	w4, [x21, #256]
  404bb0:	ldr	w28, [x21, #260]
  404bb4:	ldr	x22, [x20, x19]
  404bb8:	orr	w28, w28, #0x1
  404bbc:	ldr	x27, [x26, #8]
  404bc0:	str	x0, [sp]
  404bc4:	mov	x1, x22
  404bc8:	mov	w5, w28
  404bcc:	mov	x0, x27
  404bd0:	bl	403378 <ferror@plt+0x1d98>
  404bd4:	cmp	x22, x0
  404bd8:	b.hi	404c28 <ferror@plt+0x3648>  // b.pmore
  404bdc:	add	x22, x0, #0x1
  404be0:	str	x22, [x20, x19]
  404be4:	cmp	x27, x21
  404be8:	b.eq	404bf4 <ferror@plt+0x3614>  // b.none
  404bec:	mov	x0, x27
  404bf0:	bl	4014f0 <free@plt>
  404bf4:	mov	x0, x22
  404bf8:	bl	407508 <ferror@plt+0x5f28>
  404bfc:	ldp	x7, x1, [x21, #296]
  404c00:	str	x0, [x26, #8]
  404c04:	ldr	w4, [x21, #256]
  404c08:	mov	x27, x0
  404c0c:	str	x1, [sp]
  404c10:	mov	w5, w28
  404c14:	mov	x2, x24
  404c18:	add	x6, x21, #0x108
  404c1c:	mov	x1, x22
  404c20:	mov	x3, #0xffffffffffffffff    	// #-1
  404c24:	bl	403378 <ferror@plt+0x1d98>
  404c28:	mov	x0, x27
  404c2c:	ldp	x29, x30, [sp, #16]
  404c30:	ldp	x19, x20, [sp, #32]
  404c34:	ldp	x21, x22, [sp, #48]
  404c38:	ldp	x27, x28, [sp, #96]
  404c3c:	str	w25, [x23]
  404c40:	ldp	x23, x24, [sp, #64]
  404c44:	ldp	x25, x26, [sp, #80]
  404c48:	add	sp, sp, #0x70
  404c4c:	ret
  404c50:	mov	x0, #0x0                   	// #0
  404c54:	bl	407538 <ferror@plt+0x5f58>
  404c58:	mov	x20, x0
  404c5c:	str	x0, [x22, #456]
  404c60:	ldp	x0, x1, [x21, #16]
  404c64:	stp	x0, x1, [x20]
  404c68:	b	404b70 <ferror@plt+0x3590>
  404c6c:	bl	4076d0 <ferror@plt+0x60f0>
  404c70:	bl	401430 <abort@plt>
  404c74:	nop
  404c78:	sub	sp, sp, #0x80
  404c7c:	stp	x29, x30, [sp, #16]
  404c80:	add	x29, sp, #0x10
  404c84:	stp	x19, x20, [sp, #32]
  404c88:	mov	w19, w0
  404c8c:	stp	x21, x22, [sp, #48]
  404c90:	stp	x23, x24, [sp, #64]
  404c94:	mov	x23, x1
  404c98:	mov	x24, x2
  404c9c:	stp	x25, x26, [sp, #80]
  404ca0:	adrp	x26, 41b000 <ferror@plt+0x19a20>
  404ca4:	stp	x27, x28, [sp, #96]
  404ca8:	bl	4015a0 <__errno_location@plt>
  404cac:	mov	x22, x0
  404cb0:	ldr	w0, [x0]
  404cb4:	str	w0, [sp, #124]
  404cb8:	ldr	x20, [x26, #456]
  404cbc:	tbnz	w19, #31, 404e04 <ferror@plt+0x3824>
  404cc0:	add	x21, x26, #0x1c8
  404cc4:	ldr	w0, [x21, #8]
  404cc8:	cmp	w19, w0
  404ccc:	b.lt	404d1c <ferror@plt+0x373c>  // b.tstop
  404cd0:	mov	w0, #0x7fffffff            	// #2147483647
  404cd4:	cmp	w19, w0
  404cd8:	b.eq	404e00 <ferror@plt+0x3820>  // b.none
  404cdc:	add	w27, w19, #0x1
  404ce0:	add	x0, x21, #0x10
  404ce4:	cmp	x20, x0
  404ce8:	sbfiz	x1, x27, #4, #32
  404cec:	b.eq	404de4 <ferror@plt+0x3804>  // b.none
  404cf0:	mov	x0, x20
  404cf4:	bl	407538 <ferror@plt+0x5f58>
  404cf8:	mov	x20, x0
  404cfc:	str	x0, [x26, #456]
  404d00:	ldr	w0, [x21, #8]
  404d04:	mov	w1, #0x0                   	// #0
  404d08:	sub	w2, w27, w0
  404d0c:	add	x0, x20, w0, sxtw #4
  404d10:	sbfiz	x2, x2, #4, #32
  404d14:	bl	4013c0 <memset@plt>
  404d18:	str	w27, [x21, #8]
  404d1c:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  404d20:	add	x21, x21, #0x270
  404d24:	sbfiz	x19, x19, #4, #32
  404d28:	add	x6, x21, #0x108
  404d2c:	add	x26, x20, x19
  404d30:	mov	x3, x24
  404d34:	ldp	x7, x0, [x21, #296]
  404d38:	mov	x2, x23
  404d3c:	ldr	w4, [x21, #256]
  404d40:	ldr	w5, [x21, #260]
  404d44:	ldr	x27, [x20, x19]
  404d48:	orr	w25, w5, #0x1
  404d4c:	ldr	x28, [x26, #8]
  404d50:	str	x0, [sp]
  404d54:	mov	x1, x27
  404d58:	mov	w5, w25
  404d5c:	mov	x0, x28
  404d60:	bl	403378 <ferror@plt+0x1d98>
  404d64:	cmp	x27, x0
  404d68:	b.hi	404db8 <ferror@plt+0x37d8>  // b.pmore
  404d6c:	add	x27, x0, #0x1
  404d70:	str	x27, [x20, x19]
  404d74:	cmp	x28, x21
  404d78:	b.eq	404d84 <ferror@plt+0x37a4>  // b.none
  404d7c:	mov	x0, x28
  404d80:	bl	4014f0 <free@plt>
  404d84:	mov	x0, x27
  404d88:	bl	407508 <ferror@plt+0x5f28>
  404d8c:	ldp	x7, x1, [x21, #296]
  404d90:	str	x0, [x26, #8]
  404d94:	ldr	w4, [x21, #256]
  404d98:	mov	x28, x0
  404d9c:	str	x1, [sp]
  404da0:	mov	w5, w25
  404da4:	mov	x3, x24
  404da8:	mov	x2, x23
  404dac:	add	x6, x21, #0x108
  404db0:	mov	x1, x27
  404db4:	bl	403378 <ferror@plt+0x1d98>
  404db8:	ldr	w0, [sp, #124]
  404dbc:	ldp	x29, x30, [sp, #16]
  404dc0:	ldp	x19, x20, [sp, #32]
  404dc4:	ldp	x23, x24, [sp, #64]
  404dc8:	ldp	x25, x26, [sp, #80]
  404dcc:	str	w0, [x22]
  404dd0:	mov	x0, x28
  404dd4:	ldp	x21, x22, [sp, #48]
  404dd8:	ldp	x27, x28, [sp, #96]
  404ddc:	add	sp, sp, #0x80
  404de0:	ret
  404de4:	mov	x0, #0x0                   	// #0
  404de8:	bl	407538 <ferror@plt+0x5f58>
  404dec:	mov	x20, x0
  404df0:	str	x0, [x26, #456]
  404df4:	ldp	x0, x1, [x21, #16]
  404df8:	stp	x0, x1, [x20]
  404dfc:	b	404d00 <ferror@plt+0x3720>
  404e00:	bl	4076d0 <ferror@plt+0x60f0>
  404e04:	bl	401430 <abort@plt>
  404e08:	sub	sp, sp, #0x60
  404e0c:	stp	x29, x30, [sp, #16]
  404e10:	add	x29, sp, #0x10
  404e14:	stp	x19, x20, [sp, #32]
  404e18:	stp	x21, x22, [sp, #48]
  404e1c:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  404e20:	add	x20, x21, #0x1c8
  404e24:	stp	x23, x24, [sp, #64]
  404e28:	mov	x24, x0
  404e2c:	stp	x25, x26, [sp, #80]
  404e30:	bl	4015a0 <__errno_location@plt>
  404e34:	mov	x23, x0
  404e38:	ldr	w0, [x20, #8]
  404e3c:	ldr	x19, [x21, #456]
  404e40:	cmp	w0, #0x0
  404e44:	ldr	w25, [x23]
  404e48:	b.gt	404e8c <ferror@plt+0x38ac>
  404e4c:	add	x0, x20, #0x10
  404e50:	cmp	x19, x0
  404e54:	b.eq	404f40 <ferror@plt+0x3960>  // b.none
  404e58:	mov	x0, x19
  404e5c:	mov	x1, #0x10                  	// #16
  404e60:	bl	407538 <ferror@plt+0x5f58>
  404e64:	mov	x19, x0
  404e68:	str	x0, [x21, #456]
  404e6c:	ldr	w0, [x20, #8]
  404e70:	mov	w21, #0x1                   	// #1
  404e74:	mov	w1, #0x0                   	// #0
  404e78:	sub	w2, w21, w0
  404e7c:	add	x0, x19, w0, sxtw #4
  404e80:	sbfiz	x2, x2, #4, #32
  404e84:	bl	4013c0 <memset@plt>
  404e88:	str	w21, [x20, #8]
  404e8c:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  404e90:	add	x20, x20, #0x270
  404e94:	ldp	x21, x22, [x19]
  404e98:	add	x6, x20, #0x108
  404e9c:	ldp	x7, x0, [x20, #296]
  404ea0:	mov	x2, x24
  404ea4:	ldr	w4, [x20, #256]
  404ea8:	mov	x3, #0xffffffffffffffff    	// #-1
  404eac:	ldr	w26, [x20, #260]
  404eb0:	str	x0, [sp]
  404eb4:	mov	x1, x21
  404eb8:	orr	w26, w26, #0x1
  404ebc:	mov	x0, x22
  404ec0:	mov	w5, w26
  404ec4:	bl	403378 <ferror@plt+0x1d98>
  404ec8:	cmp	x21, x0
  404ecc:	b.hi	404f1c <ferror@plt+0x393c>  // b.pmore
  404ed0:	add	x21, x0, #0x1
  404ed4:	str	x21, [x19]
  404ed8:	cmp	x22, x20
  404edc:	b.eq	404ee8 <ferror@plt+0x3908>  // b.none
  404ee0:	mov	x0, x22
  404ee4:	bl	4014f0 <free@plt>
  404ee8:	mov	x0, x21
  404eec:	bl	407508 <ferror@plt+0x5f28>
  404ef0:	ldp	x7, x1, [x20, #296]
  404ef4:	str	x0, [x19, #8]
  404ef8:	ldr	w4, [x20, #256]
  404efc:	mov	x22, x0
  404f00:	str	x1, [sp]
  404f04:	mov	w5, w26
  404f08:	mov	x2, x24
  404f0c:	add	x6, x20, #0x108
  404f10:	mov	x1, x21
  404f14:	mov	x3, #0xffffffffffffffff    	// #-1
  404f18:	bl	403378 <ferror@plt+0x1d98>
  404f1c:	mov	x0, x22
  404f20:	ldp	x29, x30, [sp, #16]
  404f24:	ldp	x19, x20, [sp, #32]
  404f28:	ldp	x21, x22, [sp, #48]
  404f2c:	str	w25, [x23]
  404f30:	ldp	x23, x24, [sp, #64]
  404f34:	ldp	x25, x26, [sp, #80]
  404f38:	add	sp, sp, #0x60
  404f3c:	ret
  404f40:	mov	x1, #0x10                  	// #16
  404f44:	mov	x0, #0x0                   	// #0
  404f48:	bl	407538 <ferror@plt+0x5f58>
  404f4c:	mov	x19, x0
  404f50:	str	x0, [x21, #456]
  404f54:	ldp	x0, x1, [x20, #16]
  404f58:	stp	x0, x1, [x19]
  404f5c:	b	404e6c <ferror@plt+0x388c>
  404f60:	sub	sp, sp, #0x70
  404f64:	stp	x29, x30, [sp, #16]
  404f68:	add	x29, sp, #0x10
  404f6c:	stp	x19, x20, [sp, #32]
  404f70:	stp	x21, x22, [sp, #48]
  404f74:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  404f78:	add	x20, x21, #0x1c8
  404f7c:	stp	x23, x24, [sp, #64]
  404f80:	mov	x23, x0
  404f84:	mov	x24, x1
  404f88:	stp	x25, x26, [sp, #80]
  404f8c:	str	x27, [sp, #96]
  404f90:	bl	4015a0 <__errno_location@plt>
  404f94:	mov	x22, x0
  404f98:	ldr	w0, [x20, #8]
  404f9c:	ldr	x19, [x21, #456]
  404fa0:	cmp	w0, #0x0
  404fa4:	ldr	w25, [x22]
  404fa8:	b.gt	404fec <ferror@plt+0x3a0c>
  404fac:	add	x0, x20, #0x10
  404fb0:	cmp	x19, x0
  404fb4:	b.eq	4050a4 <ferror@plt+0x3ac4>  // b.none
  404fb8:	mov	x0, x19
  404fbc:	mov	x1, #0x10                  	// #16
  404fc0:	bl	407538 <ferror@plt+0x5f58>
  404fc4:	mov	x19, x0
  404fc8:	str	x0, [x21, #456]
  404fcc:	ldr	w0, [x20, #8]
  404fd0:	mov	w21, #0x1                   	// #1
  404fd4:	mov	w1, #0x0                   	// #0
  404fd8:	sub	w2, w21, w0
  404fdc:	add	x0, x19, w0, sxtw #4
  404fe0:	sbfiz	x2, x2, #4, #32
  404fe4:	bl	4013c0 <memset@plt>
  404fe8:	str	w21, [x20, #8]
  404fec:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  404ff0:	add	x20, x20, #0x270
  404ff4:	ldp	x21, x26, [x19]
  404ff8:	add	x6, x20, #0x108
  404ffc:	ldp	x7, x0, [x20, #296]
  405000:	mov	x3, x24
  405004:	ldr	w4, [x20, #256]
  405008:	mov	x2, x23
  40500c:	ldr	w27, [x20, #260]
  405010:	str	x0, [sp]
  405014:	mov	x1, x21
  405018:	orr	w27, w27, #0x1
  40501c:	mov	x0, x26
  405020:	mov	w5, w27
  405024:	bl	403378 <ferror@plt+0x1d98>
  405028:	cmp	x21, x0
  40502c:	b.hi	40507c <ferror@plt+0x3a9c>  // b.pmore
  405030:	add	x21, x0, #0x1
  405034:	str	x21, [x19]
  405038:	cmp	x26, x20
  40503c:	b.eq	405048 <ferror@plt+0x3a68>  // b.none
  405040:	mov	x0, x26
  405044:	bl	4014f0 <free@plt>
  405048:	mov	x0, x21
  40504c:	bl	407508 <ferror@plt+0x5f28>
  405050:	ldp	x7, x1, [x20, #296]
  405054:	str	x0, [x19, #8]
  405058:	ldr	w4, [x20, #256]
  40505c:	mov	x26, x0
  405060:	str	x1, [sp]
  405064:	mov	w5, w27
  405068:	mov	x3, x24
  40506c:	mov	x2, x23
  405070:	add	x6, x20, #0x108
  405074:	mov	x1, x21
  405078:	bl	403378 <ferror@plt+0x1d98>
  40507c:	mov	x0, x26
  405080:	ldp	x29, x30, [sp, #16]
  405084:	ldp	x19, x20, [sp, #32]
  405088:	ldp	x23, x24, [sp, #64]
  40508c:	ldr	x27, [sp, #96]
  405090:	str	w25, [x22]
  405094:	ldp	x21, x22, [sp, #48]
  405098:	ldp	x25, x26, [sp, #80]
  40509c:	add	sp, sp, #0x70
  4050a0:	ret
  4050a4:	mov	x1, #0x10                  	// #16
  4050a8:	mov	x0, #0x0                   	// #0
  4050ac:	bl	407538 <ferror@plt+0x5f58>
  4050b0:	mov	x19, x0
  4050b4:	str	x0, [x21, #456]
  4050b8:	ldp	x0, x1, [x20, #16]
  4050bc:	stp	x0, x1, [x19]
  4050c0:	b	404fcc <ferror@plt+0x39ec>
  4050c4:	nop
  4050c8:	stp	x29, x30, [sp, #-128]!
  4050cc:	cmp	w1, #0xa
  4050d0:	mov	x29, sp
  4050d4:	stp	xzr, xzr, [sp, #72]
  4050d8:	b.eq	405110 <ferror@plt+0x3b30>  // b.none
  4050dc:	mov	w3, w1
  4050e0:	str	w3, [sp, #72]
  4050e4:	mov	x1, x2
  4050e8:	add	x3, sp, #0x10
  4050ec:	ldp	x4, x5, [sp, #72]
  4050f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4050f4:	stp	x4, x5, [sp, #16]
  4050f8:	stp	xzr, xzr, [sp, #32]
  4050fc:	stp	xzr, xzr, [sp, #48]
  405100:	str	xzr, [sp, #64]
  405104:	bl	404518 <ferror@plt+0x2f38>
  405108:	ldp	x29, x30, [sp], #128
  40510c:	ret
  405110:	bl	401430 <abort@plt>
  405114:	nop
  405118:	stp	x29, x30, [sp, #-128]!
  40511c:	cmp	w1, #0xa
  405120:	mov	x29, sp
  405124:	stp	xzr, xzr, [sp, #72]
  405128:	b.eq	405160 <ferror@plt+0x3b80>  // b.none
  40512c:	mov	w4, w1
  405130:	str	w4, [sp, #72]
  405134:	mov	x1, x2
  405138:	mov	x2, x3
  40513c:	ldp	x4, x5, [sp, #72]
  405140:	add	x3, sp, #0x10
  405144:	stp	x4, x5, [sp, #16]
  405148:	stp	xzr, xzr, [sp, #32]
  40514c:	stp	xzr, xzr, [sp, #48]
  405150:	str	xzr, [sp, #64]
  405154:	bl	404518 <ferror@plt+0x2f38>
  405158:	ldp	x29, x30, [sp], #128
  40515c:	ret
  405160:	bl	401430 <abort@plt>
  405164:	nop
  405168:	sub	sp, sp, #0xd0
  40516c:	cmp	w0, #0xa
  405170:	stp	x29, x30, [sp, #16]
  405174:	add	x29, sp, #0x10
  405178:	stp	x19, x20, [sp, #32]
  40517c:	stp	x21, x22, [sp, #48]
  405180:	stp	x23, x24, [sp, #64]
  405184:	str	x25, [sp, #80]
  405188:	stp	xzr, xzr, [sp, #152]
  40518c:	stp	xzr, xzr, [sp, #168]
  405190:	stp	xzr, xzr, [sp, #184]
  405194:	str	xzr, [sp, #200]
  405198:	b.eq	4052ec <ferror@plt+0x3d0c>  // b.none
  40519c:	str	w0, [sp, #152]
  4051a0:	mov	x23, x1
  4051a4:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  4051a8:	add	x20, x21, #0x1c8
  4051ac:	ldp	x0, x1, [sp, #152]
  4051b0:	stp	x0, x1, [sp, #96]
  4051b4:	stp	xzr, xzr, [sp, #112]
  4051b8:	stp	xzr, xzr, [sp, #128]
  4051bc:	str	xzr, [sp, #144]
  4051c0:	bl	4015a0 <__errno_location@plt>
  4051c4:	ldr	w1, [x20, #8]
  4051c8:	mov	x22, x0
  4051cc:	ldr	x19, [x21, #456]
  4051d0:	cmp	w1, #0x0
  4051d4:	ldr	w25, [x0]
  4051d8:	b.gt	40521c <ferror@plt+0x3c3c>
  4051dc:	add	x0, x20, #0x10
  4051e0:	cmp	x19, x0
  4051e4:	b.eq	4052cc <ferror@plt+0x3cec>  // b.none
  4051e8:	mov	x0, x19
  4051ec:	mov	x1, #0x10                  	// #16
  4051f0:	bl	407538 <ferror@plt+0x5f58>
  4051f4:	mov	x19, x0
  4051f8:	str	x0, [x21, #456]
  4051fc:	ldr	w0, [x20, #8]
  405200:	mov	w21, #0x1                   	// #1
  405204:	mov	w1, #0x0                   	// #0
  405208:	sub	w2, w21, w0
  40520c:	add	x0, x19, w0, sxtw #4
  405210:	sbfiz	x2, x2, #4, #32
  405214:	bl	4013c0 <memset@plt>
  405218:	str	w21, [x20, #8]
  40521c:	ldp	x20, x21, [x19]
  405220:	add	x6, sp, #0x68
  405224:	ldp	x7, x0, [sp, #136]
  405228:	str	x0, [sp]
  40522c:	ldp	w4, w24, [sp, #96]
  405230:	mov	x2, x23
  405234:	mov	x1, x20
  405238:	mov	x0, x21
  40523c:	orr	w24, w24, #0x1
  405240:	mov	x3, #0xffffffffffffffff    	// #-1
  405244:	mov	w5, w24
  405248:	bl	403378 <ferror@plt+0x1d98>
  40524c:	cmp	x20, x0
  405250:	b.hi	4052a8 <ferror@plt+0x3cc8>  // b.pmore
  405254:	add	x20, x0, #0x1
  405258:	str	x20, [x19]
  40525c:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  405260:	add	x0, x0, #0x270
  405264:	cmp	x21, x0
  405268:	b.eq	405274 <ferror@plt+0x3c94>  // b.none
  40526c:	mov	x0, x21
  405270:	bl	4014f0 <free@plt>
  405274:	mov	x0, x20
  405278:	bl	407508 <ferror@plt+0x5f28>
  40527c:	ldp	x7, x1, [sp, #136]
  405280:	str	x0, [x19, #8]
  405284:	ldr	w4, [sp, #96]
  405288:	mov	x21, x0
  40528c:	str	x1, [sp]
  405290:	add	x6, sp, #0x68
  405294:	mov	w5, w24
  405298:	mov	x2, x23
  40529c:	mov	x1, x20
  4052a0:	mov	x3, #0xffffffffffffffff    	// #-1
  4052a4:	bl	403378 <ferror@plt+0x1d98>
  4052a8:	ldp	x29, x30, [sp, #16]
  4052ac:	mov	x0, x21
  4052b0:	ldp	x19, x20, [sp, #32]
  4052b4:	ldp	x23, x24, [sp, #64]
  4052b8:	str	w25, [x22]
  4052bc:	ldp	x21, x22, [sp, #48]
  4052c0:	ldr	x25, [sp, #80]
  4052c4:	add	sp, sp, #0xd0
  4052c8:	ret
  4052cc:	mov	x1, #0x10                  	// #16
  4052d0:	mov	x0, #0x0                   	// #0
  4052d4:	bl	407538 <ferror@plt+0x5f58>
  4052d8:	mov	x19, x0
  4052dc:	str	x0, [x21, #456]
  4052e0:	ldp	x0, x1, [x20, #16]
  4052e4:	stp	x0, x1, [x19]
  4052e8:	b	4051fc <ferror@plt+0x3c1c>
  4052ec:	bl	401430 <abort@plt>
  4052f0:	sub	sp, sp, #0xd0
  4052f4:	cmp	w0, #0xa
  4052f8:	stp	x29, x30, [sp, #16]
  4052fc:	add	x29, sp, #0x10
  405300:	stp	x19, x20, [sp, #32]
  405304:	stp	x21, x22, [sp, #48]
  405308:	stp	x23, x24, [sp, #64]
  40530c:	stp	x25, x26, [sp, #80]
  405310:	stp	xzr, xzr, [sp, #152]
  405314:	stp	xzr, xzr, [sp, #168]
  405318:	stp	xzr, xzr, [sp, #184]
  40531c:	str	xzr, [sp, #200]
  405320:	b.eq	405478 <ferror@plt+0x3e98>  // b.none
  405324:	str	w0, [sp, #152]
  405328:	mov	x23, x1
  40532c:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  405330:	add	x20, x21, #0x1c8
  405334:	ldp	x0, x1, [sp, #152]
  405338:	mov	x24, x2
  40533c:	stp	x0, x1, [sp, #96]
  405340:	stp	xzr, xzr, [sp, #112]
  405344:	stp	xzr, xzr, [sp, #128]
  405348:	str	xzr, [sp, #144]
  40534c:	bl	4015a0 <__errno_location@plt>
  405350:	ldr	w1, [x20, #8]
  405354:	mov	x22, x0
  405358:	ldr	x19, [x21, #456]
  40535c:	cmp	w1, #0x0
  405360:	ldr	w25, [x0]
  405364:	b.gt	4053a8 <ferror@plt+0x3dc8>
  405368:	add	x0, x20, #0x10
  40536c:	cmp	x19, x0
  405370:	b.eq	405458 <ferror@plt+0x3e78>  // b.none
  405374:	mov	x0, x19
  405378:	mov	x1, #0x10                  	// #16
  40537c:	bl	407538 <ferror@plt+0x5f58>
  405380:	mov	x19, x0
  405384:	str	x0, [x21, #456]
  405388:	ldr	w0, [x20, #8]
  40538c:	mov	w21, #0x1                   	// #1
  405390:	mov	w1, #0x0                   	// #0
  405394:	sub	w2, w21, w0
  405398:	add	x0, x19, w0, sxtw #4
  40539c:	sbfiz	x2, x2, #4, #32
  4053a0:	bl	4013c0 <memset@plt>
  4053a4:	str	w21, [x20, #8]
  4053a8:	ldp	x20, x21, [x19]
  4053ac:	add	x6, sp, #0x68
  4053b0:	ldp	x7, x0, [sp, #136]
  4053b4:	str	x0, [sp]
  4053b8:	ldp	w4, w26, [sp, #96]
  4053bc:	mov	x3, x24
  4053c0:	mov	x2, x23
  4053c4:	mov	x1, x20
  4053c8:	orr	w26, w26, #0x1
  4053cc:	mov	x0, x21
  4053d0:	mov	w5, w26
  4053d4:	bl	403378 <ferror@plt+0x1d98>
  4053d8:	cmp	x20, x0
  4053dc:	b.hi	405434 <ferror@plt+0x3e54>  // b.pmore
  4053e0:	add	x20, x0, #0x1
  4053e4:	str	x20, [x19]
  4053e8:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4053ec:	add	x0, x0, #0x270
  4053f0:	cmp	x21, x0
  4053f4:	b.eq	405400 <ferror@plt+0x3e20>  // b.none
  4053f8:	mov	x0, x21
  4053fc:	bl	4014f0 <free@plt>
  405400:	mov	x0, x20
  405404:	bl	407508 <ferror@plt+0x5f28>
  405408:	ldp	x7, x1, [sp, #136]
  40540c:	str	x0, [x19, #8]
  405410:	ldr	w4, [sp, #96]
  405414:	mov	x21, x0
  405418:	str	x1, [sp]
  40541c:	add	x6, sp, #0x68
  405420:	mov	w5, w26
  405424:	mov	x3, x24
  405428:	mov	x2, x23
  40542c:	mov	x1, x20
  405430:	bl	403378 <ferror@plt+0x1d98>
  405434:	ldp	x29, x30, [sp, #16]
  405438:	mov	x0, x21
  40543c:	ldp	x19, x20, [sp, #32]
  405440:	ldp	x23, x24, [sp, #64]
  405444:	str	w25, [x22]
  405448:	ldp	x21, x22, [sp, #48]
  40544c:	ldp	x25, x26, [sp, #80]
  405450:	add	sp, sp, #0xd0
  405454:	ret
  405458:	mov	x1, #0x10                  	// #16
  40545c:	mov	x0, #0x0                   	// #0
  405460:	bl	407538 <ferror@plt+0x5f58>
  405464:	mov	x19, x0
  405468:	str	x0, [x21, #456]
  40546c:	ldp	x0, x1, [x20, #16]
  405470:	stp	x0, x1, [x19]
  405474:	b	405388 <ferror@plt+0x3da8>
  405478:	bl	401430 <abort@plt>
  40547c:	nop
  405480:	sub	sp, sp, #0xb0
  405484:	ubfx	x6, x2, #5, #3
  405488:	add	x5, sp, #0x80
  40548c:	and	w2, w2, #0x1f
  405490:	stp	x29, x30, [sp, #16]
  405494:	add	x29, sp, #0x10
  405498:	stp	x19, x20, [sp, #32]
  40549c:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  4054a0:	add	x20, x20, #0x270
  4054a4:	stp	x21, x22, [sp, #48]
  4054a8:	mov	x22, x1
  4054ac:	mov	x21, x0
  4054b0:	ldp	x8, x9, [x20, #256]
  4054b4:	stp	x8, x9, [sp, #120]
  4054b8:	ldp	x8, x9, [x20, #272]
  4054bc:	stp	x8, x9, [sp, #136]
  4054c0:	ldp	x8, x9, [x20, #288]
  4054c4:	stp	x8, x9, [sp, #152]
  4054c8:	ldr	x3, [x20, #304]
  4054cc:	str	x3, [sp, #168]
  4054d0:	stp	x23, x24, [sp, #64]
  4054d4:	adrp	x24, 41b000 <ferror@plt+0x19a20>
  4054d8:	ldr	w4, [x5, x6, lsl #2]
  4054dc:	stp	x25, x26, [sp, #80]
  4054e0:	add	x23, x24, #0x1c8
  4054e4:	lsr	w3, w4, w2
  4054e8:	mvn	w3, w3
  4054ec:	and	w3, w3, #0x1
  4054f0:	str	x27, [sp, #96]
  4054f4:	lsl	w3, w3, w2
  4054f8:	eor	w3, w3, w4
  4054fc:	str	w3, [x5, x6, lsl #2]
  405500:	bl	4015a0 <__errno_location@plt>
  405504:	ldr	w26, [x0]
  405508:	ldr	w1, [x23, #8]
  40550c:	mov	x25, x0
  405510:	ldr	x19, [x24, #456]
  405514:	cmp	w1, #0x0
  405518:	b.gt	40555c <ferror@plt+0x3f7c>
  40551c:	add	x0, x23, #0x10
  405520:	cmp	x19, x0
  405524:	b.eq	405608 <ferror@plt+0x4028>  // b.none
  405528:	mov	x0, x19
  40552c:	mov	x1, #0x10                  	// #16
  405530:	bl	407538 <ferror@plt+0x5f58>
  405534:	mov	x19, x0
  405538:	str	x0, [x24, #456]
  40553c:	ldr	w0, [x23, #8]
  405540:	mov	w24, #0x1                   	// #1
  405544:	mov	w1, #0x0                   	// #0
  405548:	sub	w2, w24, w0
  40554c:	add	x0, x19, w0, sxtw #4
  405550:	sbfiz	x2, x2, #4, #32
  405554:	bl	4013c0 <memset@plt>
  405558:	str	w24, [x23, #8]
  40555c:	ldp	x23, x24, [x19]
  405560:	add	x6, sp, #0x80
  405564:	ldp	x7, x0, [sp, #160]
  405568:	str	x0, [sp]
  40556c:	ldp	w4, w27, [sp, #120]
  405570:	mov	x3, x22
  405574:	mov	x2, x21
  405578:	mov	x1, x23
  40557c:	orr	w27, w27, #0x1
  405580:	mov	x0, x24
  405584:	mov	w5, w27
  405588:	bl	403378 <ferror@plt+0x1d98>
  40558c:	cmp	x23, x0
  405590:	b.hi	4055e0 <ferror@plt+0x4000>  // b.pmore
  405594:	add	x23, x0, #0x1
  405598:	str	x23, [x19]
  40559c:	cmp	x24, x20
  4055a0:	b.eq	4055ac <ferror@plt+0x3fcc>  // b.none
  4055a4:	mov	x0, x24
  4055a8:	bl	4014f0 <free@plt>
  4055ac:	mov	x0, x23
  4055b0:	bl	407508 <ferror@plt+0x5f28>
  4055b4:	ldp	x7, x1, [sp, #160]
  4055b8:	str	x0, [x19, #8]
  4055bc:	ldr	w4, [sp, #120]
  4055c0:	mov	x24, x0
  4055c4:	str	x1, [sp]
  4055c8:	add	x6, sp, #0x80
  4055cc:	mov	w5, w27
  4055d0:	mov	x3, x22
  4055d4:	mov	x2, x21
  4055d8:	mov	x1, x23
  4055dc:	bl	403378 <ferror@plt+0x1d98>
  4055e0:	mov	x0, x24
  4055e4:	ldp	x29, x30, [sp, #16]
  4055e8:	ldp	x19, x20, [sp, #32]
  4055ec:	ldp	x21, x22, [sp, #48]
  4055f0:	ldp	x23, x24, [sp, #64]
  4055f4:	ldr	x27, [sp, #96]
  4055f8:	str	w26, [x25]
  4055fc:	ldp	x25, x26, [sp, #80]
  405600:	add	sp, sp, #0xb0
  405604:	ret
  405608:	mov	x1, #0x10                  	// #16
  40560c:	mov	x0, #0x0                   	// #0
  405610:	bl	407538 <ferror@plt+0x5f58>
  405614:	mov	x19, x0
  405618:	str	x0, [x24, #456]
  40561c:	ldp	x0, x1, [x23, #16]
  405620:	stp	x0, x1, [x19]
  405624:	b	40553c <ferror@plt+0x3f5c>
  405628:	sub	sp, sp, #0xa0
  40562c:	ubfx	x5, x1, #5, #3
  405630:	add	x4, sp, #0x70
  405634:	and	w1, w1, #0x1f
  405638:	stp	x29, x30, [sp, #16]
  40563c:	add	x29, sp, #0x10
  405640:	stp	x21, x22, [sp, #48]
  405644:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  405648:	add	x21, x21, #0x270
  40564c:	mov	x22, x0
  405650:	stp	x19, x20, [sp, #32]
  405654:	ldp	x6, x7, [x21, #256]
  405658:	stp	x6, x7, [sp, #104]
  40565c:	ldp	x6, x7, [x21, #272]
  405660:	stp	x6, x7, [sp, #120]
  405664:	ldp	x6, x7, [x21, #288]
  405668:	stp	x6, x7, [sp, #136]
  40566c:	ldr	x2, [x21, #304]
  405670:	str	x2, [sp, #152]
  405674:	stp	x23, x24, [sp, #64]
  405678:	adrp	x23, 41b000 <ferror@plt+0x19a20>
  40567c:	ldr	w0, [x4, x5, lsl #2]
  405680:	stp	x25, x26, [sp, #80]
  405684:	add	x20, x23, #0x1c8
  405688:	lsr	w2, w0, w1
  40568c:	mvn	w2, w2
  405690:	and	w2, w2, #0x1
  405694:	lsl	w2, w2, w1
  405698:	eor	w2, w2, w0
  40569c:	str	w2, [x4, x5, lsl #2]
  4056a0:	bl	4015a0 <__errno_location@plt>
  4056a4:	ldr	w25, [x0]
  4056a8:	ldr	w1, [x20, #8]
  4056ac:	mov	x24, x0
  4056b0:	ldr	x19, [x23, #456]
  4056b4:	cmp	w1, #0x0
  4056b8:	b.gt	4056fc <ferror@plt+0x411c>
  4056bc:	add	x0, x20, #0x10
  4056c0:	cmp	x19, x0
  4056c4:	b.eq	4057a4 <ferror@plt+0x41c4>  // b.none
  4056c8:	mov	x0, x19
  4056cc:	mov	x1, #0x10                  	// #16
  4056d0:	bl	407538 <ferror@plt+0x5f58>
  4056d4:	mov	x19, x0
  4056d8:	str	x0, [x23, #456]
  4056dc:	ldr	w0, [x20, #8]
  4056e0:	mov	w23, #0x1                   	// #1
  4056e4:	mov	w1, #0x0                   	// #0
  4056e8:	sub	w2, w23, w0
  4056ec:	add	x0, x19, w0, sxtw #4
  4056f0:	sbfiz	x2, x2, #4, #32
  4056f4:	bl	4013c0 <memset@plt>
  4056f8:	str	w23, [x20, #8]
  4056fc:	ldp	x20, x23, [x19]
  405700:	add	x6, sp, #0x70
  405704:	ldp	x7, x0, [sp, #144]
  405708:	str	x0, [sp]
  40570c:	ldp	w4, w26, [sp, #104]
  405710:	mov	x2, x22
  405714:	mov	x1, x20
  405718:	mov	x0, x23
  40571c:	orr	w26, w26, #0x1
  405720:	mov	x3, #0xffffffffffffffff    	// #-1
  405724:	mov	w5, w26
  405728:	bl	403378 <ferror@plt+0x1d98>
  40572c:	cmp	x20, x0
  405730:	b.hi	405780 <ferror@plt+0x41a0>  // b.pmore
  405734:	add	x20, x0, #0x1
  405738:	str	x20, [x19]
  40573c:	cmp	x23, x21
  405740:	b.eq	40574c <ferror@plt+0x416c>  // b.none
  405744:	mov	x0, x23
  405748:	bl	4014f0 <free@plt>
  40574c:	mov	x0, x20
  405750:	bl	407508 <ferror@plt+0x5f28>
  405754:	ldp	x7, x1, [sp, #144]
  405758:	str	x0, [x19, #8]
  40575c:	ldr	w4, [sp, #104]
  405760:	mov	x23, x0
  405764:	str	x1, [sp]
  405768:	add	x6, sp, #0x70
  40576c:	mov	w5, w26
  405770:	mov	x2, x22
  405774:	mov	x1, x20
  405778:	mov	x3, #0xffffffffffffffff    	// #-1
  40577c:	bl	403378 <ferror@plt+0x1d98>
  405780:	ldp	x29, x30, [sp, #16]
  405784:	mov	x0, x23
  405788:	ldp	x19, x20, [sp, #32]
  40578c:	ldp	x21, x22, [sp, #48]
  405790:	str	w25, [x24]
  405794:	ldp	x23, x24, [sp, #64]
  405798:	ldp	x25, x26, [sp, #80]
  40579c:	add	sp, sp, #0xa0
  4057a0:	ret
  4057a4:	mov	x1, #0x10                  	// #16
  4057a8:	mov	x0, #0x0                   	// #0
  4057ac:	bl	407538 <ferror@plt+0x5f58>
  4057b0:	mov	x19, x0
  4057b4:	str	x0, [x23, #456]
  4057b8:	ldp	x0, x1, [x20, #16]
  4057bc:	stp	x0, x1, [x19]
  4057c0:	b	4056dc <ferror@plt+0x40fc>
  4057c4:	nop
  4057c8:	sub	sp, sp, #0xa0
  4057cc:	stp	x29, x30, [sp, #16]
  4057d0:	add	x29, sp, #0x10
  4057d4:	stp	x23, x24, [sp, #64]
  4057d8:	adrp	x23, 41b000 <ferror@plt+0x19a20>
  4057dc:	add	x23, x23, #0x270
  4057e0:	stp	x21, x22, [sp, #48]
  4057e4:	mov	x22, x0
  4057e8:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  4057ec:	ldp	x4, x5, [x23, #256]
  4057f0:	stp	x4, x5, [sp, #104]
  4057f4:	ldr	w0, [sp, #116]
  4057f8:	ldp	x4, x5, [x23, #272]
  4057fc:	stp	x4, x5, [sp, #120]
  405800:	mvn	w1, w0, lsr #26
  405804:	ldp	x4, x5, [x23, #288]
  405808:	ubfiz	w1, w1, #26, #1
  40580c:	ldr	x2, [x23, #304]
  405810:	eor	w1, w1, w0
  405814:	stp	x19, x20, [sp, #32]
  405818:	add	x20, x21, #0x1c8
  40581c:	stp	x25, x26, [sp, #80]
  405820:	str	w1, [sp, #116]
  405824:	stp	x4, x5, [sp, #136]
  405828:	str	x2, [sp, #152]
  40582c:	bl	4015a0 <__errno_location@plt>
  405830:	ldr	w1, [x20, #8]
  405834:	mov	x24, x0
  405838:	ldr	x19, [x21, #456]
  40583c:	cmp	w1, #0x0
  405840:	ldr	w25, [x0]
  405844:	b.gt	405888 <ferror@plt+0x42a8>
  405848:	add	x0, x20, #0x10
  40584c:	cmp	x19, x0
  405850:	b.eq	405930 <ferror@plt+0x4350>  // b.none
  405854:	mov	x0, x19
  405858:	mov	x1, #0x10                  	// #16
  40585c:	bl	407538 <ferror@plt+0x5f58>
  405860:	mov	x19, x0
  405864:	str	x0, [x21, #456]
  405868:	ldr	w0, [x20, #8]
  40586c:	mov	w21, #0x1                   	// #1
  405870:	mov	w1, #0x0                   	// #0
  405874:	sub	w2, w21, w0
  405878:	add	x0, x19, w0, sxtw #4
  40587c:	sbfiz	x2, x2, #4, #32
  405880:	bl	4013c0 <memset@plt>
  405884:	str	w21, [x20, #8]
  405888:	ldp	x20, x21, [x19]
  40588c:	add	x6, sp, #0x70
  405890:	ldp	x7, x0, [sp, #144]
  405894:	str	x0, [sp]
  405898:	ldp	w4, w26, [sp, #104]
  40589c:	mov	x2, x22
  4058a0:	mov	x1, x20
  4058a4:	mov	x0, x21
  4058a8:	orr	w26, w26, #0x1
  4058ac:	mov	x3, #0xffffffffffffffff    	// #-1
  4058b0:	mov	w5, w26
  4058b4:	bl	403378 <ferror@plt+0x1d98>
  4058b8:	cmp	x20, x0
  4058bc:	b.hi	40590c <ferror@plt+0x432c>  // b.pmore
  4058c0:	add	x20, x0, #0x1
  4058c4:	str	x20, [x19]
  4058c8:	cmp	x21, x23
  4058cc:	b.eq	4058d8 <ferror@plt+0x42f8>  // b.none
  4058d0:	mov	x0, x21
  4058d4:	bl	4014f0 <free@plt>
  4058d8:	mov	x0, x20
  4058dc:	bl	407508 <ferror@plt+0x5f28>
  4058e0:	ldp	x7, x1, [sp, #144]
  4058e4:	str	x0, [x19, #8]
  4058e8:	ldr	w4, [sp, #104]
  4058ec:	mov	x21, x0
  4058f0:	str	x1, [sp]
  4058f4:	add	x6, sp, #0x70
  4058f8:	mov	w5, w26
  4058fc:	mov	x2, x22
  405900:	mov	x1, x20
  405904:	mov	x3, #0xffffffffffffffff    	// #-1
  405908:	bl	403378 <ferror@plt+0x1d98>
  40590c:	mov	x0, x21
  405910:	ldp	x29, x30, [sp, #16]
  405914:	ldp	x19, x20, [sp, #32]
  405918:	ldp	x21, x22, [sp, #48]
  40591c:	str	w25, [x24]
  405920:	ldp	x23, x24, [sp, #64]
  405924:	ldp	x25, x26, [sp, #80]
  405928:	add	sp, sp, #0xa0
  40592c:	ret
  405930:	mov	x1, #0x10                  	// #16
  405934:	mov	x0, #0x0                   	// #0
  405938:	bl	407538 <ferror@plt+0x5f58>
  40593c:	mov	x19, x0
  405940:	str	x0, [x21, #456]
  405944:	ldp	x0, x1, [x20, #16]
  405948:	stp	x0, x1, [x19]
  40594c:	b	405868 <ferror@plt+0x4288>
  405950:	sub	sp, sp, #0xb0
  405954:	stp	x29, x30, [sp, #16]
  405958:	add	x29, sp, #0x10
  40595c:	stp	x21, x22, [sp, #48]
  405960:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  405964:	add	x21, x21, #0x270
  405968:	mov	x22, x0
  40596c:	stp	x19, x20, [sp, #32]
  405970:	ldp	x4, x5, [x21, #256]
  405974:	stp	x4, x5, [sp, #120]
  405978:	ldr	w4, [sp, #132]
  40597c:	ldp	x6, x7, [x21, #272]
  405980:	stp	x6, x7, [sp, #136]
  405984:	mvn	w2, w4, lsr #26
  405988:	ldp	x6, x7, [x21, #288]
  40598c:	ubfiz	w2, w2, #26, #1
  405990:	ldr	x0, [x21, #304]
  405994:	eor	w2, w2, w4
  405998:	stp	x23, x24, [sp, #64]
  40599c:	adrp	x24, 41b000 <ferror@plt+0x19a20>
  4059a0:	add	x20, x24, #0x1c8
  4059a4:	mov	x23, x1
  4059a8:	stp	x25, x26, [sp, #80]
  4059ac:	str	x27, [sp, #96]
  4059b0:	str	w2, [sp, #132]
  4059b4:	stp	x6, x7, [sp, #152]
  4059b8:	str	x0, [sp, #168]
  4059bc:	bl	4015a0 <__errno_location@plt>
  4059c0:	ldr	w1, [x20, #8]
  4059c4:	mov	x25, x0
  4059c8:	ldr	x19, [x24, #456]
  4059cc:	cmp	w1, #0x0
  4059d0:	ldr	w26, [x0]
  4059d4:	b.gt	405a18 <ferror@plt+0x4438>
  4059d8:	add	x0, x20, #0x10
  4059dc:	cmp	x19, x0
  4059e0:	b.eq	405ac4 <ferror@plt+0x44e4>  // b.none
  4059e4:	mov	x0, x19
  4059e8:	mov	x1, #0x10                  	// #16
  4059ec:	bl	407538 <ferror@plt+0x5f58>
  4059f0:	mov	x19, x0
  4059f4:	str	x0, [x24, #456]
  4059f8:	ldr	w0, [x20, #8]
  4059fc:	mov	w24, #0x1                   	// #1
  405a00:	mov	w1, #0x0                   	// #0
  405a04:	sub	w2, w24, w0
  405a08:	add	x0, x19, w0, sxtw #4
  405a0c:	sbfiz	x2, x2, #4, #32
  405a10:	bl	4013c0 <memset@plt>
  405a14:	str	w24, [x20, #8]
  405a18:	ldp	x20, x24, [x19]
  405a1c:	add	x6, sp, #0x80
  405a20:	ldp	x7, x0, [sp, #160]
  405a24:	str	x0, [sp]
  405a28:	ldp	w4, w27, [sp, #120]
  405a2c:	mov	x3, x23
  405a30:	mov	x2, x22
  405a34:	mov	x1, x20
  405a38:	orr	w27, w27, #0x1
  405a3c:	mov	x0, x24
  405a40:	mov	w5, w27
  405a44:	bl	403378 <ferror@plt+0x1d98>
  405a48:	cmp	x20, x0
  405a4c:	b.hi	405a9c <ferror@plt+0x44bc>  // b.pmore
  405a50:	add	x20, x0, #0x1
  405a54:	str	x20, [x19]
  405a58:	cmp	x24, x21
  405a5c:	b.eq	405a68 <ferror@plt+0x4488>  // b.none
  405a60:	mov	x0, x24
  405a64:	bl	4014f0 <free@plt>
  405a68:	mov	x0, x20
  405a6c:	bl	407508 <ferror@plt+0x5f28>
  405a70:	ldp	x7, x1, [sp, #160]
  405a74:	str	x0, [x19, #8]
  405a78:	ldr	w4, [sp, #120]
  405a7c:	mov	x24, x0
  405a80:	str	x1, [sp]
  405a84:	add	x6, sp, #0x80
  405a88:	mov	w5, w27
  405a8c:	mov	x3, x23
  405a90:	mov	x2, x22
  405a94:	mov	x1, x20
  405a98:	bl	403378 <ferror@plt+0x1d98>
  405a9c:	mov	x0, x24
  405aa0:	ldp	x29, x30, [sp, #16]
  405aa4:	ldp	x19, x20, [sp, #32]
  405aa8:	ldp	x21, x22, [sp, #48]
  405aac:	ldp	x23, x24, [sp, #64]
  405ab0:	ldr	x27, [sp, #96]
  405ab4:	str	w26, [x25]
  405ab8:	ldp	x25, x26, [sp, #80]
  405abc:	add	sp, sp, #0xb0
  405ac0:	ret
  405ac4:	mov	x1, #0x10                  	// #16
  405ac8:	mov	x0, #0x0                   	// #0
  405acc:	bl	407538 <ferror@plt+0x5f58>
  405ad0:	mov	x19, x0
  405ad4:	str	x0, [x24, #456]
  405ad8:	ldp	x0, x1, [x20, #16]
  405adc:	stp	x0, x1, [x19]
  405ae0:	b	4059f8 <ferror@plt+0x4418>
  405ae4:	nop
  405ae8:	stp	x29, x30, [sp, #-128]!
  405aec:	cmp	w1, #0xa
  405af0:	mov	x29, sp
  405af4:	stp	xzr, xzr, [sp, #16]
  405af8:	stp	xzr, xzr, [sp, #32]
  405afc:	stp	xzr, xzr, [sp, #48]
  405b00:	str	xzr, [sp, #64]
  405b04:	b.eq	405b30 <ferror@plt+0x4550>  // b.none
  405b08:	mov	w4, w1
  405b0c:	mov	w5, #0x4000000             	// #67108864
  405b10:	mov	x1, x2
  405b14:	add	x3, sp, #0x10
  405b18:	mov	x2, #0xffffffffffffffff    	// #-1
  405b1c:	str	w4, [sp, #16]
  405b20:	str	w5, [sp, #28]
  405b24:	bl	404518 <ferror@plt+0x2f38>
  405b28:	ldp	x29, x30, [sp], #128
  405b2c:	ret
  405b30:	bl	401430 <abort@plt>
  405b34:	nop
  405b38:	adrp	x4, 41b000 <ferror@plt+0x19a20>
  405b3c:	add	x4, x4, #0x270
  405b40:	stp	x29, x30, [sp, #-80]!
  405b44:	mov	x5, x1
  405b48:	mov	w1, #0xa                   	// #10
  405b4c:	mov	x29, sp
  405b50:	ldp	x8, x9, [x4, #256]
  405b54:	stp	x8, x9, [sp, #24]
  405b58:	cmp	x5, #0x0
  405b5c:	str	w1, [sp, #24]
  405b60:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405b64:	ldp	x10, x11, [x4, #272]
  405b68:	stp	x10, x11, [sp, #40]
  405b6c:	ldp	x8, x9, [x4, #288]
  405b70:	stp	x8, x9, [sp, #56]
  405b74:	ldr	x1, [x4, #304]
  405b78:	str	x1, [sp, #72]
  405b7c:	b.eq	405ba0 <ferror@plt+0x45c0>  // b.none
  405b80:	mov	x4, x2
  405b84:	mov	x1, x3
  405b88:	mov	x2, #0xffffffffffffffff    	// #-1
  405b8c:	add	x3, sp, #0x18
  405b90:	stp	x5, x4, [sp, #64]
  405b94:	bl	404518 <ferror@plt+0x2f38>
  405b98:	ldp	x29, x30, [sp], #80
  405b9c:	ret
  405ba0:	bl	401430 <abort@plt>
  405ba4:	nop
  405ba8:	adrp	x5, 41b000 <ferror@plt+0x19a20>
  405bac:	add	x5, x5, #0x270
  405bb0:	stp	x29, x30, [sp, #-80]!
  405bb4:	mov	x6, x1
  405bb8:	mov	w1, #0xa                   	// #10
  405bbc:	mov	x29, sp
  405bc0:	ldp	x8, x9, [x5, #256]
  405bc4:	stp	x8, x9, [sp, #24]
  405bc8:	cmp	x6, #0x0
  405bcc:	str	w1, [sp, #24]
  405bd0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405bd4:	ldp	x10, x11, [x5, #272]
  405bd8:	stp	x10, x11, [sp, #40]
  405bdc:	ldp	x8, x9, [x5, #288]
  405be0:	stp	x8, x9, [sp, #56]
  405be4:	ldr	x1, [x5, #304]
  405be8:	str	x1, [sp, #72]
  405bec:	b.eq	405c10 <ferror@plt+0x4630>  // b.none
  405bf0:	mov	x5, x2
  405bf4:	mov	x1, x3
  405bf8:	mov	x2, x4
  405bfc:	add	x3, sp, #0x18
  405c00:	stp	x6, x5, [sp, #64]
  405c04:	bl	404518 <ferror@plt+0x2f38>
  405c08:	ldp	x29, x30, [sp], #80
  405c0c:	ret
  405c10:	bl	401430 <abort@plt>
  405c14:	nop
  405c18:	sub	sp, sp, #0xb0
  405c1c:	cmp	x0, #0x0
  405c20:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405c24:	stp	x29, x30, [sp, #16]
  405c28:	add	x29, sp, #0x10
  405c2c:	stp	x21, x22, [sp, #48]
  405c30:	adrp	x22, 41b000 <ferror@plt+0x19a20>
  405c34:	add	x22, x22, #0x270
  405c38:	mov	x21, x0
  405c3c:	stp	x19, x20, [sp, #32]
  405c40:	mov	w19, #0xa                   	// #10
  405c44:	ldp	x4, x5, [x22, #256]
  405c48:	stp	x4, x5, [sp, #120]
  405c4c:	ldp	x4, x5, [x22, #272]
  405c50:	stp	x23, x24, [sp, #64]
  405c54:	ldp	x6, x7, [x22, #288]
  405c58:	stp	x25, x26, [sp, #80]
  405c5c:	ldr	x0, [x22, #304]
  405c60:	str	x27, [sp, #96]
  405c64:	str	w19, [sp, #120]
  405c68:	stp	x4, x5, [sp, #136]
  405c6c:	stp	x6, x7, [sp, #152]
  405c70:	str	x0, [sp, #168]
  405c74:	b.eq	405dc4 <ferror@plt+0x47e4>  // b.none
  405c78:	adrp	x27, 41b000 <ferror@plt+0x19a20>
  405c7c:	add	x26, x27, #0x1c8
  405c80:	mov	x20, x1
  405c84:	mov	x24, x2
  405c88:	stp	x21, x1, [sp, #160]
  405c8c:	bl	4015a0 <__errno_location@plt>
  405c90:	ldr	w1, [x26, #8]
  405c94:	mov	w4, w19
  405c98:	ldr	w25, [x0]
  405c9c:	ldr	x19, [x27, #456]
  405ca0:	mov	x23, x0
  405ca4:	cmp	w1, #0x0
  405ca8:	b.gt	405cf8 <ferror@plt+0x4718>
  405cac:	add	x0, x26, #0x10
  405cb0:	cmp	x19, x0
  405cb4:	b.eq	405da4 <ferror@plt+0x47c4>  // b.none
  405cb8:	mov	x0, x19
  405cbc:	mov	x1, #0x10                  	// #16
  405cc0:	bl	407538 <ferror@plt+0x5f58>
  405cc4:	mov	x19, x0
  405cc8:	str	x0, [x27, #456]
  405ccc:	ldr	w0, [x26, #8]
  405cd0:	mov	w20, #0x1                   	// #1
  405cd4:	mov	w1, #0x0                   	// #0
  405cd8:	sub	w2, w20, w0
  405cdc:	add	x0, x19, w0, sxtw #4
  405ce0:	sbfiz	x2, x2, #4, #32
  405ce4:	bl	4013c0 <memset@plt>
  405ce8:	ldr	w4, [sp, #120]
  405cec:	str	w20, [x26, #8]
  405cf0:	ldr	x21, [sp, #160]
  405cf4:	ldr	x20, [sp, #168]
  405cf8:	mov	x7, x21
  405cfc:	ldp	x27, x21, [x19]
  405d00:	str	x20, [sp]
  405d04:	ldr	w26, [sp, #124]
  405d08:	add	x6, sp, #0x80
  405d0c:	mov	x2, x24
  405d10:	mov	x3, #0xffffffffffffffff    	// #-1
  405d14:	orr	w26, w26, #0x1
  405d18:	mov	w5, w26
  405d1c:	mov	x1, x27
  405d20:	mov	x0, x21
  405d24:	bl	403378 <ferror@plt+0x1d98>
  405d28:	cmp	x27, x0
  405d2c:	b.hi	405d7c <ferror@plt+0x479c>  // b.pmore
  405d30:	add	x20, x0, #0x1
  405d34:	str	x20, [x19]
  405d38:	cmp	x21, x22
  405d3c:	b.eq	405d48 <ferror@plt+0x4768>  // b.none
  405d40:	mov	x0, x21
  405d44:	bl	4014f0 <free@plt>
  405d48:	mov	x0, x20
  405d4c:	bl	407508 <ferror@plt+0x5f28>
  405d50:	ldp	x7, x1, [sp, #160]
  405d54:	str	x0, [x19, #8]
  405d58:	ldr	w4, [sp, #120]
  405d5c:	mov	x21, x0
  405d60:	str	x1, [sp]
  405d64:	add	x6, sp, #0x80
  405d68:	mov	w5, w26
  405d6c:	mov	x2, x24
  405d70:	mov	x1, x20
  405d74:	mov	x3, #0xffffffffffffffff    	// #-1
  405d78:	bl	403378 <ferror@plt+0x1d98>
  405d7c:	mov	x0, x21
  405d80:	ldp	x29, x30, [sp, #16]
  405d84:	ldp	x19, x20, [sp, #32]
  405d88:	ldp	x21, x22, [sp, #48]
  405d8c:	ldr	x27, [sp, #96]
  405d90:	str	w25, [x23]
  405d94:	ldp	x23, x24, [sp, #64]
  405d98:	ldp	x25, x26, [sp, #80]
  405d9c:	add	sp, sp, #0xb0
  405da0:	ret
  405da4:	mov	x1, #0x10                  	// #16
  405da8:	mov	x0, #0x0                   	// #0
  405dac:	bl	407538 <ferror@plt+0x5f58>
  405db0:	mov	x19, x0
  405db4:	str	x0, [x27, #456]
  405db8:	ldp	x0, x1, [x26, #16]
  405dbc:	stp	x0, x1, [x19]
  405dc0:	b	405ccc <ferror@plt+0x46ec>
  405dc4:	bl	401430 <abort@plt>
  405dc8:	sub	sp, sp, #0xb0
  405dcc:	cmp	x0, #0x0
  405dd0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405dd4:	stp	x29, x30, [sp, #16]
  405dd8:	add	x29, sp, #0x10
  405ddc:	stp	x21, x22, [sp, #48]
  405de0:	adrp	x22, 41b000 <ferror@plt+0x19a20>
  405de4:	add	x22, x22, #0x270
  405de8:	mov	x21, x0
  405dec:	stp	x19, x20, [sp, #32]
  405df0:	mov	w19, #0xa                   	// #10
  405df4:	ldp	x6, x7, [x22, #256]
  405df8:	stp	x6, x7, [sp, #120]
  405dfc:	add	x4, x22, #0x100
  405e00:	ldp	x6, x7, [x4, #16]
  405e04:	stp	x23, x24, [sp, #64]
  405e08:	ldp	x8, x9, [x4, #32]
  405e0c:	stp	x25, x26, [sp, #80]
  405e10:	ldr	x0, [x4, #48]
  405e14:	stp	x27, x28, [sp, #96]
  405e18:	str	w19, [sp, #120]
  405e1c:	stp	x6, x7, [sp, #136]
  405e20:	stp	x8, x9, [sp, #152]
  405e24:	str	x0, [sp, #168]
  405e28:	b.eq	405f7c <ferror@plt+0x499c>  // b.none
  405e2c:	adrp	x28, 41b000 <ferror@plt+0x19a20>
  405e30:	add	x27, x28, #0x1c8
  405e34:	mov	x20, x1
  405e38:	mov	x24, x2
  405e3c:	mov	x25, x3
  405e40:	stp	x21, x1, [sp, #160]
  405e44:	bl	4015a0 <__errno_location@plt>
  405e48:	ldr	w1, [x27, #8]
  405e4c:	mov	w4, w19
  405e50:	ldr	w26, [x0]
  405e54:	mov	x23, x0
  405e58:	ldr	x19, [x28, #456]
  405e5c:	cmp	w1, #0x0
  405e60:	b.gt	405eb0 <ferror@plt+0x48d0>
  405e64:	add	x0, x27, #0x10
  405e68:	cmp	x19, x0
  405e6c:	b.eq	405f5c <ferror@plt+0x497c>  // b.none
  405e70:	mov	x0, x19
  405e74:	mov	x1, #0x10                  	// #16
  405e78:	bl	407538 <ferror@plt+0x5f58>
  405e7c:	mov	x19, x0
  405e80:	str	x0, [x28, #456]
  405e84:	ldr	w0, [x27, #8]
  405e88:	mov	w20, #0x1                   	// #1
  405e8c:	mov	w1, #0x0                   	// #0
  405e90:	sub	w2, w20, w0
  405e94:	add	x0, x19, w0, sxtw #4
  405e98:	sbfiz	x2, x2, #4, #32
  405e9c:	bl	4013c0 <memset@plt>
  405ea0:	ldr	w4, [sp, #120]
  405ea4:	str	w20, [x27, #8]
  405ea8:	ldr	x21, [sp, #160]
  405eac:	ldr	x20, [sp, #168]
  405eb0:	mov	x7, x21
  405eb4:	ldp	x28, x21, [x19]
  405eb8:	str	x20, [sp]
  405ebc:	ldr	w27, [sp, #124]
  405ec0:	add	x6, sp, #0x80
  405ec4:	mov	x3, x25
  405ec8:	mov	x2, x24
  405ecc:	orr	w27, w27, #0x1
  405ed0:	mov	w5, w27
  405ed4:	mov	x1, x28
  405ed8:	mov	x0, x21
  405edc:	bl	403378 <ferror@plt+0x1d98>
  405ee0:	cmp	x28, x0
  405ee4:	b.hi	405f34 <ferror@plt+0x4954>  // b.pmore
  405ee8:	add	x20, x0, #0x1
  405eec:	str	x20, [x19]
  405ef0:	cmp	x21, x22
  405ef4:	b.eq	405f00 <ferror@plt+0x4920>  // b.none
  405ef8:	mov	x0, x21
  405efc:	bl	4014f0 <free@plt>
  405f00:	mov	x0, x20
  405f04:	bl	407508 <ferror@plt+0x5f28>
  405f08:	ldp	x7, x1, [sp, #160]
  405f0c:	str	x0, [x19, #8]
  405f10:	ldr	w4, [sp, #120]
  405f14:	mov	x21, x0
  405f18:	str	x1, [sp]
  405f1c:	add	x6, sp, #0x80
  405f20:	mov	w5, w27
  405f24:	mov	x3, x25
  405f28:	mov	x2, x24
  405f2c:	mov	x1, x20
  405f30:	bl	403378 <ferror@plt+0x1d98>
  405f34:	mov	x0, x21
  405f38:	ldp	x29, x30, [sp, #16]
  405f3c:	ldp	x19, x20, [sp, #32]
  405f40:	ldp	x21, x22, [sp, #48]
  405f44:	ldp	x27, x28, [sp, #96]
  405f48:	str	w26, [x23]
  405f4c:	ldp	x23, x24, [sp, #64]
  405f50:	ldp	x25, x26, [sp, #80]
  405f54:	add	sp, sp, #0xb0
  405f58:	ret
  405f5c:	mov	x1, #0x10                  	// #16
  405f60:	mov	x0, #0x0                   	// #0
  405f64:	bl	407538 <ferror@plt+0x5f58>
  405f68:	mov	x19, x0
  405f6c:	str	x0, [x28, #456]
  405f70:	ldp	x0, x1, [x27, #16]
  405f74:	stp	x0, x1, [x19]
  405f78:	b	405e84 <ferror@plt+0x48a4>
  405f7c:	bl	401430 <abort@plt>
  405f80:	sub	sp, sp, #0x80
  405f84:	stp	x29, x30, [sp, #16]
  405f88:	add	x29, sp, #0x10
  405f8c:	stp	x19, x20, [sp, #32]
  405f90:	mov	w19, w0
  405f94:	stp	x21, x22, [sp, #48]
  405f98:	stp	x23, x24, [sp, #64]
  405f9c:	mov	x23, x1
  405fa0:	mov	x24, x2
  405fa4:	stp	x25, x26, [sp, #80]
  405fa8:	adrp	x26, 41b000 <ferror@plt+0x19a20>
  405fac:	stp	x27, x28, [sp, #96]
  405fb0:	bl	4015a0 <__errno_location@plt>
  405fb4:	mov	x22, x0
  405fb8:	ldr	w0, [x0]
  405fbc:	str	w0, [sp, #124]
  405fc0:	ldr	x21, [x26, #456]
  405fc4:	tbnz	w19, #31, 406108 <ferror@plt+0x4b28>
  405fc8:	add	x20, x26, #0x1c8
  405fcc:	ldr	w0, [x20, #8]
  405fd0:	cmp	w19, w0
  405fd4:	b.lt	406024 <ferror@plt+0x4a44>  // b.tstop
  405fd8:	mov	w0, #0x7fffffff            	// #2147483647
  405fdc:	cmp	w19, w0
  405fe0:	b.eq	406104 <ferror@plt+0x4b24>  // b.none
  405fe4:	add	w27, w19, #0x1
  405fe8:	add	x0, x20, #0x10
  405fec:	cmp	x21, x0
  405ff0:	sbfiz	x1, x27, #4, #32
  405ff4:	b.eq	4060e8 <ferror@plt+0x4b08>  // b.none
  405ff8:	mov	x0, x21
  405ffc:	bl	407538 <ferror@plt+0x5f58>
  406000:	mov	x21, x0
  406004:	str	x0, [x26, #456]
  406008:	ldr	w0, [x20, #8]
  40600c:	mov	w1, #0x0                   	// #0
  406010:	sub	w2, w27, w0
  406014:	add	x0, x21, w0, sxtw #4
  406018:	sbfiz	x2, x2, #4, #32
  40601c:	bl	4013c0 <memset@plt>
  406020:	str	w27, [x20, #8]
  406024:	sbfiz	x19, x19, #4, #32
  406028:	add	x6, x20, #0x28
  40602c:	add	x26, x21, x19
  406030:	mov	x3, x24
  406034:	ldp	x7, x0, [x20, #72]
  406038:	mov	x2, x23
  40603c:	ldp	w4, w5, [x20, #32]
  406040:	ldr	x27, [x21, x19]
  406044:	orr	w25, w5, #0x1
  406048:	ldr	x28, [x26, #8]
  40604c:	str	x0, [sp]
  406050:	mov	x1, x27
  406054:	mov	w5, w25
  406058:	mov	x0, x28
  40605c:	bl	403378 <ferror@plt+0x1d98>
  406060:	cmp	x27, x0
  406064:	b.hi	4060bc <ferror@plt+0x4adc>  // b.pmore
  406068:	add	x27, x0, #0x1
  40606c:	str	x27, [x21, x19]
  406070:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  406074:	add	x0, x0, #0x270
  406078:	cmp	x28, x0
  40607c:	b.eq	406088 <ferror@plt+0x4aa8>  // b.none
  406080:	mov	x0, x28
  406084:	bl	4014f0 <free@plt>
  406088:	mov	x0, x27
  40608c:	bl	407508 <ferror@plt+0x5f28>
  406090:	ldp	x7, x1, [x20, #72]
  406094:	str	x0, [x26, #8]
  406098:	ldr	w4, [x20, #32]
  40609c:	mov	x28, x0
  4060a0:	str	x1, [sp]
  4060a4:	mov	w5, w25
  4060a8:	mov	x3, x24
  4060ac:	mov	x2, x23
  4060b0:	add	x6, x20, #0x28
  4060b4:	mov	x1, x27
  4060b8:	bl	403378 <ferror@plt+0x1d98>
  4060bc:	ldr	w0, [sp, #124]
  4060c0:	ldp	x29, x30, [sp, #16]
  4060c4:	ldp	x19, x20, [sp, #32]
  4060c8:	ldp	x23, x24, [sp, #64]
  4060cc:	ldp	x25, x26, [sp, #80]
  4060d0:	str	w0, [x22]
  4060d4:	mov	x0, x28
  4060d8:	ldp	x21, x22, [sp, #48]
  4060dc:	ldp	x27, x28, [sp, #96]
  4060e0:	add	sp, sp, #0x80
  4060e4:	ret
  4060e8:	mov	x0, #0x0                   	// #0
  4060ec:	bl	407538 <ferror@plt+0x5f58>
  4060f0:	mov	x21, x0
  4060f4:	str	x0, [x26, #456]
  4060f8:	ldp	x0, x1, [x20, #16]
  4060fc:	stp	x0, x1, [x21]
  406100:	b	406008 <ferror@plt+0x4a28>
  406104:	bl	4076d0 <ferror@plt+0x60f0>
  406108:	bl	401430 <abort@plt>
  40610c:	nop
  406110:	sub	sp, sp, #0x70
  406114:	stp	x29, x30, [sp, #16]
  406118:	add	x29, sp, #0x10
  40611c:	stp	x19, x20, [sp, #32]
  406120:	stp	x21, x22, [sp, #48]
  406124:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  406128:	add	x19, x21, #0x1c8
  40612c:	stp	x23, x24, [sp, #64]
  406130:	mov	x24, x0
  406134:	stp	x25, x26, [sp, #80]
  406138:	mov	x25, x1
  40613c:	str	x27, [sp, #96]
  406140:	bl	4015a0 <__errno_location@plt>
  406144:	mov	x23, x0
  406148:	ldr	w0, [x19, #8]
  40614c:	ldr	x20, [x21, #456]
  406150:	cmp	w0, #0x0
  406154:	ldr	w26, [x23]
  406158:	b.gt	40619c <ferror@plt+0x4bbc>
  40615c:	add	x0, x19, #0x10
  406160:	cmp	x20, x0
  406164:	b.eq	406250 <ferror@plt+0x4c70>  // b.none
  406168:	mov	x0, x20
  40616c:	mov	x1, #0x10                  	// #16
  406170:	bl	407538 <ferror@plt+0x5f58>
  406174:	mov	x20, x0
  406178:	str	x0, [x21, #456]
  40617c:	ldr	w0, [x19, #8]
  406180:	mov	w21, #0x1                   	// #1
  406184:	mov	w1, #0x0                   	// #0
  406188:	sub	w2, w21, w0
  40618c:	add	x0, x20, w0, sxtw #4
  406190:	sbfiz	x2, x2, #4, #32
  406194:	bl	4013c0 <memset@plt>
  406198:	str	w21, [x19, #8]
  40619c:	ldp	x21, x22, [x20]
  4061a0:	add	x6, x19, #0x28
  4061a4:	ldp	x7, x0, [x19, #72]
  4061a8:	str	x0, [sp]
  4061ac:	ldp	w4, w27, [x19, #32]
  4061b0:	mov	x3, x25
  4061b4:	mov	x2, x24
  4061b8:	mov	x1, x21
  4061bc:	orr	w27, w27, #0x1
  4061c0:	mov	x0, x22
  4061c4:	mov	w5, w27
  4061c8:	bl	403378 <ferror@plt+0x1d98>
  4061cc:	cmp	x21, x0
  4061d0:	b.hi	406228 <ferror@plt+0x4c48>  // b.pmore
  4061d4:	add	x21, x0, #0x1
  4061d8:	str	x21, [x20]
  4061dc:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4061e0:	add	x0, x0, #0x270
  4061e4:	cmp	x22, x0
  4061e8:	b.eq	4061f4 <ferror@plt+0x4c14>  // b.none
  4061ec:	mov	x0, x22
  4061f0:	bl	4014f0 <free@plt>
  4061f4:	mov	x0, x21
  4061f8:	bl	407508 <ferror@plt+0x5f28>
  4061fc:	ldp	x7, x1, [x19, #72]
  406200:	str	x0, [x20, #8]
  406204:	ldr	w4, [x19, #32]
  406208:	mov	x22, x0
  40620c:	str	x1, [sp]
  406210:	mov	w5, w27
  406214:	mov	x3, x25
  406218:	mov	x2, x24
  40621c:	add	x6, x19, #0x28
  406220:	mov	x1, x21
  406224:	bl	403378 <ferror@plt+0x1d98>
  406228:	mov	x0, x22
  40622c:	ldp	x29, x30, [sp, #16]
  406230:	ldp	x19, x20, [sp, #32]
  406234:	ldp	x21, x22, [sp, #48]
  406238:	ldr	x27, [sp, #96]
  40623c:	str	w26, [x23]
  406240:	ldp	x23, x24, [sp, #64]
  406244:	ldp	x25, x26, [sp, #80]
  406248:	add	sp, sp, #0x70
  40624c:	ret
  406250:	mov	x1, #0x10                  	// #16
  406254:	mov	x0, #0x0                   	// #0
  406258:	bl	407538 <ferror@plt+0x5f58>
  40625c:	mov	x20, x0
  406260:	str	x0, [x21, #456]
  406264:	ldp	x0, x1, [x19, #16]
  406268:	stp	x0, x1, [x20]
  40626c:	b	40617c <ferror@plt+0x4b9c>
  406270:	sub	sp, sp, #0x70
  406274:	stp	x29, x30, [sp, #16]
  406278:	add	x29, sp, #0x10
  40627c:	stp	x21, x22, [sp, #48]
  406280:	adrp	x22, 41b000 <ferror@plt+0x19a20>
  406284:	stp	x19, x20, [sp, #32]
  406288:	mov	w19, w0
  40628c:	stp	x23, x24, [sp, #64]
  406290:	mov	x24, x1
  406294:	stp	x25, x26, [sp, #80]
  406298:	stp	x27, x28, [sp, #96]
  40629c:	bl	4015a0 <__errno_location@plt>
  4062a0:	ldr	w25, [x0]
  4062a4:	ldr	x21, [x22, #456]
  4062a8:	tbnz	w19, #31, 4063ec <ferror@plt+0x4e0c>
  4062ac:	add	x20, x22, #0x1c8
  4062b0:	mov	x23, x0
  4062b4:	ldr	w0, [x20, #8]
  4062b8:	cmp	w19, w0
  4062bc:	b.lt	40630c <ferror@plt+0x4d2c>  // b.tstop
  4062c0:	mov	w0, #0x7fffffff            	// #2147483647
  4062c4:	cmp	w19, w0
  4062c8:	b.eq	4063e8 <ferror@plt+0x4e08>  // b.none
  4062cc:	add	w26, w19, #0x1
  4062d0:	add	x0, x20, #0x10
  4062d4:	cmp	x21, x0
  4062d8:	sbfiz	x1, x26, #4, #32
  4062dc:	b.eq	4063cc <ferror@plt+0x4dec>  // b.none
  4062e0:	mov	x0, x21
  4062e4:	bl	407538 <ferror@plt+0x5f58>
  4062e8:	mov	x21, x0
  4062ec:	str	x0, [x22, #456]
  4062f0:	ldr	w0, [x20, #8]
  4062f4:	mov	w1, #0x0                   	// #0
  4062f8:	sub	w2, w26, w0
  4062fc:	add	x0, x21, w0, sxtw #4
  406300:	sbfiz	x2, x2, #4, #32
  406304:	bl	4013c0 <memset@plt>
  406308:	str	w26, [x20, #8]
  40630c:	sbfiz	x19, x19, #4, #32
  406310:	add	x6, x20, #0x28
  406314:	add	x26, x21, x19
  406318:	mov	x2, x24
  40631c:	ldp	x7, x0, [x20, #72]
  406320:	mov	x3, #0xffffffffffffffff    	// #-1
  406324:	ldp	w4, w28, [x20, #32]
  406328:	ldr	x22, [x21, x19]
  40632c:	orr	w28, w28, #0x1
  406330:	ldr	x27, [x26, #8]
  406334:	str	x0, [sp]
  406338:	mov	x1, x22
  40633c:	mov	w5, w28
  406340:	mov	x0, x27
  406344:	bl	403378 <ferror@plt+0x1d98>
  406348:	cmp	x22, x0
  40634c:	b.hi	4063a4 <ferror@plt+0x4dc4>  // b.pmore
  406350:	add	x22, x0, #0x1
  406354:	str	x22, [x21, x19]
  406358:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  40635c:	add	x0, x0, #0x270
  406360:	cmp	x27, x0
  406364:	b.eq	406370 <ferror@plt+0x4d90>  // b.none
  406368:	mov	x0, x27
  40636c:	bl	4014f0 <free@plt>
  406370:	mov	x0, x22
  406374:	bl	407508 <ferror@plt+0x5f28>
  406378:	ldp	x7, x1, [x20, #72]
  40637c:	str	x0, [x26, #8]
  406380:	ldr	w4, [x20, #32]
  406384:	mov	x27, x0
  406388:	str	x1, [sp]
  40638c:	mov	w5, w28
  406390:	mov	x2, x24
  406394:	add	x6, x20, #0x28
  406398:	mov	x1, x22
  40639c:	mov	x3, #0xffffffffffffffff    	// #-1
  4063a0:	bl	403378 <ferror@plt+0x1d98>
  4063a4:	mov	x0, x27
  4063a8:	ldp	x29, x30, [sp, #16]
  4063ac:	ldp	x19, x20, [sp, #32]
  4063b0:	ldp	x21, x22, [sp, #48]
  4063b4:	ldp	x27, x28, [sp, #96]
  4063b8:	str	w25, [x23]
  4063bc:	ldp	x23, x24, [sp, #64]
  4063c0:	ldp	x25, x26, [sp, #80]
  4063c4:	add	sp, sp, #0x70
  4063c8:	ret
  4063cc:	mov	x0, #0x0                   	// #0
  4063d0:	bl	407538 <ferror@plt+0x5f58>
  4063d4:	mov	x21, x0
  4063d8:	str	x0, [x22, #456]
  4063dc:	ldp	x0, x1, [x20, #16]
  4063e0:	stp	x0, x1, [x21]
  4063e4:	b	4062f0 <ferror@plt+0x4d10>
  4063e8:	bl	4076d0 <ferror@plt+0x60f0>
  4063ec:	bl	401430 <abort@plt>
  4063f0:	sub	sp, sp, #0x60
  4063f4:	stp	x29, x30, [sp, #16]
  4063f8:	add	x29, sp, #0x10
  4063fc:	stp	x19, x20, [sp, #32]
  406400:	stp	x21, x22, [sp, #48]
  406404:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  406408:	add	x19, x21, #0x1c8
  40640c:	stp	x23, x24, [sp, #64]
  406410:	mov	x24, x0
  406414:	stp	x25, x26, [sp, #80]
  406418:	bl	4015a0 <__errno_location@plt>
  40641c:	mov	x23, x0
  406420:	ldr	w0, [x19, #8]
  406424:	ldr	x20, [x21, #456]
  406428:	cmp	w0, #0x0
  40642c:	ldr	w25, [x23]
  406430:	b.gt	406474 <ferror@plt+0x4e94>
  406434:	add	x0, x19, #0x10
  406438:	cmp	x20, x0
  40643c:	b.eq	406524 <ferror@plt+0x4f44>  // b.none
  406440:	mov	x0, x20
  406444:	mov	x1, #0x10                  	// #16
  406448:	bl	407538 <ferror@plt+0x5f58>
  40644c:	mov	x20, x0
  406450:	str	x0, [x21, #456]
  406454:	ldr	w0, [x19, #8]
  406458:	mov	w21, #0x1                   	// #1
  40645c:	mov	w1, #0x0                   	// #0
  406460:	sub	w2, w21, w0
  406464:	add	x0, x20, w0, sxtw #4
  406468:	sbfiz	x2, x2, #4, #32
  40646c:	bl	4013c0 <memset@plt>
  406470:	str	w21, [x19, #8]
  406474:	ldp	x21, x22, [x20]
  406478:	add	x6, x19, #0x28
  40647c:	ldp	x7, x0, [x19, #72]
  406480:	str	x0, [sp]
  406484:	ldp	w4, w26, [x19, #32]
  406488:	mov	x2, x24
  40648c:	mov	x1, x21
  406490:	mov	x0, x22
  406494:	orr	w26, w26, #0x1
  406498:	mov	x3, #0xffffffffffffffff    	// #-1
  40649c:	mov	w5, w26
  4064a0:	bl	403378 <ferror@plt+0x1d98>
  4064a4:	cmp	x21, x0
  4064a8:	b.hi	406500 <ferror@plt+0x4f20>  // b.pmore
  4064ac:	add	x21, x0, #0x1
  4064b0:	str	x21, [x20]
  4064b4:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4064b8:	add	x0, x0, #0x270
  4064bc:	cmp	x22, x0
  4064c0:	b.eq	4064cc <ferror@plt+0x4eec>  // b.none
  4064c4:	mov	x0, x22
  4064c8:	bl	4014f0 <free@plt>
  4064cc:	mov	x0, x21
  4064d0:	bl	407508 <ferror@plt+0x5f28>
  4064d4:	ldp	x7, x1, [x19, #72]
  4064d8:	str	x0, [x20, #8]
  4064dc:	ldr	w4, [x19, #32]
  4064e0:	mov	x22, x0
  4064e4:	str	x1, [sp]
  4064e8:	mov	w5, w26
  4064ec:	mov	x2, x24
  4064f0:	add	x6, x19, #0x28
  4064f4:	mov	x1, x21
  4064f8:	mov	x3, #0xffffffffffffffff    	// #-1
  4064fc:	bl	403378 <ferror@plt+0x1d98>
  406500:	mov	x0, x22
  406504:	ldp	x29, x30, [sp, #16]
  406508:	ldp	x19, x20, [sp, #32]
  40650c:	ldp	x21, x22, [sp, #48]
  406510:	str	w25, [x23]
  406514:	ldp	x23, x24, [sp, #64]
  406518:	ldp	x25, x26, [sp, #80]
  40651c:	add	sp, sp, #0x60
  406520:	ret
  406524:	mov	x1, #0x10                  	// #16
  406528:	mov	x0, #0x0                   	// #0
  40652c:	bl	407538 <ferror@plt+0x5f58>
  406530:	mov	x20, x0
  406534:	str	x0, [x21, #456]
  406538:	ldp	x0, x1, [x19, #16]
  40653c:	stp	x0, x1, [x20]
  406540:	b	406454 <ferror@plt+0x4e74>
  406544:	nop
  406548:	stp	x29, x30, [sp, #-16]!
  40654c:	mov	w3, w0
  406550:	mov	w1, #0xffff                	// #65535
  406554:	mov	x29, sp
  406558:	mov	x0, x2
  40655c:	cmp	w3, w1
  406560:	b.hi	406580 <ferror@plt+0x4fa0>  // b.pmore
  406564:	mov	w1, #0x1                   	// #1
  406568:	adrp	x2, 408000 <ferror@plt+0x6a20>
  40656c:	add	x2, x2, #0xde8
  406570:	bl	401480 <__fprintf_chk@plt>
  406574:	mov	x0, #0xffffffffffffffff    	// #-1
  406578:	ldp	x29, x30, [sp], #16
  40657c:	ret
  406580:	mov	w1, #0x1                   	// #1
  406584:	adrp	x2, 408000 <ferror@plt+0x6a20>
  406588:	add	x2, x2, #0xdf0
  40658c:	bl	401480 <__fprintf_chk@plt>
  406590:	mov	x0, #0xffffffffffffffff    	// #-1
  406594:	ldp	x29, x30, [sp], #16
  406598:	ret
  40659c:	nop
  4065a0:	stp	x29, x30, [sp, #-48]!
  4065a4:	mov	x29, sp
  4065a8:	stp	x19, x20, [sp, #16]
  4065ac:	mov	w20, w0
  4065b0:	cbz	x1, 406610 <ferror@plt+0x5030>
  4065b4:	mov	x19, x1
  4065b8:	mov	w2, #0x5                   	// #5
  4065bc:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4065c0:	mov	x0, #0x0                   	// #0
  4065c4:	add	x1, x1, #0xe28
  4065c8:	str	x21, [sp, #32]
  4065cc:	bl	401560 <dcgettext@plt>
  4065d0:	mov	x21, x0
  4065d4:	mov	x1, x19
  4065d8:	mov	w2, #0x5                   	// #5
  4065dc:	mov	x0, #0x0                   	// #0
  4065e0:	bl	401560 <dcgettext@plt>
  4065e4:	mov	w3, w20
  4065e8:	mov	x4, x0
  4065ec:	mov	x2, x21
  4065f0:	mov	w1, #0x0                   	// #0
  4065f4:	mov	w0, #0x1                   	// #1
  4065f8:	bl	4012f0 <error@plt>
  4065fc:	mov	x0, #0xffffffffffffffff    	// #-1
  406600:	ldp	x19, x20, [sp, #16]
  406604:	ldr	x21, [sp, #32]
  406608:	ldp	x29, x30, [sp], #48
  40660c:	ret
  406610:	mov	w2, #0x5                   	// #5
  406614:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406618:	mov	x0, #0x0                   	// #0
  40661c:	add	x1, x1, #0xdf8
  406620:	bl	401560 <dcgettext@plt>
  406624:	mov	x2, x0
  406628:	mov	w3, w20
  40662c:	mov	w1, #0x0                   	// #0
  406630:	mov	w0, #0x1                   	// #1
  406634:	bl	4012f0 <error@plt>
  406638:	mov	x0, #0xffffffffffffffff    	// #-1
  40663c:	ldp	x19, x20, [sp, #16]
  406640:	ldp	x29, x30, [sp], #48
  406644:	ret
  406648:	stp	x29, x30, [sp, #-160]!
  40664c:	mov	x29, sp
  406650:	stp	x21, x22, [sp, #32]
  406654:	adrp	x22, 41b000 <ferror@plt+0x19a20>
  406658:	mov	x21, x2
  40665c:	ldr	w4, [x22, #936]
  406660:	stp	x19, x20, [sp, #16]
  406664:	mov	w19, w0
  406668:	mov	x20, x1
  40666c:	stp	x23, x24, [sp, #48]
  406670:	mov	x23, x3
  406674:	add	x24, x22, #0x3a8
  406678:	cbz	w4, 4066cc <ferror@plt+0x50ec>
  40667c:	ldr	w4, [x24, #4]
  406680:	cbnz	w4, 406690 <ferror@plt+0x50b0>
  406684:	ldr	x0, [x24, #8]
  406688:	cmn	x0, #0x1
  40668c:	b.eq	4067cc <ferror@plt+0x51ec>  // b.none
  406690:	cmp	w19, #0x7f
  406694:	b.hi	406708 <ferror@plt+0x5128>  // b.pmore
  406698:	strb	w19, [sp, #88]
  40669c:	add	x22, sp, #0x58
  4066a0:	mov	x5, #0x1                   	// #1
  4066a4:	cbz	w4, 40672c <ferror@plt+0x514c>
  4066a8:	mov	x2, x23
  4066ac:	mov	x1, x5
  4066b0:	mov	x0, x22
  4066b4:	blr	x20
  4066b8:	ldp	x19, x20, [sp, #16]
  4066bc:	ldp	x21, x22, [sp, #32]
  4066c0:	ldp	x23, x24, [sp, #48]
  4066c4:	ldp	x29, x30, [sp], #160
  4066c8:	ret
  4066cc:	stp	x25, x26, [sp, #64]
  4066d0:	bl	407c68 <ferror@plt+0x6688>
  4066d4:	adrp	x26, 408000 <ferror@plt+0x6a20>
  4066d8:	add	x26, x26, #0xe60
  4066dc:	mov	x25, x0
  4066e0:	mov	x1, x26
  4066e4:	bl	401490 <strcmp@plt>
  4066e8:	cmp	w0, #0x0
  4066ec:	cset	w4, eq  // eq = none
  4066f0:	str	w4, [x24, #4]
  4066f4:	cbnz	w0, 4067e4 <ferror@plt+0x5204>
  4066f8:	mov	w0, #0x1                   	// #1
  4066fc:	str	w0, [x22, #936]
  406700:	ldp	x25, x26, [sp, #64]
  406704:	b	406680 <ferror@plt+0x50a0>
  406708:	add	x22, sp, #0x58
  40670c:	mov	w1, w19
  406710:	mov	x0, x22
  406714:	mov	w2, #0x6                   	// #6
  406718:	bl	406a60 <ferror@plt+0x5480>
  40671c:	tbnz	w0, #31, 406804 <ferror@plt+0x5224>
  406720:	ldr	w4, [x24, #4]
  406724:	sxtw	x5, w0
  406728:	cbnz	w4, 4066a8 <ferror@plt+0x50c8>
  40672c:	ldr	x0, [x24, #8]
  406730:	mov	x6, #0x19                  	// #25
  406734:	add	x1, sp, #0x60
  406738:	add	x4, sp, #0x78
  40673c:	add	x3, sp, #0x70
  406740:	add	x2, sp, #0x68
  406744:	stp	x25, x26, [sp, #64]
  406748:	add	x25, sp, #0x80
  40674c:	stp	x22, x5, [sp, #96]
  406750:	stp	x25, x6, [sp, #112]
  406754:	bl	4014a0 <iconv@plt>
  406758:	ldr	x1, [sp, #104]
  40675c:	cmp	x1, #0x0
  406760:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  406764:	b.ne	406790 <ferror@plt+0x51b0>  // b.any
  406768:	mov	x2, x23
  40676c:	mov	w0, w19
  406770:	mov	x1, #0x0                   	// #0
  406774:	blr	x21
  406778:	ldp	x19, x20, [sp, #16]
  40677c:	ldp	x21, x22, [sp, #32]
  406780:	ldp	x23, x24, [sp, #48]
  406784:	ldp	x25, x26, [sp, #64]
  406788:	ldp	x29, x30, [sp], #160
  40678c:	ret
  406790:	ldr	x0, [x24, #8]
  406794:	add	x4, sp, #0x78
  406798:	add	x3, sp, #0x70
  40679c:	mov	x2, #0x0                   	// #0
  4067a0:	mov	x1, #0x0                   	// #0
  4067a4:	bl	4014a0 <iconv@plt>
  4067a8:	cmn	x0, #0x1
  4067ac:	b.eq	406768 <ferror@plt+0x5188>  // b.none
  4067b0:	ldr	x1, [sp, #112]
  4067b4:	mov	x0, x25
  4067b8:	mov	x2, x23
  4067bc:	sub	x1, x1, x25
  4067c0:	blr	x20
  4067c4:	ldp	x25, x26, [sp, #64]
  4067c8:	b	4066b8 <ferror@plt+0x50d8>
  4067cc:	mov	x2, x23
  4067d0:	mov	w0, w19
  4067d4:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4067d8:	add	x1, x1, #0xe70
  4067dc:	blr	x21
  4067e0:	b	4066b8 <ferror@plt+0x50d8>
  4067e4:	mov	x0, x25
  4067e8:	mov	x1, x26
  4067ec:	bl	401550 <iconv_open@plt>
  4067f0:	str	x0, [x24, #8]
  4067f4:	cmn	x0, #0x1
  4067f8:	b.eq	40681c <ferror@plt+0x523c>  // b.none
  4067fc:	ldr	w4, [x24, #4]
  406800:	b	4066f8 <ferror@plt+0x5118>
  406804:	mov	x2, x23
  406808:	mov	w0, w19
  40680c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406810:	add	x1, x1, #0xe90
  406814:	blr	x21
  406818:	b	4066b8 <ferror@plt+0x50d8>
  40681c:	mov	x1, x26
  406820:	adrp	x0, 408000 <ferror@plt+0x6a20>
  406824:	add	x0, x0, #0xe68
  406828:	bl	401550 <iconv_open@plt>
  40682c:	ldr	w4, [x24, #4]
  406830:	str	x0, [x24, #8]
  406834:	b	4066f8 <ferror@plt+0x5118>
  406838:	stp	x29, x30, [sp, #-16]!
  40683c:	mov	x3, x2
  406840:	mov	x2, x1
  406844:	mov	x29, sp
  406848:	mov	x1, #0x1                   	// #1
  40684c:	bl	401530 <fwrite@plt>
  406850:	mov	x0, #0x0                   	// #0
  406854:	ldp	x29, x30, [sp], #16
  406858:	ret
  40685c:	nop
  406860:	stp	x29, x30, [sp, #-160]!
  406864:	cmp	w2, #0x0
  406868:	adrp	x4, 406000 <ferror@plt+0x4a20>
  40686c:	mov	x29, sp
  406870:	stp	x21, x22, [sp, #32]
  406874:	adrp	x22, 41b000 <ferror@plt+0x19a20>
  406878:	add	x4, x4, #0x548
  40687c:	ldr	w6, [x22, #936]
  406880:	adrp	x5, 406000 <ferror@plt+0x4a20>
  406884:	stp	x19, x20, [sp, #16]
  406888:	add	x5, x5, #0x5a0
  40688c:	mov	w19, w1
  406890:	stp	x23, x24, [sp, #48]
  406894:	csel	x20, x5, x4, ne  // ne = any
  406898:	mov	x23, x0
  40689c:	add	x21, x22, #0x3a8
  4068a0:	cbz	w6, 4068f8 <ferror@plt+0x5318>
  4068a4:	ldr	w3, [x21, #4]
  4068a8:	cbnz	w3, 4068b8 <ferror@plt+0x52d8>
  4068ac:	ldr	x0, [x21, #8]
  4068b0:	cmn	x0, #0x1
  4068b4:	b.eq	4069f0 <ferror@plt+0x5410>  // b.none
  4068b8:	cmp	w19, #0x7f
  4068bc:	b.hi	406934 <ferror@plt+0x5354>  // b.pmore
  4068c0:	strb	w19, [sp, #88]
  4068c4:	add	x22, sp, #0x58
  4068c8:	mov	x5, #0x1                   	// #1
  4068cc:	cbz	w3, 406958 <ferror@plt+0x5378>
  4068d0:	mov	x3, x23
  4068d4:	mov	x2, x5
  4068d8:	mov	x0, x22
  4068dc:	mov	x1, #0x1                   	// #1
  4068e0:	bl	401530 <fwrite@plt>
  4068e4:	ldp	x19, x20, [sp, #16]
  4068e8:	ldp	x21, x22, [sp, #32]
  4068ec:	ldp	x23, x24, [sp, #48]
  4068f0:	ldp	x29, x30, [sp], #160
  4068f4:	ret
  4068f8:	adrp	x24, 408000 <ferror@plt+0x6a20>
  4068fc:	add	x24, x24, #0xe60
  406900:	str	x25, [sp, #64]
  406904:	bl	407c68 <ferror@plt+0x6688>
  406908:	mov	x1, x24
  40690c:	mov	x25, x0
  406910:	bl	401490 <strcmp@plt>
  406914:	cmp	w0, #0x0
  406918:	cset	w3, eq  // eq = none
  40691c:	str	w3, [x21, #4]
  406920:	cbnz	w0, 406a08 <ferror@plt+0x5428>
  406924:	mov	w0, #0x1                   	// #1
  406928:	str	w0, [x22, #936]
  40692c:	ldr	x25, [sp, #64]
  406930:	b	4068a8 <ferror@plt+0x52c8>
  406934:	add	x22, sp, #0x58
  406938:	mov	w1, w19
  40693c:	mov	x0, x22
  406940:	mov	w2, #0x6                   	// #6
  406944:	bl	406a60 <ferror@plt+0x5480>
  406948:	sxtw	x5, w0
  40694c:	tbnz	w5, #31, 406a28 <ferror@plt+0x5448>
  406950:	ldr	w3, [x21, #4]
  406954:	cbnz	w3, 4068d0 <ferror@plt+0x52f0>
  406958:	ldr	x0, [x21, #8]
  40695c:	mov	x6, #0x19                  	// #25
  406960:	add	x1, sp, #0x60
  406964:	add	x4, sp, #0x78
  406968:	add	x3, sp, #0x70
  40696c:	add	x24, sp, #0x80
  406970:	add	x2, sp, #0x68
  406974:	stp	x22, x5, [sp, #96]
  406978:	stp	x24, x6, [sp, #112]
  40697c:	bl	4014a0 <iconv@plt>
  406980:	ldr	x1, [sp, #104]
  406984:	cmp	x1, #0x0
  406988:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  40698c:	b.ne	4069b4 <ferror@plt+0x53d4>  // b.any
  406990:	mov	x2, x23
  406994:	mov	w0, w19
  406998:	mov	x1, #0x0                   	// #0
  40699c:	blr	x20
  4069a0:	ldp	x19, x20, [sp, #16]
  4069a4:	ldp	x21, x22, [sp, #32]
  4069a8:	ldp	x23, x24, [sp, #48]
  4069ac:	ldp	x29, x30, [sp], #160
  4069b0:	ret
  4069b4:	ldr	x0, [x21, #8]
  4069b8:	add	x4, sp, #0x78
  4069bc:	add	x3, sp, #0x70
  4069c0:	mov	x2, #0x0                   	// #0
  4069c4:	mov	x1, #0x0                   	// #0
  4069c8:	bl	4014a0 <iconv@plt>
  4069cc:	cmn	x0, #0x1
  4069d0:	b.eq	406990 <ferror@plt+0x53b0>  // b.none
  4069d4:	ldr	x2, [sp, #112]
  4069d8:	mov	x3, x23
  4069dc:	mov	x0, x24
  4069e0:	mov	x1, #0x1                   	// #1
  4069e4:	sub	x2, x2, x24
  4069e8:	bl	401530 <fwrite@plt>
  4069ec:	b	4068e4 <ferror@plt+0x5304>
  4069f0:	mov	x2, x23
  4069f4:	mov	w0, w19
  4069f8:	adrp	x1, 408000 <ferror@plt+0x6a20>
  4069fc:	add	x1, x1, #0xe70
  406a00:	blr	x20
  406a04:	b	4068e4 <ferror@plt+0x5304>
  406a08:	mov	x0, x25
  406a0c:	mov	x1, x24
  406a10:	bl	401550 <iconv_open@plt>
  406a14:	str	x0, [x21, #8]
  406a18:	cmn	x0, #0x1
  406a1c:	b.eq	406a40 <ferror@plt+0x5460>  // b.none
  406a20:	ldr	w3, [x21, #4]
  406a24:	b	406924 <ferror@plt+0x5344>
  406a28:	mov	x2, x23
  406a2c:	mov	w0, w19
  406a30:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406a34:	add	x1, x1, #0xe90
  406a38:	blr	x20
  406a3c:	b	4068e4 <ferror@plt+0x5304>
  406a40:	mov	x1, x24
  406a44:	adrp	x0, 408000 <ferror@plt+0x6a20>
  406a48:	add	x0, x0, #0xe68
  406a4c:	bl	401550 <iconv_open@plt>
  406a50:	ldr	w3, [x21, #4]
  406a54:	str	x0, [x21, #8]
  406a58:	b	406924 <ferror@plt+0x5344>
  406a5c:	nop
  406a60:	cmp	w1, #0x7f
  406a64:	mov	x3, x0
  406a68:	b.ls	406b0c <ferror@plt+0x552c>  // b.plast
  406a6c:	cmp	w1, #0x7ff
  406a70:	b.ls	406acc <ferror@plt+0x54ec>  // b.plast
  406a74:	mov	w0, #0xffff                	// #65535
  406a78:	cmp	w1, w0
  406a7c:	b.hi	406adc <ferror@plt+0x54fc>  // b.pmore
  406a80:	mov	w0, #0xffff2800            	// #-55296
  406a84:	add	w0, w1, w0
  406a88:	cmp	w0, #0x7ff
  406a8c:	b.ls	406b14 <ferror@plt+0x5534>  // b.plast
  406a90:	cmp	w2, #0x2
  406a94:	b.le	406b0c <ferror@plt+0x552c>
  406a98:	mov	w0, #0x3                   	// #3
  406a9c:	lsr	w4, w1, #6
  406aa0:	and	w2, w1, #0x3f
  406aa4:	orr	w1, w4, #0x800
  406aa8:	orr	w2, w2, #0xffffff80
  406aac:	strb	w2, [x3, #2]
  406ab0:	and	w2, w1, #0x3f
  406ab4:	lsr	w1, w1, #6
  406ab8:	orr	w2, w2, #0xffffff80
  406abc:	orr	w1, w1, #0xc0
  406ac0:	strb	w1, [x3]
  406ac4:	strb	w2, [x3, #1]
  406ac8:	ret
  406acc:	cmp	w2, #0x1
  406ad0:	b.le	406b0c <ferror@plt+0x552c>
  406ad4:	mov	w0, #0x2                   	// #2
  406ad8:	b	406ab0 <ferror@plt+0x54d0>
  406adc:	mov	w0, #0x10ffff              	// #1114111
  406ae0:	cmp	w1, w0
  406ae4:	b.hi	406b14 <ferror@plt+0x5534>  // b.pmore
  406ae8:	cmp	w2, #0x3
  406aec:	b.le	406b0c <ferror@plt+0x552c>
  406af0:	lsr	w0, w1, #6
  406af4:	and	w2, w1, #0x3f
  406af8:	orr	w2, w2, #0xffffff80
  406afc:	orr	w1, w0, #0x10000
  406b00:	mov	w0, #0x4                   	// #4
  406b04:	strb	w2, [x3, #3]
  406b08:	b	406a9c <ferror@plt+0x54bc>
  406b0c:	mov	w0, #0xfffffffe            	// #-2
  406b10:	ret
  406b14:	mov	w0, #0xffffffff            	// #-1
  406b18:	ret
  406b1c:	nop
  406b20:	sub	sp, sp, #0x50
  406b24:	stp	x29, x30, [sp, #32]
  406b28:	add	x29, sp, #0x20
  406b2c:	stp	x19, x20, [sp, #48]
  406b30:	mov	x19, x5
  406b34:	mov	x20, x4
  406b38:	str	x21, [sp, #64]
  406b3c:	mov	x5, x3
  406b40:	mov	x21, x0
  406b44:	cbz	x1, 406d20 <ferror@plt+0x5740>
  406b48:	mov	x4, x2
  406b4c:	mov	x3, x1
  406b50:	adrp	x2, 408000 <ferror@plt+0x6a20>
  406b54:	mov	w1, #0x1                   	// #1
  406b58:	add	x2, x2, #0xea8
  406b5c:	bl	401480 <__fprintf_chk@plt>
  406b60:	mov	w2, #0x5                   	// #5
  406b64:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406b68:	mov	x0, #0x0                   	// #0
  406b6c:	add	x1, x1, #0xec0
  406b70:	bl	401560 <dcgettext@plt>
  406b74:	mov	x3, x0
  406b78:	mov	w4, #0x7e3                 	// #2019
  406b7c:	mov	w1, #0x1                   	// #1
  406b80:	mov	x0, x21
  406b84:	adrp	x2, 409000 <ferror@plt+0x7a20>
  406b88:	add	x2, x2, #0x1c0
  406b8c:	bl	401480 <__fprintf_chk@plt>
  406b90:	mov	w2, #0x5                   	// #5
  406b94:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406b98:	mov	x0, #0x0                   	// #0
  406b9c:	add	x1, x1, #0xec8
  406ba0:	bl	401560 <dcgettext@plt>
  406ba4:	mov	x1, x21
  406ba8:	bl	401570 <fputs_unlocked@plt>
  406bac:	cmp	x19, #0x5
  406bb0:	b.eq	406d3c <ferror@plt+0x575c>  // b.none
  406bb4:	b.hi	406c08 <ferror@plt+0x5628>  // b.pmore
  406bb8:	cmp	x19, #0x2
  406bbc:	b.eq	406d7c <ferror@plt+0x579c>  // b.none
  406bc0:	b.ls	406c7c <ferror@plt+0x569c>  // b.plast
  406bc4:	cmp	x19, #0x3
  406bc8:	b.eq	406dfc <ferror@plt+0x581c>  // b.none
  406bcc:	mov	w2, #0x5                   	// #5
  406bd0:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406bd4:	mov	x0, #0x0                   	// #0
  406bd8:	add	x1, x1, #0xfe0
  406bdc:	bl	401560 <dcgettext@plt>
  406be0:	mov	x2, x0
  406be4:	ldp	x3, x4, [x20]
  406be8:	mov	x0, x21
  406bec:	ldp	x5, x6, [x20, #16]
  406bf0:	mov	w1, #0x1                   	// #1
  406bf4:	ldp	x29, x30, [sp, #32]
  406bf8:	ldp	x19, x20, [sp, #48]
  406bfc:	ldr	x21, [sp, #64]
  406c00:	add	sp, sp, #0x50
  406c04:	b	401480 <__fprintf_chk@plt>
  406c08:	cmp	x19, #0x8
  406c0c:	b.eq	406e38 <ferror@plt+0x5858>  // b.none
  406c10:	b.ls	406cc0 <ferror@plt+0x56e0>  // b.plast
  406c14:	cmp	x19, #0x9
  406c18:	b.ne	406dec <ferror@plt+0x580c>  // b.any
  406c1c:	adrp	x1, 409000 <ferror@plt+0x7a20>
  406c20:	add	x1, x1, #0xb0
  406c24:	mov	w2, #0x5                   	// #5
  406c28:	mov	x0, #0x0                   	// #0
  406c2c:	bl	401560 <dcgettext@plt>
  406c30:	ldp	x7, x8, [x20, #32]
  406c34:	mov	x2, x0
  406c38:	ldp	x3, x4, [x20]
  406c3c:	mov	x0, x21
  406c40:	ldp	x5, x6, [x20, #16]
  406c44:	str	x8, [sp]
  406c48:	mov	w1, #0x1                   	// #1
  406c4c:	ldr	x8, [x20, #48]
  406c50:	str	x8, [sp, #8]
  406c54:	ldr	x8, [x20, #56]
  406c58:	str	x8, [sp, #16]
  406c5c:	ldr	x8, [x20, #64]
  406c60:	str	x8, [sp, #24]
  406c64:	bl	401480 <__fprintf_chk@plt>
  406c68:	ldp	x29, x30, [sp, #32]
  406c6c:	ldp	x19, x20, [sp, #48]
  406c70:	ldr	x21, [sp, #64]
  406c74:	add	sp, sp, #0x50
  406c78:	ret
  406c7c:	cbz	x19, 406d0c <ferror@plt+0x572c>
  406c80:	cmp	x19, #0x1
  406c84:	b.ne	406dec <ferror@plt+0x580c>  // b.any
  406c88:	mov	w2, #0x5                   	// #5
  406c8c:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406c90:	mov	x0, #0x0                   	// #0
  406c94:	add	x1, x1, #0xf98
  406c98:	bl	401560 <dcgettext@plt>
  406c9c:	mov	x2, x0
  406ca0:	mov	w1, w19
  406ca4:	mov	x0, x21
  406ca8:	ldr	x3, [x20]
  406cac:	ldp	x29, x30, [sp, #32]
  406cb0:	ldp	x19, x20, [sp, #48]
  406cb4:	ldr	x21, [sp, #64]
  406cb8:	add	sp, sp, #0x50
  406cbc:	b	401480 <__fprintf_chk@plt>
  406cc0:	cmp	x19, #0x6
  406cc4:	b.eq	406db4 <ferror@plt+0x57d4>  // b.none
  406cc8:	cmp	x19, #0x7
  406ccc:	b.ne	406dec <ferror@plt+0x580c>  // b.any
  406cd0:	mov	w2, #0x5                   	// #5
  406cd4:	adrp	x1, 409000 <ferror@plt+0x7a20>
  406cd8:	mov	x0, #0x0                   	// #0
  406cdc:	add	x1, x1, #0x50
  406ce0:	bl	401560 <dcgettext@plt>
  406ce4:	mov	x2, x0
  406ce8:	ldp	x7, x8, [x20, #32]
  406cec:	mov	x0, x21
  406cf0:	ldp	x3, x4, [x20]
  406cf4:	mov	w1, #0x1                   	// #1
  406cf8:	ldp	x5, x6, [x20, #16]
  406cfc:	str	x8, [sp]
  406d00:	ldr	x8, [x20, #48]
  406d04:	str	x8, [sp, #8]
  406d08:	bl	401480 <__fprintf_chk@plt>
  406d0c:	ldp	x29, x30, [sp, #32]
  406d10:	ldp	x19, x20, [sp, #48]
  406d14:	ldr	x21, [sp, #64]
  406d18:	add	sp, sp, #0x50
  406d1c:	ret
  406d20:	mov	x4, x3
  406d24:	mov	w1, #0x1                   	// #1
  406d28:	mov	x3, x2
  406d2c:	adrp	x2, 408000 <ferror@plt+0x6a20>
  406d30:	add	x2, x2, #0xeb8
  406d34:	bl	401480 <__fprintf_chk@plt>
  406d38:	b	406b60 <ferror@plt+0x5580>
  406d3c:	mov	w2, w19
  406d40:	adrp	x1, 409000 <ferror@plt+0x7a20>
  406d44:	mov	x0, #0x0                   	// #0
  406d48:	add	x1, x1, #0x0
  406d4c:	bl	401560 <dcgettext@plt>
  406d50:	mov	x2, x0
  406d54:	ldp	x3, x4, [x20]
  406d58:	mov	x0, x21
  406d5c:	ldp	x5, x6, [x20, #16]
  406d60:	mov	w1, #0x1                   	// #1
  406d64:	ldp	x29, x30, [sp, #32]
  406d68:	ldr	x7, [x20, #32]
  406d6c:	ldp	x19, x20, [sp, #48]
  406d70:	ldr	x21, [sp, #64]
  406d74:	add	sp, sp, #0x50
  406d78:	b	401480 <__fprintf_chk@plt>
  406d7c:	mov	w2, #0x5                   	// #5
  406d80:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406d84:	mov	x0, #0x0                   	// #0
  406d88:	add	x1, x1, #0xfa8
  406d8c:	bl	401560 <dcgettext@plt>
  406d90:	mov	x2, x0
  406d94:	ldp	x3, x4, [x20]
  406d98:	mov	x0, x21
  406d9c:	ldp	x29, x30, [sp, #32]
  406da0:	mov	w1, #0x1                   	// #1
  406da4:	ldp	x19, x20, [sp, #48]
  406da8:	ldr	x21, [sp, #64]
  406dac:	add	sp, sp, #0x50
  406db0:	b	401480 <__fprintf_chk@plt>
  406db4:	mov	w2, #0x5                   	// #5
  406db8:	adrp	x1, 409000 <ferror@plt+0x7a20>
  406dbc:	mov	x0, #0x0                   	// #0
  406dc0:	add	x1, x1, #0x28
  406dc4:	bl	401560 <dcgettext@plt>
  406dc8:	mov	x2, x0
  406dcc:	ldp	x3, x4, [x20]
  406dd0:	mov	x0, x21
  406dd4:	ldp	x5, x6, [x20, #16]
  406dd8:	mov	w1, #0x1                   	// #1
  406ddc:	ldp	x7, x8, [x20, #32]
  406de0:	str	x8, [sp]
  406de4:	bl	401480 <__fprintf_chk@plt>
  406de8:	b	406d0c <ferror@plt+0x572c>
  406dec:	adrp	x1, 409000 <ferror@plt+0x7a20>
  406df0:	mov	w2, #0x5                   	// #5
  406df4:	add	x1, x1, #0xe8
  406df8:	b	406c28 <ferror@plt+0x5648>
  406dfc:	mov	w2, #0x5                   	// #5
  406e00:	adrp	x1, 408000 <ferror@plt+0x6a20>
  406e04:	mov	x0, #0x0                   	// #0
  406e08:	add	x1, x1, #0xfc0
  406e0c:	bl	401560 <dcgettext@plt>
  406e10:	mov	x2, x0
  406e14:	ldp	x3, x4, [x20]
  406e18:	mov	x0, x21
  406e1c:	ldr	x5, [x20, #16]
  406e20:	mov	w1, #0x1                   	// #1
  406e24:	ldp	x29, x30, [sp, #32]
  406e28:	ldp	x19, x20, [sp, #48]
  406e2c:	ldr	x21, [sp, #64]
  406e30:	add	sp, sp, #0x50
  406e34:	b	401480 <__fprintf_chk@plt>
  406e38:	mov	w2, #0x5                   	// #5
  406e3c:	adrp	x1, 409000 <ferror@plt+0x7a20>
  406e40:	mov	x0, #0x0                   	// #0
  406e44:	add	x1, x1, #0x80
  406e48:	bl	401560 <dcgettext@plt>
  406e4c:	mov	x2, x0
  406e50:	ldp	x7, x8, [x20, #32]
  406e54:	mov	x0, x21
  406e58:	ldp	x3, x4, [x20]
  406e5c:	mov	w1, #0x1                   	// #1
  406e60:	ldp	x5, x6, [x20, #16]
  406e64:	str	x8, [sp]
  406e68:	ldr	x8, [x20, #48]
  406e6c:	str	x8, [sp, #8]
  406e70:	ldr	x8, [x20, #56]
  406e74:	str	x8, [sp, #16]
  406e78:	bl	401480 <__fprintf_chk@plt>
  406e7c:	b	406d0c <ferror@plt+0x572c>
  406e80:	ldr	x5, [x4]
  406e84:	cbz	x5, 406ea0 <ferror@plt+0x58c0>
  406e88:	mov	x5, #0x0                   	// #0
  406e8c:	nop
  406e90:	add	x5, x5, #0x1
  406e94:	ldr	x6, [x4, x5, lsl #3]
  406e98:	cbnz	x6, 406e90 <ferror@plt+0x58b0>
  406e9c:	b	406b20 <ferror@plt+0x5540>
  406ea0:	mov	x5, #0x0                   	// #0
  406ea4:	b	406b20 <ferror@plt+0x5540>
  406ea8:	stp	x29, x30, [sp, #-96]!
  406eac:	mov	x29, sp
  406eb0:	ldp	x6, x8, [x4]
  406eb4:	ldr	w7, [x4, #24]
  406eb8:	add	x5, x6, #0xf
  406ebc:	and	x5, x5, #0xfffffffffffffff8
  406ec0:	tbnz	w7, #31, 406fa8 <ferror@plt+0x59c8>
  406ec4:	ldr	x4, [x6]
  406ec8:	str	x4, [sp, #16]
  406ecc:	cbz	x4, 406ff8 <ferror@plt+0x5a18>
  406ed0:	add	x4, x5, #0xf
  406ed4:	ldr	x5, [x5]
  406ed8:	str	x5, [sp, #24]
  406edc:	and	x4, x4, #0xfffffffffffffff8
  406ee0:	cbz	x5, 406fe4 <ferror@plt+0x5a04>
  406ee4:	add	x5, x4, #0xf
  406ee8:	and	x5, x5, #0xfffffffffffffff8
  406eec:	ldr	x4, [x4]
  406ef0:	str	x4, [sp, #32]
  406ef4:	cbz	x4, 406f94 <ferror@plt+0x59b4>
  406ef8:	add	x6, x5, #0xf
  406efc:	and	x6, x6, #0xfffffffffffffff8
  406f00:	ldr	x4, [x5]
  406f04:	str	x4, [sp, #40]
  406f08:	cbz	x4, 40700c <ferror@plt+0x5a2c>
  406f0c:	ldr	x5, [x6]
  406f10:	str	x5, [sp, #48]
  406f14:	add	x4, x6, #0xf
  406f18:	and	x4, x4, #0xfffffffffffffff8
  406f1c:	cbz	x5, 407020 <ferror@plt+0x5a40>
  406f20:	add	x6, x4, #0xf
  406f24:	and	x6, x6, #0xfffffffffffffff8
  406f28:	ldr	x4, [x4]
  406f2c:	str	x4, [sp, #56]
  406f30:	cbz	x4, 407028 <ferror@plt+0x5a48>
  406f34:	ldr	x5, [x6]
  406f38:	str	x5, [sp, #64]
  406f3c:	add	x4, x6, #0xf
  406f40:	and	x4, x4, #0xfffffffffffffff8
  406f44:	cbz	x5, 407030 <ferror@plt+0x5a50>
  406f48:	add	x5, x4, #0xf
  406f4c:	and	x5, x5, #0xfffffffffffffff8
  406f50:	ldr	x4, [x4]
  406f54:	str	x4, [sp, #72]
  406f58:	cbz	x4, 407038 <ferror@plt+0x5a58>
  406f5c:	add	x6, x5, #0xf
  406f60:	and	x6, x6, #0xfffffffffffffff8
  406f64:	ldr	x4, [x5]
  406f68:	str	x4, [sp, #80]
  406f6c:	cbz	x4, 407040 <ferror@plt+0x5a60>
  406f70:	ldr	x4, [x6]
  406f74:	str	x4, [sp, #88]
  406f78:	cmp	x4, #0x0
  406f7c:	cset	x5, ne  // ne = any
  406f80:	add	x5, x5, #0x9
  406f84:	add	x4, sp, #0x10
  406f88:	bl	406b20 <ferror@plt+0x5540>
  406f8c:	ldp	x29, x30, [sp], #96
  406f90:	ret
  406f94:	add	x4, sp, #0x10
  406f98:	mov	x5, #0x2                   	// #2
  406f9c:	bl	406b20 <ferror@plt+0x5540>
  406fa0:	ldp	x29, x30, [sp], #96
  406fa4:	ret
  406fa8:	add	w4, w7, #0x8
  406fac:	cmp	w4, #0x0
  406fb0:	b.gt	406ec4 <ferror@plt+0x58e4>
  406fb4:	ldr	x9, [x8, w7, sxtw]
  406fb8:	str	x9, [sp, #16]
  406fbc:	cbz	x9, 406ff8 <ferror@plt+0x5a18>
  406fc0:	cbz	w4, 407170 <ferror@plt+0x5b90>
  406fc4:	add	w9, w7, #0x10
  406fc8:	cmp	w9, #0x0
  406fcc:	b.le	407048 <ferror@plt+0x5a68>
  406fd0:	mov	x4, x5
  406fd4:	mov	x5, x6
  406fd8:	ldr	x5, [x5]
  406fdc:	str	x5, [sp, #24]
  406fe0:	cbnz	x5, 406ee4 <ferror@plt+0x5904>
  406fe4:	add	x4, sp, #0x10
  406fe8:	mov	x5, #0x1                   	// #1
  406fec:	bl	406b20 <ferror@plt+0x5540>
  406ff0:	ldp	x29, x30, [sp], #96
  406ff4:	ret
  406ff8:	add	x4, sp, #0x10
  406ffc:	mov	x5, #0x0                   	// #0
  407000:	bl	406b20 <ferror@plt+0x5540>
  407004:	ldp	x29, x30, [sp], #96
  407008:	ret
  40700c:	add	x4, sp, #0x10
  407010:	mov	x5, #0x3                   	// #3
  407014:	bl	406b20 <ferror@plt+0x5540>
  407018:	ldp	x29, x30, [sp], #96
  40701c:	ret
  407020:	mov	x5, #0x4                   	// #4
  407024:	b	406f84 <ferror@plt+0x59a4>
  407028:	mov	x5, #0x5                   	// #5
  40702c:	b	406f84 <ferror@plt+0x59a4>
  407030:	mov	x5, #0x6                   	// #6
  407034:	b	406f84 <ferror@plt+0x59a4>
  407038:	mov	x5, #0x7                   	// #7
  40703c:	b	406f84 <ferror@plt+0x59a4>
  407040:	mov	x5, #0x8                   	// #8
  407044:	b	406f84 <ferror@plt+0x59a4>
  407048:	ldr	x4, [x8, w4, sxtw]
  40704c:	str	x4, [sp, #24]
  407050:	cbz	x4, 406fe4 <ferror@plt+0x5a04>
  407054:	cbz	w9, 407198 <ferror@plt+0x5bb8>
  407058:	add	w10, w7, #0x18
  40705c:	mov	x4, x6
  407060:	cmp	w10, #0x0
  407064:	b.gt	406eec <ferror@plt+0x590c>
  407068:	ldr	x4, [x8, w9, sxtw]
  40706c:	str	x4, [sp, #32]
  407070:	cbz	x4, 406f94 <ferror@plt+0x59b4>
  407074:	cbz	w10, 407190 <ferror@plt+0x5bb0>
  407078:	add	w4, w7, #0x20
  40707c:	cmp	w4, #0x0
  407080:	b.le	407094 <ferror@plt+0x5ab4>
  407084:	add	x4, x6, #0xf
  407088:	mov	x5, x6
  40708c:	and	x6, x4, #0xfffffffffffffff8
  407090:	b	406f00 <ferror@plt+0x5920>
  407094:	ldr	x5, [x8, w10, sxtw]
  407098:	str	x5, [sp, #40]
  40709c:	cbz	x5, 40700c <ferror@plt+0x5a2c>
  4070a0:	cbz	w4, 406f0c <ferror@plt+0x592c>
  4070a4:	add	w5, w7, #0x28
  4070a8:	cmp	w5, #0x0
  4070ac:	b.gt	406f0c <ferror@plt+0x592c>
  4070b0:	ldr	x4, [x8, w4, sxtw]
  4070b4:	str	x4, [sp, #48]
  4070b8:	cbz	x4, 407020 <ferror@plt+0x5a40>
  4070bc:	cbz	w5, 407188 <ferror@plt+0x5ba8>
  4070c0:	add	w4, w7, #0x30
  4070c4:	cmp	w4, #0x0
  4070c8:	b.le	4070dc <ferror@plt+0x5afc>
  4070cc:	add	x5, x6, #0xf
  4070d0:	mov	x4, x6
  4070d4:	and	x6, x5, #0xfffffffffffffff8
  4070d8:	b	406f28 <ferror@plt+0x5948>
  4070dc:	ldr	x5, [x8, w5, sxtw]
  4070e0:	str	x5, [sp, #56]
  4070e4:	cbz	x5, 407028 <ferror@plt+0x5a48>
  4070e8:	cbz	w4, 406f34 <ferror@plt+0x5954>
  4070ec:	add	w5, w7, #0x38
  4070f0:	cmp	w5, #0x0
  4070f4:	b.gt	406f34 <ferror@plt+0x5954>
  4070f8:	ldr	x4, [x8, w4, sxtw]
  4070fc:	str	x4, [sp, #64]
  407100:	cbz	x4, 407030 <ferror@plt+0x5a50>
  407104:	cbz	w5, 407180 <ferror@plt+0x5ba0>
  407108:	add	w9, w7, #0x40
  40710c:	cmp	w9, #0x0
  407110:	b.le	407124 <ferror@plt+0x5b44>
  407114:	add	x5, x6, #0xf
  407118:	mov	x4, x6
  40711c:	and	x5, x5, #0xfffffffffffffff8
  407120:	b	406f50 <ferror@plt+0x5970>
  407124:	ldr	x4, [x8, w5, sxtw]
  407128:	str	x4, [sp, #72]
  40712c:	cbz	x4, 407038 <ferror@plt+0x5a58>
  407130:	cbz	w9, 407178 <ferror@plt+0x5b98>
  407134:	add	w4, w7, #0x48
  407138:	cmp	w4, #0x0
  40713c:	b.le	407150 <ferror@plt+0x5b70>
  407140:	add	x4, x6, #0xf
  407144:	mov	x5, x6
  407148:	and	x6, x4, #0xfffffffffffffff8
  40714c:	b	406f64 <ferror@plt+0x5984>
  407150:	ldr	x5, [x8, w9, sxtw]
  407154:	str	x5, [sp, #80]
  407158:	cbz	x5, 407040 <ferror@plt+0x5a60>
  40715c:	cbz	w4, 406f70 <ferror@plt+0x5990>
  407160:	add	x8, x8, w4, sxtw
  407164:	cmn	w7, #0x4f
  407168:	csel	x6, x8, x6, lt  // lt = tstop
  40716c:	b	406f70 <ferror@plt+0x5990>
  407170:	mov	x5, x6
  407174:	b	406ed0 <ferror@plt+0x58f0>
  407178:	mov	x5, x6
  40717c:	b	406f5c <ferror@plt+0x597c>
  407180:	mov	x4, x6
  407184:	b	406f48 <ferror@plt+0x5968>
  407188:	mov	x4, x6
  40718c:	b	406f20 <ferror@plt+0x5940>
  407190:	mov	x5, x6
  407194:	b	406ef8 <ferror@plt+0x5918>
  407198:	mov	x4, x6
  40719c:	b	406ee4 <ferror@plt+0x5904>
  4071a0:	stp	x29, x30, [sp, #-288]!
  4071a4:	mov	w10, #0xffffffe0            	// #-32
  4071a8:	mov	w9, #0xffffff80            	// #-128
  4071ac:	mov	x29, sp
  4071b0:	add	x11, sp, #0x100
  4071b4:	add	x12, sp, #0x120
  4071b8:	stp	x12, x12, [sp, #16]
  4071bc:	str	x11, [sp, #32]
  4071c0:	stp	w10, w9, [sp, #40]
  4071c4:	str	x4, [sp, #48]
  4071c8:	str	q0, [sp, #128]
  4071cc:	str	q1, [sp, #144]
  4071d0:	str	q2, [sp, #160]
  4071d4:	str	q3, [sp, #176]
  4071d8:	str	q4, [sp, #192]
  4071dc:	str	q5, [sp, #208]
  4071e0:	str	q6, [sp, #224]
  4071e4:	str	q7, [sp, #240]
  4071e8:	stp	x4, x5, [sp, #256]
  4071ec:	stp	x6, x7, [sp, #272]
  4071f0:	cbz	x4, 4072e0 <ferror@plt+0x5d00>
  4071f4:	str	x5, [sp, #56]
  4071f8:	cbz	x5, 4072d8 <ferror@plt+0x5cf8>
  4071fc:	str	x6, [sp, #64]
  407200:	mov	x5, #0x2                   	// #2
  407204:	cbz	x6, 407278 <ferror@plt+0x5c98>
  407208:	str	x7, [sp, #72]
  40720c:	mov	x5, #0x3                   	// #3
  407210:	cbz	x7, 407278 <ferror@plt+0x5c98>
  407214:	ldr	x4, [sp, #288]
  407218:	str	x4, [sp, #80]
  40721c:	mov	x5, #0x4                   	// #4
  407220:	cbz	x4, 407278 <ferror@plt+0x5c98>
  407224:	ldr	x5, [sp, #296]
  407228:	str	x5, [sp, #88]
  40722c:	add	x4, sp, #0x130
  407230:	cbz	x5, 407288 <ferror@plt+0x5ca8>
  407234:	ldr	x5, [x4]
  407238:	str	x5, [sp, #96]
  40723c:	add	x4, x4, #0x8
  407240:	cbz	x5, 40729c <ferror@plt+0x5cbc>
  407244:	ldr	x5, [x4]
  407248:	str	x5, [sp, #104]
  40724c:	add	x4, x4, #0x8
  407250:	cbz	x5, 4072b0 <ferror@plt+0x5cd0>
  407254:	ldr	x5, [x4]
  407258:	str	x5, [sp, #112]
  40725c:	add	x4, x4, #0x8
  407260:	cbz	x5, 4072c4 <ferror@plt+0x5ce4>
  407264:	ldr	x4, [x4]
  407268:	str	x4, [sp, #120]
  40726c:	cmp	x4, #0x0
  407270:	cset	x5, ne  // ne = any
  407274:	add	x5, x5, #0x9
  407278:	add	x4, sp, #0x30
  40727c:	bl	406b20 <ferror@plt+0x5540>
  407280:	ldp	x29, x30, [sp], #288
  407284:	ret
  407288:	add	x4, sp, #0x30
  40728c:	mov	x5, #0x5                   	// #5
  407290:	bl	406b20 <ferror@plt+0x5540>
  407294:	ldp	x29, x30, [sp], #288
  407298:	ret
  40729c:	add	x4, sp, #0x30
  4072a0:	mov	x5, #0x6                   	// #6
  4072a4:	bl	406b20 <ferror@plt+0x5540>
  4072a8:	ldp	x29, x30, [sp], #288
  4072ac:	ret
  4072b0:	add	x4, sp, #0x30
  4072b4:	mov	x5, #0x7                   	// #7
  4072b8:	bl	406b20 <ferror@plt+0x5540>
  4072bc:	ldp	x29, x30, [sp], #288
  4072c0:	ret
  4072c4:	add	x4, sp, #0x30
  4072c8:	mov	x5, #0x8                   	// #8
  4072cc:	bl	406b20 <ferror@plt+0x5540>
  4072d0:	ldp	x29, x30, [sp], #288
  4072d4:	ret
  4072d8:	mov	x5, #0x1                   	// #1
  4072dc:	b	407278 <ferror@plt+0x5c98>
  4072e0:	mov	x5, #0x0                   	// #0
  4072e4:	b	407278 <ferror@plt+0x5c98>
  4072e8:	stp	x29, x30, [sp, #-16]!
  4072ec:	mov	w2, #0x5                   	// #5
  4072f0:	adrp	x1, 409000 <ferror@plt+0x7a20>
  4072f4:	mov	x29, sp
  4072f8:	add	x1, x1, #0x128
  4072fc:	mov	x0, #0x0                   	// #0
  407300:	bl	401560 <dcgettext@plt>
  407304:	mov	x1, x0
  407308:	adrp	x2, 409000 <ferror@plt+0x7a20>
  40730c:	mov	w0, #0x1                   	// #1
  407310:	add	x2, x2, #0x140
  407314:	bl	4013b0 <__printf_chk@plt>
  407318:	mov	w2, #0x5                   	// #5
  40731c:	adrp	x1, 409000 <ferror@plt+0x7a20>
  407320:	mov	x0, #0x0                   	// #0
  407324:	add	x1, x1, #0x158
  407328:	bl	401560 <dcgettext@plt>
  40732c:	mov	x1, x0
  407330:	adrp	x3, 408000 <ferror@plt+0x6a20>
  407334:	add	x3, x3, #0x6f8
  407338:	adrp	x2, 408000 <ferror@plt+0x6a20>
  40733c:	mov	w0, #0x1                   	// #1
  407340:	add	x2, x2, #0x720
  407344:	bl	4013b0 <__printf_chk@plt>
  407348:	mov	w2, #0x5                   	// #5
  40734c:	adrp	x1, 409000 <ferror@plt+0x7a20>
  407350:	mov	x0, #0x0                   	// #0
  407354:	add	x1, x1, #0x170
  407358:	bl	401560 <dcgettext@plt>
  40735c:	ldp	x29, x30, [sp], #16
  407360:	adrp	x1, 41b000 <ferror@plt+0x19a20>
  407364:	ldr	x1, [x1, #560]
  407368:	b	401570 <fputs_unlocked@plt>
  40736c:	nop
  407370:	stp	x29, x30, [sp, #-32]!
  407374:	umulh	x2, x0, x1
  407378:	mov	x29, sp
  40737c:	str	x19, [sp, #16]
  407380:	mul	x19, x0, x1
  407384:	cmp	x2, #0x0
  407388:	cset	x0, ne  // ne = any
  40738c:	tbnz	x19, #63, 4073b4 <ferror@plt+0x5dd4>
  407390:	cbnz	x0, 4073b4 <ferror@plt+0x5dd4>
  407394:	mov	x0, x19
  407398:	bl	401360 <malloc@plt>
  40739c:	cmp	x0, #0x0
  4073a0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4073a4:	b.ne	4073b4 <ferror@plt+0x5dd4>  // b.any
  4073a8:	ldr	x19, [sp, #16]
  4073ac:	ldp	x29, x30, [sp], #32
  4073b0:	ret
  4073b4:	bl	4076d0 <ferror@plt+0x60f0>
  4073b8:	stp	x29, x30, [sp, #-32]!
  4073bc:	umulh	x4, x1, x2
  4073c0:	mov	x29, sp
  4073c4:	str	x19, [sp, #16]
  4073c8:	mul	x19, x1, x2
  4073cc:	cmp	x4, #0x0
  4073d0:	cset	x1, ne  // ne = any
  4073d4:	tbnz	x19, #63, 40741c <ferror@plt+0x5e3c>
  4073d8:	cbnz	x1, 40741c <ferror@plt+0x5e3c>
  4073dc:	cmp	x19, #0x0
  4073e0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4073e4:	b.ne	407408 <ferror@plt+0x5e28>  // b.any
  4073e8:	mov	x1, x19
  4073ec:	bl	401400 <realloc@plt>
  4073f0:	cmp	x0, #0x0
  4073f4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4073f8:	b.ne	40741c <ferror@plt+0x5e3c>  // b.any
  4073fc:	ldr	x19, [sp, #16]
  407400:	ldp	x29, x30, [sp], #32
  407404:	ret
  407408:	bl	4014f0 <free@plt>
  40740c:	mov	x0, #0x0                   	// #0
  407410:	ldr	x19, [sp, #16]
  407414:	ldp	x29, x30, [sp], #32
  407418:	ret
  40741c:	bl	4076d0 <ferror@plt+0x60f0>
  407420:	stp	x29, x30, [sp, #-32]!
  407424:	mov	x4, x0
  407428:	mov	x29, sp
  40742c:	ldr	x3, [x1]
  407430:	str	x19, [sp, #16]
  407434:	cbz	x0, 407484 <ferror@plt+0x5ea4>
  407438:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  40743c:	movk	x5, #0x5554
  407440:	udiv	x5, x5, x2
  407444:	cmp	x5, x3
  407448:	b.ls	4074d0 <ferror@plt+0x5ef0>  // b.plast
  40744c:	add	x19, x3, #0x1
  407450:	add	x19, x19, x3, lsr #1
  407454:	str	x19, [x1]
  407458:	mul	x19, x2, x19
  40745c:	cbz	x19, 4074bc <ferror@plt+0x5edc>
  407460:	mov	x0, x4
  407464:	mov	x1, x19
  407468:	bl	401400 <realloc@plt>
  40746c:	cmp	x0, #0x0
  407470:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407474:	b.ne	4074d0 <ferror@plt+0x5ef0>  // b.any
  407478:	ldr	x19, [sp, #16]
  40747c:	ldp	x29, x30, [sp], #32
  407480:	ret
  407484:	cbz	x3, 4074a8 <ferror@plt+0x5ec8>
  407488:	umulh	x0, x3, x2
  40748c:	mul	x19, x3, x2
  407490:	cmp	x0, #0x0
  407494:	cset	x0, ne  // ne = any
  407498:	tbnz	x19, #63, 4074d0 <ferror@plt+0x5ef0>
  40749c:	cbnz	x0, 4074d0 <ferror@plt+0x5ef0>
  4074a0:	str	x3, [x1]
  4074a4:	b	407460 <ferror@plt+0x5e80>
  4074a8:	mov	x3, #0x80                  	// #128
  4074ac:	cmp	x2, x3
  4074b0:	udiv	x3, x3, x2
  4074b4:	cinc	x3, x3, hi  // hi = pmore
  4074b8:	b	407488 <ferror@plt+0x5ea8>
  4074bc:	bl	4014f0 <free@plt>
  4074c0:	mov	x0, #0x0                   	// #0
  4074c4:	ldr	x19, [sp, #16]
  4074c8:	ldp	x29, x30, [sp], #32
  4074cc:	ret
  4074d0:	bl	4076d0 <ferror@plt+0x60f0>
  4074d4:	nop
  4074d8:	stp	x29, x30, [sp, #-32]!
  4074dc:	mov	x29, sp
  4074e0:	str	x19, [sp, #16]
  4074e4:	mov	x19, x0
  4074e8:	bl	401360 <malloc@plt>
  4074ec:	cmp	x0, #0x0
  4074f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4074f4:	b.ne	407504 <ferror@plt+0x5f24>  // b.any
  4074f8:	ldr	x19, [sp, #16]
  4074fc:	ldp	x29, x30, [sp], #32
  407500:	ret
  407504:	bl	4076d0 <ferror@plt+0x60f0>
  407508:	stp	x29, x30, [sp, #-32]!
  40750c:	mov	x29, sp
  407510:	str	x19, [sp, #16]
  407514:	mov	x19, x0
  407518:	bl	401360 <malloc@plt>
  40751c:	cmp	x0, #0x0
  407520:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407524:	b.ne	407534 <ferror@plt+0x5f54>  // b.any
  407528:	ldr	x19, [sp, #16]
  40752c:	ldp	x29, x30, [sp], #32
  407530:	ret
  407534:	bl	4076d0 <ferror@plt+0x60f0>
  407538:	stp	x29, x30, [sp, #-32]!
  40753c:	cmp	x1, #0x0
  407540:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407544:	mov	x29, sp
  407548:	b.ne	407570 <ferror@plt+0x5f90>  // b.any
  40754c:	str	x19, [sp, #16]
  407550:	mov	x19, x1
  407554:	bl	401400 <realloc@plt>
  407558:	cmp	x0, #0x0
  40755c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407560:	b.ne	407580 <ferror@plt+0x5fa0>  // b.any
  407564:	ldr	x19, [sp, #16]
  407568:	ldp	x29, x30, [sp], #32
  40756c:	ret
  407570:	bl	4014f0 <free@plt>
  407574:	mov	x0, #0x0                   	// #0
  407578:	ldp	x29, x30, [sp], #32
  40757c:	ret
  407580:	bl	4076d0 <ferror@plt+0x60f0>
  407584:	nop
  407588:	stp	x29, x30, [sp, #-16]!
  40758c:	mov	x2, x1
  407590:	mov	x29, sp
  407594:	ldr	x1, [x1]
  407598:	cbz	x0, 4075c8 <ferror@plt+0x5fe8>
  40759c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4075a0:	movk	x3, #0x5553
  4075a4:	cmp	x1, x3
  4075a8:	b.hi	4075dc <ferror@plt+0x5ffc>  // b.pmore
  4075ac:	add	x3, x1, #0x1
  4075b0:	add	x1, x3, x1, lsr #1
  4075b4:	str	x1, [x2]
  4075b8:	bl	401400 <realloc@plt>
  4075bc:	cbz	x0, 4075dc <ferror@plt+0x5ffc>
  4075c0:	ldp	x29, x30, [sp], #16
  4075c4:	ret
  4075c8:	cmp	x1, #0x0
  4075cc:	cbnz	x1, 4075d8 <ferror@plt+0x5ff8>
  4075d0:	mov	x1, #0x80                  	// #128
  4075d4:	b	4075b4 <ferror@plt+0x5fd4>
  4075d8:	b.ge	4075b4 <ferror@plt+0x5fd4>  // b.tcont
  4075dc:	bl	4076d0 <ferror@plt+0x60f0>
  4075e0:	stp	x29, x30, [sp, #-32]!
  4075e4:	mov	x1, #0x1                   	// #1
  4075e8:	mov	x29, sp
  4075ec:	str	x19, [sp, #16]
  4075f0:	mov	x19, x0
  4075f4:	bl	4013f0 <calloc@plt>
  4075f8:	cmp	x0, #0x0
  4075fc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407600:	b.ne	407610 <ferror@plt+0x6030>  // b.any
  407604:	ldr	x19, [sp, #16]
  407608:	ldp	x29, x30, [sp], #32
  40760c:	ret
  407610:	bl	4076d0 <ferror@plt+0x60f0>
  407614:	nop
  407618:	umulh	x4, x0, x1
  40761c:	stp	x29, x30, [sp, #-16]!
  407620:	mul	x2, x0, x1
  407624:	cmp	x4, #0x0
  407628:	mov	x29, sp
  40762c:	cset	x3, ne  // ne = any
  407630:	tbnz	x2, #63, 407648 <ferror@plt+0x6068>
  407634:	cbnz	x3, 407648 <ferror@plt+0x6068>
  407638:	bl	4013f0 <calloc@plt>
  40763c:	cbz	x0, 407648 <ferror@plt+0x6068>
  407640:	ldp	x29, x30, [sp], #16
  407644:	ret
  407648:	bl	4076d0 <ferror@plt+0x60f0>
  40764c:	nop
  407650:	stp	x29, x30, [sp, #-32]!
  407654:	mov	x29, sp
  407658:	stp	x19, x20, [sp, #16]
  40765c:	mov	x19, x1
  407660:	mov	x20, x0
  407664:	mov	x0, x1
  407668:	bl	401360 <malloc@plt>
  40766c:	cmp	x0, #0x0
  407670:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407674:	b.ne	40768c <ferror@plt+0x60ac>  // b.any
  407678:	mov	x2, x19
  40767c:	mov	x1, x20
  407680:	ldp	x19, x20, [sp, #16]
  407684:	ldp	x29, x30, [sp], #32
  407688:	b	4012b0 <memcpy@plt>
  40768c:	bl	4076d0 <ferror@plt+0x60f0>
  407690:	stp	x29, x30, [sp, #-32]!
  407694:	mov	x29, sp
  407698:	stp	x19, x20, [sp, #16]
  40769c:	mov	x20, x0
  4076a0:	bl	4012d0 <strlen@plt>
  4076a4:	add	x19, x0, #0x1
  4076a8:	mov	x0, x19
  4076ac:	bl	401360 <malloc@plt>
  4076b0:	cbz	x0, 4076c8 <ferror@plt+0x60e8>
  4076b4:	mov	x2, x19
  4076b8:	mov	x1, x20
  4076bc:	ldp	x19, x20, [sp, #16]
  4076c0:	ldp	x29, x30, [sp], #32
  4076c4:	b	4012b0 <memcpy@plt>
  4076c8:	bl	4076d0 <ferror@plt+0x60f0>
  4076cc:	nop
  4076d0:	stp	x29, x30, [sp, #-32]!
  4076d4:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4076d8:	mov	w2, #0x5                   	// #5
  4076dc:	mov	x29, sp
  4076e0:	str	x19, [sp, #16]
  4076e4:	adrp	x1, 409000 <ferror@plt+0x7a20>
  4076e8:	ldr	w19, [x0, #448]
  4076ec:	add	x1, x1, #0x1f0
  4076f0:	mov	x0, #0x0                   	// #0
  4076f4:	bl	401560 <dcgettext@plt>
  4076f8:	adrp	x2, 408000 <ferror@plt+0x6a20>
  4076fc:	mov	x3, x0
  407700:	add	x2, x2, #0x40
  407704:	mov	w0, w19
  407708:	mov	w1, #0x0                   	// #0
  40770c:	bl	4012f0 <error@plt>
  407710:	bl	401430 <abort@plt>
  407714:	nop
  407718:	stp	x29, x30, [sp, #-368]!
  40771c:	mov	w9, #0xffffffc8            	// #-56
  407720:	mov	w8, #0xffffff80            	// #-128
  407724:	mov	x29, sp
  407728:	add	x10, sp, #0x130
  40772c:	add	x11, sp, #0x170
  407730:	stp	x11, x11, [sp, #80]
  407734:	mov	x12, x0
  407738:	str	x10, [sp, #96]
  40773c:	stp	w9, w8, [sp, #104]
  407740:	stp	x19, x20, [sp, #16]
  407744:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  407748:	ldp	x10, x11, [sp, #80]
  40774c:	stp	x10, x11, [sp, #48]
  407750:	ldp	x8, x9, [sp, #96]
  407754:	stp	x8, x9, [sp, #64]
  407758:	ldr	x0, [x20, #560]
  40775c:	stp	x10, x11, [sp, #112]
  407760:	stp	x8, x9, [sp, #128]
  407764:	stp	x10, x11, [sp, #144]
  407768:	str	q0, [sp, #176]
  40776c:	str	q1, [sp, #192]
  407770:	str	q2, [sp, #208]
  407774:	str	q3, [sp, #224]
  407778:	str	q4, [sp, #240]
  40777c:	str	q5, [sp, #256]
  407780:	str	q6, [sp, #272]
  407784:	str	q7, [sp, #288]
  407788:	stp	x1, x2, [sp, #312]
  40778c:	mov	x2, x12
  407790:	mov	w1, #0x1                   	// #1
  407794:	stp	x3, x4, [sp, #328]
  407798:	add	x3, sp, #0x30
  40779c:	stp	x5, x6, [sp, #344]
  4077a0:	stp	x8, x9, [sp, #160]
  4077a4:	str	x7, [sp, #360]
  4077a8:	bl	4013d0 <__vfprintf_chk@plt>
  4077ac:	mov	w19, w0
  4077b0:	tbnz	w0, #31, 4077c4 <ferror@plt+0x61e4>
  4077b4:	mov	w0, w19
  4077b8:	ldp	x19, x20, [sp, #16]
  4077bc:	ldp	x29, x30, [sp], #368
  4077c0:	ret
  4077c4:	ldr	x0, [x20, #560]
  4077c8:	bl	4015e0 <ferror@plt>
  4077cc:	cbnz	w0, 4077b4 <ferror@plt+0x61d4>
  4077d0:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  4077d4:	str	x21, [sp, #32]
  4077d8:	ldr	w20, [x0, #448]
  4077dc:	bl	4015a0 <__errno_location@plt>
  4077e0:	mov	x3, x0
  4077e4:	mov	w2, #0x5                   	// #5
  4077e8:	adrp	x1, 409000 <ferror@plt+0x7a20>
  4077ec:	mov	x0, #0x0                   	// #0
  4077f0:	add	x1, x1, #0x208
  4077f4:	ldr	w21, [x3]
  4077f8:	bl	401560 <dcgettext@plt>
  4077fc:	mov	x2, x0
  407800:	mov	w0, w20
  407804:	mov	w1, w21
  407808:	bl	4012f0 <error@plt>
  40780c:	ldr	x21, [sp, #32]
  407810:	b	4077b4 <ferror@plt+0x61d4>
  407814:	nop
  407818:	stp	x29, x30, [sp, #-112]!
  40781c:	mov	x2, x0
  407820:	mov	x29, sp
  407824:	stp	x19, x20, [sp, #16]
  407828:	adrp	x20, 41b000 <ferror@plt+0x19a20>
  40782c:	add	x3, sp, #0x30
  407830:	ldp	x6, x7, [x1]
  407834:	stp	x6, x7, [sp, #80]
  407838:	ldp	x4, x5, [x1, #16]
  40783c:	mov	w1, #0x1                   	// #1
  407840:	ldr	x0, [x20, #560]
  407844:	stp	x6, x7, [sp, #48]
  407848:	stp	x4, x5, [sp, #64]
  40784c:	stp	x4, x5, [sp, #96]
  407850:	bl	4013d0 <__vfprintf_chk@plt>
  407854:	mov	w19, w0
  407858:	tbnz	w0, #31, 40786c <ferror@plt+0x628c>
  40785c:	mov	w0, w19
  407860:	ldp	x19, x20, [sp, #16]
  407864:	ldp	x29, x30, [sp], #112
  407868:	ret
  40786c:	ldr	x0, [x20, #560]
  407870:	bl	4015e0 <ferror@plt>
  407874:	cbnz	w0, 40785c <ferror@plt+0x627c>
  407878:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  40787c:	str	x21, [sp, #32]
  407880:	ldr	w20, [x0, #448]
  407884:	bl	4015a0 <__errno_location@plt>
  407888:	mov	x3, x0
  40788c:	mov	w2, #0x5                   	// #5
  407890:	adrp	x1, 409000 <ferror@plt+0x7a20>
  407894:	mov	x0, #0x0                   	// #0
  407898:	add	x1, x1, #0x208
  40789c:	ldr	w21, [x3]
  4078a0:	bl	401560 <dcgettext@plt>
  4078a4:	mov	x2, x0
  4078a8:	mov	w0, w20
  4078ac:	mov	w1, w21
  4078b0:	bl	4012f0 <error@plt>
  4078b4:	ldr	x21, [sp, #32]
  4078b8:	b	40785c <ferror@plt+0x627c>
  4078bc:	nop
  4078c0:	stp	x29, x30, [sp, #-352]!
  4078c4:	mov	w9, #0xffffffd0            	// #-48
  4078c8:	mov	w8, #0xffffff80            	// #-128
  4078cc:	mov	x29, sp
  4078d0:	add	x10, sp, #0x130
  4078d4:	add	x11, sp, #0x160
  4078d8:	stp	x11, x11, [sp, #80]
  4078dc:	mov	x12, x1
  4078e0:	mov	w1, #0x1                   	// #1
  4078e4:	str	x10, [sp, #96]
  4078e8:	stp	w9, w8, [sp, #104]
  4078ec:	ldp	x10, x11, [sp, #80]
  4078f0:	stp	x19, x20, [sp, #16]
  4078f4:	mov	x20, x0
  4078f8:	ldp	x8, x9, [sp, #96]
  4078fc:	stp	x10, x11, [sp, #48]
  407900:	stp	x8, x9, [sp, #64]
  407904:	stp	x10, x11, [sp, #112]
  407908:	stp	x8, x9, [sp, #128]
  40790c:	stp	x10, x11, [sp, #144]
  407910:	stp	x8, x9, [sp, #160]
  407914:	str	q0, [sp, #176]
  407918:	str	q1, [sp, #192]
  40791c:	str	q2, [sp, #208]
  407920:	str	q3, [sp, #224]
  407924:	str	q4, [sp, #240]
  407928:	str	q5, [sp, #256]
  40792c:	str	q6, [sp, #272]
  407930:	str	q7, [sp, #288]
  407934:	stp	x2, x3, [sp, #304]
  407938:	mov	x2, x12
  40793c:	add	x3, sp, #0x30
  407940:	stp	x4, x5, [sp, #320]
  407944:	stp	x6, x7, [sp, #336]
  407948:	bl	4013d0 <__vfprintf_chk@plt>
  40794c:	mov	w19, w0
  407950:	tbnz	w0, #31, 407964 <ferror@plt+0x6384>
  407954:	mov	w0, w19
  407958:	ldp	x19, x20, [sp, #16]
  40795c:	ldp	x29, x30, [sp], #352
  407960:	ret
  407964:	mov	x0, x20
  407968:	bl	4015e0 <ferror@plt>
  40796c:	cbnz	w0, 407954 <ferror@plt+0x6374>
  407970:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  407974:	str	x21, [sp, #32]
  407978:	ldr	w20, [x0, #448]
  40797c:	bl	4015a0 <__errno_location@plt>
  407980:	mov	x3, x0
  407984:	mov	w2, #0x5                   	// #5
  407988:	adrp	x1, 409000 <ferror@plt+0x7a20>
  40798c:	mov	x0, #0x0                   	// #0
  407990:	add	x1, x1, #0x208
  407994:	ldr	w21, [x3]
  407998:	bl	401560 <dcgettext@plt>
  40799c:	mov	x2, x0
  4079a0:	mov	w0, w20
  4079a4:	mov	w1, w21
  4079a8:	bl	4012f0 <error@plt>
  4079ac:	ldr	x21, [sp, #32]
  4079b0:	b	407954 <ferror@plt+0x6374>
  4079b4:	nop
  4079b8:	mov	x4, x2
  4079bc:	stp	x29, x30, [sp, #-112]!
  4079c0:	mov	x2, x1
  4079c4:	mov	x29, sp
  4079c8:	ldp	x6, x7, [x4]
  4079cc:	stp	x6, x7, [sp, #48]
  4079d0:	add	x3, sp, #0x30
  4079d4:	ldp	x4, x5, [x4, #16]
  4079d8:	mov	w1, #0x1                   	// #1
  4079dc:	stp	x19, x20, [sp, #16]
  4079e0:	mov	x20, x0
  4079e4:	stp	x4, x5, [sp, #64]
  4079e8:	stp	x6, x7, [sp, #80]
  4079ec:	stp	x4, x5, [sp, #96]
  4079f0:	bl	4013d0 <__vfprintf_chk@plt>
  4079f4:	mov	w19, w0
  4079f8:	tbnz	w0, #31, 407a0c <ferror@plt+0x642c>
  4079fc:	mov	w0, w19
  407a00:	ldp	x19, x20, [sp, #16]
  407a04:	ldp	x29, x30, [sp], #112
  407a08:	ret
  407a0c:	mov	x0, x20
  407a10:	bl	4015e0 <ferror@plt>
  407a14:	cbnz	w0, 4079fc <ferror@plt+0x641c>
  407a18:	adrp	x0, 41b000 <ferror@plt+0x19a20>
  407a1c:	str	x21, [sp, #32]
  407a20:	ldr	w20, [x0, #448]
  407a24:	bl	4015a0 <__errno_location@plt>
  407a28:	mov	x3, x0
  407a2c:	mov	w2, #0x5                   	// #5
  407a30:	adrp	x1, 409000 <ferror@plt+0x7a20>
  407a34:	mov	x0, #0x0                   	// #0
  407a38:	add	x1, x1, #0x208
  407a3c:	ldr	w21, [x3]
  407a40:	bl	401560 <dcgettext@plt>
  407a44:	mov	x2, x0
  407a48:	mov	w0, w20
  407a4c:	mov	w1, w21
  407a50:	bl	4012f0 <error@plt>
  407a54:	ldr	x21, [sp, #32]
  407a58:	b	4079fc <ferror@plt+0x641c>
  407a5c:	nop
  407a60:	stp	x29, x30, [sp, #-64]!
  407a64:	cmp	x0, #0x0
  407a68:	add	x4, sp, #0x3c
  407a6c:	mov	x29, sp
  407a70:	stp	x19, x20, [sp, #16]
  407a74:	csel	x19, x4, x0, eq  // eq = none
  407a78:	mov	x20, x2
  407a7c:	mov	x0, x19
  407a80:	str	x21, [sp, #32]
  407a84:	mov	x21, x1
  407a88:	bl	4012a0 <mbrtowc@plt>
  407a8c:	cmp	x20, #0x0
  407a90:	mov	x20, x0
  407a94:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407a98:	b.hi	407ab0 <ferror@plt+0x64d0>  // b.pmore
  407a9c:	mov	x0, x20
  407aa0:	ldp	x19, x20, [sp, #16]
  407aa4:	ldr	x21, [sp, #32]
  407aa8:	ldp	x29, x30, [sp], #64
  407aac:	ret
  407ab0:	mov	w0, #0x0                   	// #0
  407ab4:	bl	407c08 <ferror@plt+0x6628>
  407ab8:	tst	w0, #0xff
  407abc:	b.ne	407a9c <ferror@plt+0x64bc>  // b.any
  407ac0:	ldrb	w0, [x21]
  407ac4:	mov	x20, #0x1                   	// #1
  407ac8:	str	w0, [x19]
  407acc:	mov	x0, x20
  407ad0:	ldp	x19, x20, [sp, #16]
  407ad4:	ldr	x21, [sp, #32]
  407ad8:	ldp	x29, x30, [sp], #64
  407adc:	ret
  407ae0:	stp	x29, x30, [sp, #-64]!
  407ae4:	mov	x29, sp
  407ae8:	str	x21, [sp, #32]
  407aec:	adrp	x21, 41b000 <ferror@plt+0x19a20>
  407af0:	stp	x19, x20, [sp, #16]
  407af4:	mov	x20, x0
  407af8:	mov	x19, x1
  407afc:	ldr	x0, [x21, #952]
  407b00:	cbz	x0, 407b74 <ferror@plt+0x6594>
  407b04:	ldr	x0, [x21, #952]
  407b08:	cbz	x0, 407b58 <ferror@plt+0x6578>
  407b0c:	bl	4014c0 <uselocale@plt>
  407b10:	mov	x21, x0
  407b14:	cbz	x0, 407b58 <ferror@plt+0x6578>
  407b18:	mov	x1, x19
  407b1c:	mov	x0, x20
  407b20:	bl	4014e0 <strtold@plt>
  407b24:	str	q0, [sp, #48]
  407b28:	bl	4015a0 <__errno_location@plt>
  407b2c:	mov	x19, x0
  407b30:	mov	x0, x21
  407b34:	ldr	w20, [x19]
  407b38:	bl	4014c0 <uselocale@plt>
  407b3c:	ldr	q0, [sp, #48]
  407b40:	cbz	x0, 407b90 <ferror@plt+0x65b0>
  407b44:	str	w20, [x19]
  407b48:	ldp	x19, x20, [sp, #16]
  407b4c:	ldr	x21, [sp, #32]
  407b50:	ldp	x29, x30, [sp], #64
  407b54:	ret
  407b58:	movi	v0.2d, #0x0
  407b5c:	cbz	x19, 407b48 <ferror@plt+0x6568>
  407b60:	str	x20, [x19]
  407b64:	ldp	x19, x20, [sp, #16]
  407b68:	ldr	x21, [sp, #32]
  407b6c:	ldp	x29, x30, [sp], #64
  407b70:	ret
  407b74:	adrp	x1, 409000 <ferror@plt+0x7a20>
  407b78:	mov	x2, #0x0                   	// #0
  407b7c:	add	x1, x1, #0x228
  407b80:	mov	w0, #0x1fbf                	// #8127
  407b84:	bl	4015c0 <newlocale@plt>
  407b88:	str	x0, [x21, #952]
  407b8c:	b	407b04 <ferror@plt+0x6524>
  407b90:	bl	401430 <abort@plt>
  407b94:	nop
  407b98:	stp	x29, x30, [sp, #-32]!
  407b9c:	mov	x29, sp
  407ba0:	stp	x19, x20, [sp, #16]
  407ba4:	mov	x19, x0
  407ba8:	bl	401320 <__fpending@plt>
  407bac:	mov	x20, x0
  407bb0:	mov	x0, x19
  407bb4:	ldr	w19, [x19]
  407bb8:	and	w19, w19, #0x20
  407bbc:	bl	407ca8 <ferror@plt+0x66c8>
  407bc0:	cbnz	w19, 407be8 <ferror@plt+0x6608>
  407bc4:	cbz	w0, 407bdc <ferror@plt+0x65fc>
  407bc8:	cbnz	x20, 407c00 <ferror@plt+0x6620>
  407bcc:	bl	4015a0 <__errno_location@plt>
  407bd0:	ldr	w0, [x0]
  407bd4:	cmp	w0, #0x9
  407bd8:	csetm	w0, ne  // ne = any
  407bdc:	ldp	x19, x20, [sp, #16]
  407be0:	ldp	x29, x30, [sp], #32
  407be4:	ret
  407be8:	cbnz	w0, 407c00 <ferror@plt+0x6620>
  407bec:	bl	4015a0 <__errno_location@plt>
  407bf0:	mov	x1, x0
  407bf4:	mov	w0, #0xffffffff            	// #-1
  407bf8:	str	wzr, [x1]
  407bfc:	b	407bdc <ferror@plt+0x65fc>
  407c00:	mov	w0, #0xffffffff            	// #-1
  407c04:	b	407bdc <ferror@plt+0x65fc>
  407c08:	stp	x29, x30, [sp, #-16]!
  407c0c:	mov	x1, #0x0                   	// #0
  407c10:	mov	x29, sp
  407c14:	bl	4015d0 <setlocale@plt>
  407c18:	mov	w1, #0x1                   	// #1
  407c1c:	cbz	x0, 407c40 <ferror@plt+0x6660>
  407c20:	ldrb	w1, [x0]
  407c24:	cmp	w1, #0x43
  407c28:	b.eq	407c4c <ferror@plt+0x666c>  // b.none
  407c2c:	adrp	x1, 409000 <ferror@plt+0x7a20>
  407c30:	add	x1, x1, #0x230
  407c34:	bl	401490 <strcmp@plt>
  407c38:	cmp	w0, #0x0
  407c3c:	cset	w1, ne  // ne = any
  407c40:	mov	w0, w1
  407c44:	ldp	x29, x30, [sp], #16
  407c48:	ret
  407c4c:	ldrb	w2, [x0, #1]
  407c50:	mov	w1, #0x0                   	// #0
  407c54:	cbnz	w2, 407c2c <ferror@plt+0x664c>
  407c58:	mov	w0, w1
  407c5c:	ldp	x29, x30, [sp], #16
  407c60:	ret
  407c64:	nop
  407c68:	stp	x29, x30, [sp, #-16]!
  407c6c:	mov	w0, #0xe                   	// #14
  407c70:	mov	x29, sp
  407c74:	bl	401350 <nl_langinfo@plt>
  407c78:	cbz	x0, 407c98 <ferror@plt+0x66b8>
  407c7c:	ldrb	w2, [x0]
  407c80:	adrp	x1, 408000 <ferror@plt+0x6a20>
  407c84:	add	x1, x1, #0xe68
  407c88:	cmp	w2, #0x0
  407c8c:	csel	x0, x1, x0, eq  // eq = none
  407c90:	ldp	x29, x30, [sp], #16
  407c94:	ret
  407c98:	ldp	x29, x30, [sp], #16
  407c9c:	adrp	x0, 408000 <ferror@plt+0x6a20>
  407ca0:	add	x0, x0, #0xe68
  407ca4:	ret
  407ca8:	stp	x29, x30, [sp, #-32]!
  407cac:	mov	x29, sp
  407cb0:	stp	x19, x20, [sp, #16]
  407cb4:	mov	x19, x0
  407cb8:	bl	401330 <fileno@plt>
  407cbc:	tbnz	w0, #31, 407d18 <ferror@plt+0x6738>
  407cc0:	mov	x0, x19
  407cc4:	bl	401580 <__freading@plt>
  407cc8:	cbnz	w0, 407cfc <ferror@plt+0x671c>
  407ccc:	mov	x0, x19
  407cd0:	bl	407d38 <ferror@plt+0x6758>
  407cd4:	cbz	w0, 407d18 <ferror@plt+0x6738>
  407cd8:	bl	4015a0 <__errno_location@plt>
  407cdc:	mov	x20, x0
  407ce0:	mov	x0, x19
  407ce4:	ldr	w19, [x20]
  407ce8:	bl	401340 <fclose@plt>
  407cec:	cbnz	w19, 407d28 <ferror@plt+0x6748>
  407cf0:	ldp	x19, x20, [sp, #16]
  407cf4:	ldp	x29, x30, [sp], #32
  407cf8:	ret
  407cfc:	mov	x0, x19
  407d00:	bl	401330 <fileno@plt>
  407d04:	mov	w2, #0x1                   	// #1
  407d08:	mov	x1, #0x0                   	// #0
  407d0c:	bl	401310 <lseek@plt>
  407d10:	cmn	x0, #0x1
  407d14:	b.ne	407ccc <ferror@plt+0x66ec>  // b.any
  407d18:	mov	x0, x19
  407d1c:	ldp	x19, x20, [sp, #16]
  407d20:	ldp	x29, x30, [sp], #32
  407d24:	b	401340 <fclose@plt>
  407d28:	mov	w0, #0xffffffff            	// #-1
  407d2c:	str	w19, [x20]
  407d30:	b	407cf0 <ferror@plt+0x6710>
  407d34:	nop
  407d38:	stp	x29, x30, [sp, #-32]!
  407d3c:	mov	x29, sp
  407d40:	str	x19, [sp, #16]
  407d44:	mov	x19, x0
  407d48:	cbz	x0, 407d5c <ferror@plt+0x677c>
  407d4c:	bl	401580 <__freading@plt>
  407d50:	cbz	w0, 407d5c <ferror@plt+0x677c>
  407d54:	ldr	w0, [x19]
  407d58:	tbnz	w0, #8, 407d6c <ferror@plt+0x678c>
  407d5c:	mov	x0, x19
  407d60:	ldr	x19, [sp, #16]
  407d64:	ldp	x29, x30, [sp], #32
  407d68:	b	401540 <fflush@plt>
  407d6c:	mov	x0, x19
  407d70:	mov	w2, #0x1                   	// #1
  407d74:	mov	x1, #0x0                   	// #0
  407d78:	bl	407d90 <ferror@plt+0x67b0>
  407d7c:	mov	x0, x19
  407d80:	ldr	x19, [sp, #16]
  407d84:	ldp	x29, x30, [sp], #32
  407d88:	b	401540 <fflush@plt>
  407d8c:	nop
  407d90:	stp	x29, x30, [sp, #-48]!
  407d94:	mov	x29, sp
  407d98:	ldp	x3, x4, [x0, #8]
  407d9c:	str	x19, [sp, #16]
  407da0:	mov	x19, x0
  407da4:	cmp	x4, x3
  407da8:	b.eq	407dbc <ferror@plt+0x67dc>  // b.none
  407dac:	mov	x0, x19
  407db0:	ldr	x19, [sp, #16]
  407db4:	ldp	x29, x30, [sp], #48
  407db8:	b	4014d0 <fseeko@plt>
  407dbc:	ldp	x3, x4, [x0, #32]
  407dc0:	cmp	x4, x3
  407dc4:	b.ne	407dac <ferror@plt+0x67cc>  // b.any
  407dc8:	ldr	x3, [x0, #72]
  407dcc:	cbnz	x3, 407dac <ferror@plt+0x67cc>
  407dd0:	str	x1, [sp, #32]
  407dd4:	str	w2, [sp, #44]
  407dd8:	bl	401330 <fileno@plt>
  407ddc:	ldr	w2, [sp, #44]
  407de0:	ldr	x1, [sp, #32]
  407de4:	bl	401310 <lseek@plt>
  407de8:	mov	x1, x0
  407dec:	cmn	x0, #0x1
  407df0:	b.eq	407e08 <ferror@plt+0x6828>  // b.none
  407df4:	ldr	w2, [x19]
  407df8:	mov	w0, #0x0                   	// #0
  407dfc:	str	x1, [x19, #144]
  407e00:	and	w1, w2, #0xffffffef
  407e04:	str	w1, [x19]
  407e08:	ldr	x19, [sp, #16]
  407e0c:	ldp	x29, x30, [sp], #48
  407e10:	ret
  407e14:	nop
  407e18:	cbz	w0, 407e5c <ferror@plt+0x687c>
  407e1c:	mov	w0, w0
  407e20:	mov	w1, #0x403e                	// #16446
  407e24:	clz	x3, x0
  407e28:	mov	w2, #0x402f                	// #16431
  407e2c:	sub	w1, w1, w3
  407e30:	mov	x3, #0x0                   	// #0
  407e34:	sub	w2, w2, w1
  407e38:	and	w1, w1, #0x7fff
  407e3c:	lsl	x0, x0, x2
  407e40:	and	x0, x0, #0xffffffffffff
  407e44:	mov	x2, #0x0                   	// #0
  407e48:	fmov	d0, x2
  407e4c:	bfxil	x3, x0, #0, #48
  407e50:	bfi	x3, x1, #48, #16
  407e54:	fmov	v0.d[1], x3
  407e58:	ret
  407e5c:	mov	x0, #0x0                   	// #0
  407e60:	mov	x3, #0x0                   	// #0
  407e64:	bfxil	x3, x0, #0, #48
  407e68:	mov	x2, #0x0                   	// #0
  407e6c:	fmov	d0, x2
  407e70:	mov	w1, #0x0                   	// #0
  407e74:	bfi	x3, x1, #48, #16
  407e78:	fmov	v0.d[1], x3
  407e7c:	ret
  407e80:	stp	x29, x30, [sp, #-64]!
  407e84:	mov	x29, sp
  407e88:	stp	x19, x20, [sp, #16]
  407e8c:	adrp	x20, 41a000 <ferror@plt+0x18a20>
  407e90:	add	x20, x20, #0xdf0
  407e94:	stp	x21, x22, [sp, #32]
  407e98:	adrp	x21, 41a000 <ferror@plt+0x18a20>
  407e9c:	add	x21, x21, #0xde8
  407ea0:	sub	x20, x20, x21
  407ea4:	mov	w22, w0
  407ea8:	stp	x23, x24, [sp, #48]
  407eac:	mov	x23, x1
  407eb0:	mov	x24, x2
  407eb4:	bl	401260 <mbrtowc@plt-0x40>
  407eb8:	cmp	xzr, x20, asr #3
  407ebc:	b.eq	407ee8 <ferror@plt+0x6908>  // b.none
  407ec0:	asr	x20, x20, #3
  407ec4:	mov	x19, #0x0                   	// #0
  407ec8:	ldr	x3, [x21, x19, lsl #3]
  407ecc:	mov	x2, x24
  407ed0:	add	x19, x19, #0x1
  407ed4:	mov	x1, x23
  407ed8:	mov	w0, w22
  407edc:	blr	x3
  407ee0:	cmp	x20, x19
  407ee4:	b.ne	407ec8 <ferror@plt+0x68e8>  // b.any
  407ee8:	ldp	x19, x20, [sp, #16]
  407eec:	ldp	x21, x22, [sp, #32]
  407ef0:	ldp	x23, x24, [sp, #48]
  407ef4:	ldp	x29, x30, [sp], #64
  407ef8:	ret
  407efc:	nop
  407f00:	ret
  407f04:	nop
  407f08:	adrp	x2, 41b000 <ferror@plt+0x19a20>
  407f0c:	mov	x1, #0x0                   	// #0
  407f10:	ldr	x2, [x2, #432]
  407f14:	b	401300 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407f18 <.fini>:
  407f18:	stp	x29, x30, [sp, #-16]!
  407f1c:	mov	x29, sp
  407f20:	ldp	x29, x30, [sp], #16
  407f24:	ret
