# riscv-verilog
An implementation of the RISC-V ISA in Verilog
Currently WIP project to learn Verilog
