Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 21 22:22:40 2024
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7vx485t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    56 |
|    Minimum number of control sets                        |    56 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   165 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    56 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     4 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           26 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |            1730 |          467 |
| Yes          | No                    | No                     |              71 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             762 |          205 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                        Clock Signal                                        |                                                                          Enable Signal                                                                         |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/sys_rst_n_0                                                        |                1 |              2 |         2.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/sys_or_hot_rst                                                              |                1 |              2 |         2.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_dclk_in                                         |                                                                                                                                                                |                                                                                                                               |                1 |              2 |         2.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/sys_rst_n_0                                                        |                3 |              3 |         1.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/pio_rx_sm_128.m_axis_rx_tready_reg_0[0]                                                                                                | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/pio_rx_sm_128.m_axis_rx_tready_reg_1[0]                                                                                                | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                         | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[70]_i_1_n_0                                                        |                1 |              5 |         5.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                      | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/phy_rdy_n                                                          |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                   | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/phy_rdy_n                                                          |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                   | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/phy_rdy_n                                                          |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                   | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/phy_rdy_n                                                          |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_dclk_in                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                 | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_dclk_in                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                 | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_dclk_in                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                 | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_dclk_in                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                    | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                |                                                                                                                               |                2 |              5 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                         |                                                                                                                               |                2 |              6 |         3.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_dclk_in                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |                2 |              6 |         3.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/reg_clock_locked_i_1_n_0                                           |                3 |              7 |         2.33 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                         | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[119]_i_1_n_0                                                       |                3 |              8 |         2.67 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                         | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[111]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                         | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                         | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[103]_i_1_n_0                                                       |                3 |              9 |         3.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_addr[10]_i_1_n_0                                                                                               | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |                4 |             11 |         2.75 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/FSM_sequential_pio_rx_sm_128.state_reg[0][0]                                                                                           | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |                6 |             11 |         1.83 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                            |                                                                                                                               |                4 |             15 |         3.75 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                            |                                                                                                                               |                4 |             15 |         3.75 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                               |                                                                                                                               |                5 |             15 |         3.00 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                            |                                                                                                                               |                6 |             15 |         2.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                    | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                        |                3 |             16 |         5.33 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.tlp_type[7]_i_1_n_0                                                                                               | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |                4 |             18 |         4.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                   |                9 |             19 |         2.11 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                   |                9 |             19 |         2.11 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                   |               10 |             19 |         1.90 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                   |                9 |             19 |         2.11 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0 |                6 |             22 |         3.67 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0 |                6 |             22 |         3.67 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0 |                6 |             22 |         3.67 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                         | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0 |                6 |             22 |         3.67 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |               10 |             23 |         2.30 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           |                                                                                                                                                                |                                                                                                                               |                4 |             25 |         6.25 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/pio_rx_sm_128.m_axis_rx_tready_reg[0]                                                                                                  | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |               11 |             31 |         2.82 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/E[0]                                                                                                                                   | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |               12 |             32 |         2.67 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_MEM_inst/post_wr_data                                                                                                                   | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |                5 |             32 |         6.40 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_MEM_inst/pre_wr_data_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                          |                9 |             32 |         3.56 |
|  vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |                                                                                                                                                                |                                                                                                                               |                8 |             36 |         4.50 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                |                                                                                                                               |               13 |             40 |         3.08 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[65]_i_1_n_0                                                                                         | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[95]_i_1_n_0                                                        |               14 |             59 |         4.21 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2           |               17 |             72 |         4.24 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                       |               21 |            106 |         5.05 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[127]_i_1_n_0                               | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out                                                              |               21 |            129 |         6.14 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                       | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out                                                              |               24 |            135 |         5.62 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/user_reset_out                                                              |               48 |            155 |         3.23 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/phy_rdy_n                                                          |               52 |            298 |         5.73 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pipe_dclk_in                                         |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2               |               99 |            364 |         3.68 |
|  vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                           |                                                                                                                                                                | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                   |              217 |            709 |         3.27 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


