# Clock column buffers


## `HCLK`

{{tile virtex7 HCLK}}