Warning: Design 'tree_multiplier_csa_sequential' has '35' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : tree_multiplier_csa_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 20:33:32 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.47
  Critical Path Slack:           1.36
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        580
  Leaf Cell Count:               1592
  Buf/Inv Cell Count:             239
  Buf Cell Count:                  36
  Inv Cell Count:                 203
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1461
  Sequential Cell Count:          131
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9166.233756
  Noncombinational Area:  4224.614468
  Buf/Inv Area:           1321.574434
  Total Buffer Area:           199.07
  Total Inverter Area:        1122.51
  Macro/Black Box Area:      0.000000
  Net Area:               3005.314184
  -----------------------------------
  Cell Area:             13390.848224
  Design Area:           16396.162407


  Design Rules
  -----------------------------------
  Total Number of Nets:          5694
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.22
  Logic Optimization:                  0.46
  Mapping Optimization:                0.76
  -----------------------------------------
  Overall Compile Time:                1.97
  Overall Compile Wall Clock Time:     2.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
