<stg><name>lz4CompressPart2_Pipeline_lz4_compress</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %inIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="inIdx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %extra_match_len = alloca i32 1

]]></Node>
<StgValue><ssdm name="extra_match_len"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %lit_ending = alloca i32 1

]]></Node>
<StgValue><ssdm name="lit_ending"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %match_offset_plus_one = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_offset_plus_one"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %write_lit_length = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_lit_length"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %lit_length = alloca i32 1

]]></Node>
<StgValue><ssdm name="lit_length"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %match_length = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_length"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %next_state = alloca i32 1

]]></Node>
<StgValue><ssdm name="next_state"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %compressedSize = alloca i32 1

]]></Node>
<StgValue><ssdm name="compressedSize"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %nextLenOffsetValue = alloca i32 1

]]></Node>
<StgValue><ssdm name="nextLenOffsetValue"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %input_size_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_3

]]></Node>
<StgValue><ssdm name="input_size_3_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln114 = store i32 0, i32 %compressedSize

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln115 = store i32 0, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %store_ln117 = store i16 0, i16 %match_length

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %store_ln116 = store i16 0, i16 %lit_length

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %store_ln118 = store i16 0, i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %store_ln126 = store i16 0, i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %store_ln120 = store i1 0, i1 %lit_ending

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %store_ln121 = store i1 0, i1 %extra_match_len

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln129 = store i32 0, i32 %inIdx

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:25 %br_ln129 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.cond:0 %readOffsetFlag = phi i1 1, void %newFuncRoot, i1 %readOffsetFlag_4, void %if.end117

]]></Node>
<StgValue><ssdm name="readOffsetFlag"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:1 %inIdx_2 = load i32 %inIdx

]]></Node>
<StgValue><ssdm name="inIdx_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.cond:2 %extra_match_len_1 = load i1 %extra_match_len

]]></Node>
<StgValue><ssdm name="extra_match_len_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.cond:3 %lit_ending_2 = load i1 %lit_ending

]]></Node>
<StgValue><ssdm name="lit_ending_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.cond:4 %write_lit_length_1 = load i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="write_lit_length_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.cond:5 %match_length_5 = load i16 %match_length

]]></Node>
<StgValue><ssdm name="match_length_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:6 %compressedSize_1 = load i32 %compressedSize

]]></Node>
<StgValue><ssdm name="compressedSize_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:7 %icmp_ln129 = icmp_ult  i32 %inIdx_2, i32 %input_size_3_read

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:8 %xor_ln129 = xor i1 %readOffsetFlag, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln129"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:9 %or_ln129 = or i1 %icmp_ln129, i1 %xor_ln129

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:10 %br_ln129 = br i1 %or_ln129, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:0 %specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:1 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln137 = br i1 %readOffsetFlag, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="readOffsetFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:0 %nextLenOffsetValue_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream

]]></Node>
<StgValue><ssdm name="nextLenOffsetValue_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="readOffsetFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:1 %store_ln125 = store i64 %nextLenOffsetValue_1, i64 %nextLenOffsetValue

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="readOffsetFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln140 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end:0 %next_state_load = load i32 %next_state

]]></Node>
<StgValue><ssdm name="next_state_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.end:1 %nextLenOffsetValue_2 = load i64 %nextLenOffsetValue

]]></Node>
<StgValue><ssdm name="nextLenOffsetValue_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
if.end:2 %match_len_tmp = trunc i64 %nextLenOffsetValue_2

]]></Node>
<StgValue><ssdm name="match_len_tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end:3 %match_off_tmp = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32, i64 %nextLenOffsetValue_2, i32 16

]]></Node>
<StgValue><ssdm name="match_off_tmp"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0">
<![CDATA[
if.end:4 %switch_ln147 = switch i32 %next_state_load, void %if.end113, i32 0, void %if.then5, i32 1, void %if.then59, i32 3, void %if.then74, i32 4, void %if.then83, i32 5, void %if.then88, i32 2, void %if.then95

]]></Node>
<StgValue><ssdm name="switch_ln147"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then95:0 %match_len_ge_255 = icmp_ugt  i16 %match_length_5, i16 254

]]></Node>
<StgValue><ssdm name="match_len_ge_255"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16">
<![CDATA[
if.then95:1 %trunc_ln236 = trunc i16 %match_length_5

]]></Node>
<StgValue><ssdm name="trunc_ln236"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then95:2 %outValue_13 = select i1 %match_len_ge_255, i8 255, i8 %trunc_ln236

]]></Node>
<StgValue><ssdm name="outValue_13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then95:3 %match_length_11 = add i16 %match_length_5, i16 65281

]]></Node>
<StgValue><ssdm name="match_length_11"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then95:4 %match_length_12 = select i1 %match_len_ge_255, i16 %match_length_11, i16 %match_length_5

]]></Node>
<StgValue><ssdm name="match_length_12"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then95:5 %select_ln238_1 = select i1 %match_len_ge_255, i32 2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln238_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then95:6 %readOffsetFlag_3 = xor i1 %match_len_ge_255, i1 1

]]></Node>
<StgValue><ssdm name="readOffsetFlag_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then95:7 %store_ln115 = store i32 %select_ln238_1, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then95:8 %store_ln117 = store i16 %match_length_12, i16 %match_length

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.then95:9 %br_ln244 = br void %if.end113

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then88:0 %match_offset_plus_one_load_1 = load i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="match_offset_plus_one_load_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then88:1 %outValue_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %match_offset_plus_one_load_1, i32 8

]]></Node>
<StgValue><ssdm name="outValue_12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then88:2 %select_ln232 = select i1 %extra_match_len_1, i32 2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln232"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then88:3 %readOffsetFlag_2 = xor i1 %extra_match_len_1, i1 1

]]></Node>
<StgValue><ssdm name="readOffsetFlag_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then88:4 %store_ln115 = store i32 %select_ln232, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.then88:5 %br_ln234 = br void %if.end113

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then83:0 %match_offset_plus_one_load = load i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="match_offset_plus_one_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="16">
<![CDATA[
if.then83:1 %outValue_11 = trunc i16 %match_offset_plus_one_load

]]></Node>
<StgValue><ssdm name="outValue_11"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then83:2 %store_ln115 = store i32 5, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.then83:3 %br_ln229 = br void %if.end113

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then74:0 %outValue_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %lit_outStream

]]></Node>
<StgValue><ssdm name="outValue_10"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then74:1 %write_lit_length_4 = add i16 %write_lit_length_1, i16 65535

]]></Node>
<StgValue><ssdm name="write_lit_length_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then74:2 %icmp_ln218 = icmp_eq  i16 %write_lit_length_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then74:3 %select_ln219 = select i1 %lit_ending_2, i3 0, i3 4

]]></Node>
<StgValue><ssdm name="select_ln219"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then74:4 %next_state_2 = select i1 %icmp_ln218, i3 %select_ln219, i3 3

]]></Node>
<StgValue><ssdm name="next_state_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
if.then74:5 %zext_ln218 = zext i3 %next_state_2

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then74:6 %readOffsetFlag_1 = and i1 %icmp_ln218, i1 %lit_ending_2

]]></Node>
<StgValue><ssdm name="readOffsetFlag_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then74:7 %store_ln115 = store i32 %zext_ln218, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then74:8 %store_ln118 = store i16 %write_lit_length_4, i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.then74:9 %br_ln223 = br void %if.end113

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.then59:0 %lit_length_load = load i16 %lit_length

]]></Node>
<StgValue><ssdm name="lit_length_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then59:1 %lit_len_ge_255 = icmp_ugt  i16 %lit_length_load, i16 254

]]></Node>
<StgValue><ssdm name="lit_len_ge_255"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="16">
<![CDATA[
if.then59:2 %trunc_ln205 = trunc i16 %lit_length_load

]]></Node>
<StgValue><ssdm name="trunc_ln205"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then59:3 %outValue_9 = select i1 %lit_len_ge_255, i8 255, i8 %trunc_ln205

]]></Node>
<StgValue><ssdm name="outValue_9"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then59:4 %lit_length_4 = add i16 %lit_length_load, i16 65281

]]></Node>
<StgValue><ssdm name="lit_length_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then59:5 %lit_length_5 = select i1 %lit_len_ge_255, i16 %lit_length_4, i16 %lit_length_load

]]></Node>
<StgValue><ssdm name="lit_length_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then59:6 %select_ln116 = select i1 %lit_len_ge_255, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then59:7 %store_ln115 = store i32 %select_ln116, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then59:8 %store_ln116 = store i16 %lit_length_5, i16 %lit_length

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.then59:9 %br_ln214 = br void %if.end113

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then5:0 %lit_length_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %nextLenOffsetValue_2, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="lit_length_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="16">
<![CDATA[
if.then5:1 %zext_ln153 = zext i16 %match_len_tmp

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="16">
<![CDATA[
if.then5:2 %zext_ln153_1 = zext i16 %lit_length_6

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then5:3 %add_ln154_1 = add i17 %zext_ln153, i17 4

]]></Node>
<StgValue><ssdm name="add_ln154_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="17">
<![CDATA[
if.then5:4 %zext_ln154 = zext i17 %add_ln154_1

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then5:5 %add_ln154 = add i32 %zext_ln154, i32 %zext_ln153_1

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then5:6 %inIdx_4 = add i32 %add_ln154, i32 %inIdx_2

]]></Node>
<StgValue><ssdm name="inIdx_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:7 %icmp_ln157 = icmp_eq  i16 %match_len_tmp, i16 777

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:8 %icmp_ln157_6 = icmp_eq  i16 %match_off_tmp, i16 777

]]></Node>
<StgValue><ssdm name="icmp_ln157_6"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then5:9 %is_special_end = and i1 %icmp_ln157, i1 %icmp_ln157_6

]]></Node>
<StgValue><ssdm name="is_special_end"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:10 %or_ln158 = or i16 %match_off_tmp, i16 %match_len_tmp

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:11 %is_normal_end = icmp_eq  i16 %or_ln158, i16 0

]]></Node>
<StgValue><ssdm name="is_normal_end"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then5:12 %inIdx_5 = select i1 %is_special_end, i32 %input_size_3_read, i32 %inIdx_4

]]></Node>
<StgValue><ssdm name="inIdx_5"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then5:13 %or_ln167 = or i1 %lit_ending_2, i1 %is_normal_end

]]></Node>
<StgValue><ssdm name="or_ln167"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then5:14 %lit_ending_3 = or i1 %or_ln167, i1 %is_special_end

]]></Node>
<StgValue><ssdm name="lit_ending_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:15 %lit_len_ge_15 = icmp_ugt  i16 %lit_length_6, i16 14

]]></Node>
<StgValue><ssdm name="lit_len_ge_15"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:16 %lit_len_gt_0 = icmp_ne  i16 %lit_length_6, i16 0

]]></Node>
<StgValue><ssdm name="lit_len_gt_0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then5:17 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %nextLenOffsetValue_2, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then5:18 %select_ln174 = select i1 %lit_len_gt_0, i4 %trunc_ln, i4 0

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then5:19 %select_ln173 = select i1 %lit_len_ge_15, i4 15, i4 %select_ln174

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:20 %lit_length_2 = add i16 %lit_length_6, i16 65521

]]></Node>
<StgValue><ssdm name="lit_length_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then5:21 %lit_length_3 = select i1 %lit_len_ge_15, i16 %lit_length_2, i16 0

]]></Node>
<StgValue><ssdm name="lit_length_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then5:22 %select_ln176_1 = select i1 %lit_len_ge_15, i3 1, i3 3

]]></Node>
<StgValue><ssdm name="select_ln176_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then5:23 %next_state_1 = select i1 %lit_len_gt_0, i3 %select_ln176_1, i3 4

]]></Node>
<StgValue><ssdm name="next_state_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
if.then5:24 %zext_ln116 = zext i3 %next_state_1

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:25 %match_len_ge_15 = icmp_ugt  i16 %match_len_tmp, i16 14

]]></Node>
<StgValue><ssdm name="match_len_ge_15"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="64">
<![CDATA[
if.then5:26 %trunc_ln190 = trunc i64 %nextLenOffsetValue_2

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then5:27 %select_ln190 = select i1 %match_len_ge_15, i4 15, i4 %trunc_ln190

]]></Node>
<StgValue><ssdm name="select_ln190"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then5:28 %outValue = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln173, i4 %select_ln190

]]></Node>
<StgValue><ssdm name="outValue"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:29 %add_ln193 = add i16 %match_len_tmp, i16 65521

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then5:30 %match_length_10 = select i1 %match_len_ge_15, i16 %add_ln193, i16 0

]]></Node>
<StgValue><ssdm name="match_length_10"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then5:31 %match_offset_plus_one_1 = add i16 %match_off_tmp, i16 1

]]></Node>
<StgValue><ssdm name="match_offset_plus_one_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then5:32 %store_ln115 = store i32 %zext_ln116, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then5:33 %store_ln117 = store i16 %match_length_10, i16 %match_length

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then5:34 %store_ln116 = store i16 %lit_length_3, i16 %lit_length

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then5:35 %store_ln118 = store i16 %lit_length_6, i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then5:36 %store_ln126 = store i16 %match_offset_plus_one_1, i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then5:37 %store_ln120 = store i1 %lit_ending_3, i1 %lit_ending

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then5:38 %store_ln121 = store i1 %match_len_ge_15, i1 %extra_match_len

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then5:39 %store_ln129 = store i32 %inIdx_5, i32 %inIdx

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
if.then5:40 %br_ln203 = br void %if.end113

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end113:1 %readOffsetFlag_4 = phi i1 0, void %if.then5, i1 0, void %if.then59, i1 %readOffsetFlag_1, void %if.then74, i1 0, void %if.then83, i1 %readOffsetFlag_2, void %if.then88, i1 %readOffsetFlag_3, void %if.then95, i1 0, void %if.end

]]></Node>
<StgValue><ssdm name="readOffsetFlag_4"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end113:2 %should_write = icmp_ult  i32 %compressedSize_1, i32 %input_size_3_read

]]></Node>
<StgValue><ssdm name="should_write"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end113:3 %br_ln248 = br i1 %should_write, void %if.end117, void %if.then115

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then115:2 %compressedSize_2 = add i32 %compressedSize_1, i32 1

]]></Node>
<StgValue><ssdm name="compressedSize_2"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
<literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then115:3 %store_ln114 = store i32 %compressedSize_2, i32 %compressedSize

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
if.end117:0 %br_ln129 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:0 %write_ln251 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compressedSize_out, i32 %compressedSize_1

]]></Node>
<StgValue><ssdm name="write_ln251"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
for.end.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0">
<![CDATA[
if.end113:0 %outValue_5 = phi i8 %outValue, void %if.then5, i8 %outValue_9, void %if.then59, i8 %outValue_10, void %if.then74, i8 %outValue_11, void %if.then83, i8 %outValue_12, void %if.then88, i8 %outValue_13, void %if.then95, i8 0, void %if.end

]]></Node>
<StgValue><ssdm name="outValue_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then115:0 %write_ln249 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lz4Out, i8 %outValue_5

]]></Node>
<StgValue><ssdm name="write_ln249"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then115:1 %write_ln250 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lz4Out_eos, i1 0

]]></Node>
<StgValue><ssdm name="write_ln250"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
if.then115:4 %br_ln252 = br void %if.end117

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
