Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan  9 19:37:21 2022
| Host         : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xck26
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   200 |
|    Minimum number of control sets                        |   200 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   238 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   200 |
| >= 0 to < 4        |    53 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     1 |
| >= 16              |    59 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             545 |          166 |
| No           | No                    | Yes                    |             207 |           56 |
| No           | Yes                   | No                     |             532 |          149 |
| Yes          | No                    | No                     |             617 |          133 |
| Yes          | No                    | Yes                    |             180 |           41 |
| Yes          | Yes                   | No                     |             757 |          191 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                     Clock Signal                                     |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                       | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
| ~system_i/divider_1/inst/clk_out                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/eos_out                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/drdy_A_reg_i_1_n_0                                                                                                                                                              | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state[1]_i_1_n_0                                                                                                                                                 | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                           | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                  | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                   | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                           |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                         |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                           | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/jtaglocked_i                                                                                                                                                                                     | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1]                                                                                                          |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                           | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/vio_0/inst/DECODER_INST/Read_int_i_5                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | system_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                          |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                           | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/eos_out                     |                                                                                                                                                                                                                                                          | system_i/temp2pwm_0/inst/pwm[7]_i_1_n_0                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/divider_0/inst/clk_out                                                     |                                                                                                                                                                                                                                                          | system_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  system_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0] | system_i/stepper_0/inst/dir_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                           |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out[9]_i_1_n_0                                                                                                                                                      | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                            | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[10]_i_1_n_0                                                                                                                                                                    |                2 |             10 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                  | system_i/system_management_wiz_0/inst/bus2ip_reset_active_high                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                   |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/vio_0/inst/PROBE_OUT_ALL_INST/wr_probe_out[1]                                                                                                                                                                                                   | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                9 |             11 |         1.22 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                5 |             11 |         2.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                   |                                                                                                                                                                                                                                         |                7 |             11 |         1.57 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                6 |             11 |         1.83 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |                7 |             11 |         1.57 |
|  system_i/divider_1/inst/clk_out                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                      |                8 |             13 |         1.62 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                  |                7 |             13 |         1.86 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                3 |             13 |         4.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                         | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                7 |             14 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                   | system_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/system_management_wiz_0/inst/SOFT_RESET_I/SR[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                            | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                  |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_3[0]                                                                                                                                                  | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                  | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                       |               13 |             18 |         1.38 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                5 |             19 |         3.80 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |                7 |             20 |         2.86 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | system_i/system_management_wiz_0/inst/bus2ip_reset_active_high                                                                                                                                                                          |                4 |             20 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                            |                9 |             25 |         2.78 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/daddr_C_reg[7]_i_1_n_0                                                                                                                                                          | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |               12 |             26 |         2.17 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                                                                                                                                 | system_i/system_management_wiz_0/inst/SOFT_RESET_I/AR[0]                                                                                                                                                                                |               12 |             26 |         2.17 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               10 |             27 |         2.70 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             28 |         9.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/system_management_wiz_0/inst/bus2ip_reset_active_high                                                                                                                                                                          |                7 |             29 |         4.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                  |               16 |             35 |         2.19 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             39 |         3.55 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                        |               17 |             41 |         2.41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                          |               19 |             42 |         2.21 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               21 |             47 |         2.24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             51 |         5.67 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             51 |         5.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             63 |         2.17 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |               21 |             63 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |               19 |             63 |         3.32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                         |               20 |             63 |         3.15 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                   |                                                                                                                                                                                                                                         |               19 |             63 |         3.32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          | system_i/system_management_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                       |               25 |            129 |         5.16 |
|  system_i/clk_wiz_0/inst/clk_out1                                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              137 |            466 |         3.40 |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


