============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Nov 28 2025  12:03:48 pm
  Module:                 Kernel
  Technology libraries:   tcbn65gplustc_ccs 200
                          physical_cells 
  Operating conditions:   NCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

               Pin                       Type     Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                              launch                                0 R 
M8_original_u_adder_b_reg_reg[0]/CP                              0    +0       0 R 
M8_original_u_adder_b_reg_reg[0]/Q       DFCNQD1       1  4.5   34   +93      93 R 
g3920__1617/B                                                         +0      93   
g3920__1617/CO                           HA1D0         1  2.8   40   +53     146 R 
g3827__9945/CI                                                        +0     146   
g3827__9945/CO                           FA1D0         1  2.8   41   +64     210 R 
g3781__5115/CI                                                        +0     210   
g3781__5115/CO                           FA1D0         1  2.8   41   +64     273 R 
g3757__5122/CI                                                        +0     273   
g3757__5122/CO                           FA1D0         1  2.8   41   +64     337 R 
g3728__6783/CI                                                        +0     337   
g3728__6783/CO                           FA1D0         1  2.8   41   +64     401 R 
g3706__5107/CI                                                        +0     401   
g3706__5107/CO                           FA1D0         1  2.8   41   +64     465 R 
g3682__7410/CI                                                        +0     465   
g3682__7410/CO                           FA1D0         1  2.8   41   +64     529 R 
g3661__9945/CI                                                        +0     529   
g3661__9945/CO                           FA1D0         1  4.5   58   +74     603 R 
g3651__4733/B                                                         +0     603   
g3651__4733/CO                           HA1D0         1  4.5   58   +67     670 R 
g3641__5115/B                                                         +0     670   
g3641__5115/CO                           HA1D0         1  4.5   58   +67     737 R 
g3632__7098/B                                                         +0     737   
g3632__7098/CO                           HA1D0         1  4.5   58   +67     804 R 
g3620__1705/B                                                         +0     804   
g3620__1705/CO                           HA1D0         1  4.5   58   +67     870 R 
g3610__1617/B                                                         +0     870   
g3610__1617/CO                           HA1D0         1  4.5   58   +67     937 R 
g3603__6783/B                                                         +0     937   
g3603__6783/CO                           HA1D0         1  4.5   58   +67    1004 R 
g3596__8428/B                                                         +0    1004   
g3596__8428/S                            HA1D0         1  2.7   38   +70    1074 R 
M8_original_u_adder_sum_reg[14]/D   <<<  DFCNQD1                      +0    1074   
M8_original_u_adder_sum_reg[14]/CP       setup                   0   +24    1098 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                           10000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8902ps 
Start-point  : M8_original_u_adder_b_reg_reg[0]/CP
End-point    : M8_original_u_adder_sum_reg[14]/D
