Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 12:54:54 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.411        0.000                      0                 1487        0.128        0.000                      0                 1487       54.305        0.000                       0                   547  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.411        0.000                      0                 1483        0.128        0.000                      0                 1483       54.305        0.000                       0                   547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.208        0.000                      0                    4        1.030        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.521ns  (logic 60.071ns (58.028%)  route 43.450ns (41.972%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.888   106.188    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y0          LUT6 (Prop_lut6_I0_O)        0.124   106.312 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.665   106.977    sm/D_states_q[2]_i_12_n_0
    SLICE_X41Y0          LUT6 (Prop_lut6_I1_O)        0.124   107.101 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.921   108.022    sm/D_states_q[2]_i_3_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124   108.146 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.526   108.671    sm/D_states_d__0[2]
    SLICE_X34Y2          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)       -0.031   116.082    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.082    
                         arrival time                        -108.671    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.884ns  (logic 59.973ns (58.292%)  route 42.911ns (41.708%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=24 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.503   105.802    display/M_alum_out[0]
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124   105.926 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.362   107.289    display/override_address
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.150   107.439 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.596   108.035    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.465    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -108.035    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.556ns  (logic 60.498ns (58.421%)  route 43.058ns (41.579%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.022   106.321    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y0          LUT4 (Prop_lut4_I1_O)        0.120   106.441 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.677   107.119    sm/D_states_q[4]_i_21_n_0
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.353   107.472 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.436   107.908    sm/D_states_q[4]_i_5_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.326   108.234 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.472   108.706    sm/D_states_d__0[4]
    SLICE_X39Y1          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X39Y1          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.277   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X39Y1          FDSE (Setup_fdse_C_D)       -0.067   116.137    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.137    
                         arrival time                        -108.706    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.402ns  (logic 60.267ns (58.284%)  route 43.135ns (41.716%))
  Logic Levels:           321  (CARRY4=287 LUT2=3 LUT3=23 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.996   106.295    sm/D_states_q_reg[4]_0[0]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.118   106.413 f  sm/D_states_q[4]_i_24/O
                         net (fo=2, routed)           0.448   106.861    sm/D_states_q[4]_i_24_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.326   107.187 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.572   107.759    sm/D_states_q[1]_i_6_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I4_O)        0.124   107.883 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.670   108.552    sm/D_states_d__0[1]
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)       -0.059   116.142    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -108.553    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.723ns  (logic 59.947ns (58.358%)  route 42.776ns (41.642%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.503   105.802    display/M_alum_out[0]
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124   105.926 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.232   107.159    sm/override_address
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.124   107.283 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.590   107.873    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.670    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.670    
                         arrival time                        -107.873    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.168ns  (logic 60.270ns (58.419%)  route 42.899ns (41.581%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.022   106.321    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y0          LUT4 (Prop_lut4_I1_O)        0.120   106.441 f  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.425   106.867    sm/D_states_q[4]_i_21_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I2_O)        0.327   107.194 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.527   107.721    sm/D_states_q[3]_i_7_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124   107.845 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.474   108.319    sm/D_states_d__0[3]
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.299   116.261    
                         clock uncertainty           -0.035   116.226    
    SLICE_X38Y1          FDSE (Setup_fdse_C_D)       -0.031   116.195    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.195    
                         arrival time                        -108.319    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.982ns  (logic 60.071ns (58.331%)  route 42.911ns (41.669%))
  Logic Levels:           321  (CARRY4=287 LUT2=2 LUT3=23 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.642   105.941    sm/D_states_q_reg[4]_0[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.124   106.065 f  sm/D_states_q[0]_i_16/O
                         net (fo=1, routed)           0.433   106.499    sm/D_states_q[0]_i_16_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.124   106.623 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.555   107.178    sm/D_states_q[0]_i_7_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I5_O)        0.124   107.302 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.831   108.133    sm/D_states_d__0[0]
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X39Y3          FDSE (Setup_fdse_C_D)       -0.105   116.095    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.095    
                         arrival time                        -108.133    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             8.164ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.805ns  (logic 60.177ns (58.535%)  route 42.628ns (41.465%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.416   106.716    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.152   106.868 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.430   107.298    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y0          LUT6 (Prop_lut6_I4_O)        0.326   107.624 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.331   107.955    sm/D_states_d__0[7]
    SLICE_X37Y0          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X37Y0          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X37Y0          FDSE (Setup_fdse_C_D)       -0.081   116.120    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -107.956    
  -------------------------------------------------------------------
                         slack                                  8.164    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.904ns  (logic 60.205ns (58.506%)  route 42.699ns (41.494%))
  Logic Levels:           320  (CARRY4=287 LUT2=2 LUT3=23 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.416   106.716    sm/D_states_q_reg[4]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.152   106.868 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.832   107.700    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y0          LUT4 (Prop_lut4_I0_O)        0.354   108.054 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   108.054    sm/D_states_d__0[6]
    SLICE_X37Y0          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X37Y0          FDRE (Setup_fdre_C_D)        0.047   116.248    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.248    
                         arrival time                        -108.054    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.142ns  (logic 59.823ns (58.568%)  route 42.320ns (41.432%))
  Logic Levels:           319  (CARRY4=287 LUT2=2 LUT3=23 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X38Y1          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.052     8.721    sm/D_states_q[3]
    SLICE_X41Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.845 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           0.863     9.708    sm/D_states_q[0]_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     9.832 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.810    10.642    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I1_O)        0.124    10.766 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          1.436    12.202    sm/M_sm_bsel[0]
    SLICE_X32Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.326 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.714    13.040    sm/M_alum_b[0]
    SLICE_X33Y7          LUT2 (Prop_lut2_I0_O)        0.124    13.164 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    13.164    alum/S[0]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.696 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.696    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.810    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.924    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.038    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    14.152    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.266    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.380    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.494 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.494    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.765 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.529    15.294    alum/temp_out0[31]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.667 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    15.667    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.217 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.217    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.331    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.445    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.559    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.673    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.787 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.787    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.901 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.901    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.015 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.015    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.172 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.939    18.111    alum/temp_out0[30]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329    18.440 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.440    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.990 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.990    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.104 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.104    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.218 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.218    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.446    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.560 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.560    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.674    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.788    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.980    20.925    alum/temp_out0[29]
    SLICE_X30Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.725 r  alum/D_registers_q_reg[7][28]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.725    alum/D_registers_q_reg[7][28]_i_89_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.842 r  alum/D_registers_q_reg[7][28]_i_84/CO[3]
                         net (fo=1, routed)           0.000    21.842    alum/D_registers_q_reg[7][28]_i_84_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.959 r  alum/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.959    alum/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.076 r  alum/D_registers_q_reg[7][28]_i_71/CO[3]
                         net (fo=1, routed)           0.000    22.076    alum/D_registers_q_reg[7][28]_i_71_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.193 r  alum/D_registers_q_reg[7][28]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.193    alum/D_registers_q_reg[7][28]_i_62_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.310 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.310    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.427 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.427    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.544 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.544    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.701 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.940    23.641    alum/temp_out0[28]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    23.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.478 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.188    26.666    alum/temp_out0[27]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.995 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.995    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.545 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.545    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.659 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.773 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.773    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.887 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.887    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.001 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.001    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.115    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.229    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.343 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.343    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.500 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.147    29.647    alum/temp_out0[26]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    29.976 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.976    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.509 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.626 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.626    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.743 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.743    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.860 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.860    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.977 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.977    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.094 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.094    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.211 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.211    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.328 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.328    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.485 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.146    32.631    alum/temp_out0[25]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.419 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.419    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.533 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.647 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.647    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.761 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.761    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.875 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.875    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.989 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.374 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.859    35.233    alum/temp_out0[24]
    SLICE_X39Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.018 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.018    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.132 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.132    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.246 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.246    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.360 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.360    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.474 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    36.483    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.597 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.597    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.711 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.711    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.825 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.825    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.982 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.963    37.945    alum/temp_out0[23]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.274 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.274    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.807 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.807    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.924 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.924    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.041 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.041    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.158 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.158    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.275 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.284    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.401 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.401    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.518 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.518    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.635 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.635    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.792 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.248    41.040    alum/temp_out0[22]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    41.828 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.828    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.942    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.170    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.284    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.398    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.512 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.512    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.626 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.626    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.783 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.879    43.662    alum/temp_out0[21]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    43.991 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    43.991    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.541 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.541    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.655 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.655    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.769 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.769    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.883 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    44.892    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.006    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.120 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.120    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.234 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.234    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.391 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.245    46.636    alum/temp_out0[20]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.965 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.965    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.515 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.515    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.629 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.980    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.208    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.322    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.479 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.965    49.445    alum/temp_out0[19]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.774 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.774    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.324 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.324    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.438 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.438    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.552 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.552    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.666 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.666    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.780 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    50.789    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.903 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.903    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.017 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.017    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.131 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.131    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.288 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.941    52.229    alum/temp_out0[18]
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.558 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.558    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.108 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.108    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.222 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.222    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.336 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.336    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.450 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.450    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.564 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.573    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.687 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.687    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.801 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.801    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.915 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.915    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.072 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.061    55.133    alum/temp_out0[17]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.032    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.146 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.146    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.260 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.260    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.374 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.374    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.488 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.025    57.907    alum/temp_out0[16]
    SLICE_X44Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.692 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.692    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.806 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.806    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.920 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.920    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.034 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.034    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.148 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.148    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.262 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.271    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.385 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.385    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.499 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.499    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.656 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.200    60.855    alum/temp_out0[15]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.184 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.184    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.717 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.717    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.834 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.834    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.951 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.951    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.068 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.068    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.185 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.185    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.302 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.311    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.428    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.545    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.702 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.107    63.810    alum/temp_out0[14]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    64.142 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.142    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.806 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.806    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.920 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.920    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.034 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.148 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.148    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.262 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.262    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.376 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.376    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.490 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.499    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.656 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.158    66.814    alum/temp_out0[13]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.143 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.143    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.676 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.676    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.793 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.793    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.910 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.910    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.027 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.144 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.144    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.261 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.261    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.378 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.378    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.495 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.495    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.652 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.180    69.832    alum/temp_out0[12]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.332    70.164 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.164    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.697 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.814 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.814    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.931 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.048 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.048    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.165 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.282 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.282    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.399 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.399    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.516 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.516    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.673 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.034    72.707    alum/temp_out0[11]
    SLICE_X55Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.039 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.039    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.589 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.589    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.703 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.703    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.817 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.817    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.931 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.931    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.045 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.045    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.159 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.159    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.273 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.273    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.387 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.387    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.544 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.208    75.752    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.081 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.081    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.631 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.631    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.745 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.859 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.859    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.973 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.087 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.087    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.201 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.201    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.315 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.315    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.429 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.429    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.586 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.012    78.598    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.927 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.927    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.477 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.591 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.591    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.705 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.705    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.819 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.819    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.933 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.933    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.047 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.047    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.161 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.275 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.959    81.391    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.720 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.720    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.270 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.384    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.498    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.612    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.726    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.840    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.954    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.068 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.068    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.225 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.084    84.309    alum/temp_out0[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.638 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.638    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.171 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.171    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.288 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.288    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.405 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.405    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.522 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.639 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.639    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.756 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.756    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.873 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.873    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.990 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.990    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.908    87.055    alum/temp_out0[6]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    87.387 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.387    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.937 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.735 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.735    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.892 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.251    90.142    alum/temp_out0[5]
    SLICE_X40Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    90.927 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.383 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.383    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.497 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.497    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.611 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.611    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.725 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.725    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.882 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.133    93.015    alum/temp_out0[4]
    SLICE_X39Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.800 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.800    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.914 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.914    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.028 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.028    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.142 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.142    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.256 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.256    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.370 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.370    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.484 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.484    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.598 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.598    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.755 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.072    95.828    alum/temp_out0[3]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.157 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.690 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.690    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.807 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.807    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.924 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.924    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.041 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.041    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.158 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.158    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.275 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.275    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.392 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.392    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.509 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.509    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.666 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.927    98.592    alum/temp_out0[2]
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.332    98.924 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.924    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.474 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.474    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.588 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.588    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.702 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.702    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.816 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.816    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.930 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.930    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.044 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.044    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.158 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.158    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.272 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.272    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.429 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   101.393    alum/temp_out0[1]
    SLICE_X36Y2          LUT3 (Prop_lut3_I0_O)        0.329   101.722 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.272 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.272    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.386 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.386    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.500 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.500    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.614 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.614    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.728 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.728    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.842 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.842    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.956 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.956    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.070 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.070    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.227 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.596   103.822    sm/temp_out0[0]
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.329   104.151 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.151    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   104.363 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.637   105.000    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.299 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.843   106.142    sm/D_states_q_reg[4]_0[0]
    SLICE_X47Y8          LUT6 (Prop_lut6_I4_O)        0.124   106.266 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.027   107.293    L_reg/D[0]
    SLICE_X56Y9          FDRE                                         r  L_reg/D_registers_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.451   115.967    L_reg/clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  L_reg/D_registers_q_reg[7][0]/C
                         clock pessimism              0.259   116.226    
                         clock uncertainty           -0.035   116.191    
    SLICE_X56Y9          FDRE (Setup_fdre_C_D)       -0.031   116.160    L_reg/D_registers_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -107.293    
  -------------------------------------------------------------------
                         slack                                  8.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.594     1.538    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.736    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.865     2.055    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.071     1.609    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.594     1.538    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.744    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.865     2.055    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.075     1.613    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.215%)  route 0.302ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.974    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.215%)  route 0.302ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.974    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.215%)  route 0.302ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.974    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.215%)  route 0.302ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.974    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_decrease_timer_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.566     1.510    timerclk/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.087     1.738    sm/D_last_q_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.783 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     1.783    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X50Y4          FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.837     2.027    sm/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  sm/D_decrease_timer_q_reg/C
                         clock pessimism             -0.504     1.523    
    SLICE_X50Y4          FDRE (Hold_fdre_C_D)         0.120     1.643    sm/D_decrease_timer_q_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.123%)  route 0.317ns (65.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.317     1.989    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.123%)  route 0.317ns (65.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.317     1.989    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.123%)  route 0.317ns (65.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.317     1.989    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y6          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y12   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y10   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y13   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y14   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.766ns (17.129%)  route 3.706ns (82.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.814     7.481    sm/D_states_q_reg[7]_0[2]
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.492     8.098    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.400     9.621    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X12Y6          FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                106.208    

Slack (MET) :             106.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.766ns (17.129%)  route 3.706ns (82.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.814     7.481    sm/D_states_q_reg[7]_0[2]
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.492     8.098    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.400     9.621    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X12Y6          FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                106.208    

Slack (MET) :             106.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.766ns (17.129%)  route 3.706ns (82.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.814     7.481    sm/D_states_q_reg[7]_0[2]
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.492     8.098    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.400     9.621    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X12Y6          FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                106.208    

Slack (MET) :             106.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.766ns (17.129%)  route 3.706ns (82.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.814     7.481    sm/D_states_q_reg[7]_0[2]
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.492     8.098    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.400     9.621    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X12Y6          FDPE (Recov_fdpe_C_PRE)     -0.361   115.829    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                106.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.186ns (15.155%)  route 1.041ns (84.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         0.452     2.099    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.590     2.734    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X12Y6          FDPE (Remov_fdpe_C_PRE)     -0.071     1.704    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.186ns (15.155%)  route 1.041ns (84.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         0.452     2.099    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.590     2.734    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X12Y6          FDPE (Remov_fdpe_C_PRE)     -0.071     1.704    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.186ns (15.155%)  route 1.041ns (84.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         0.452     2.099    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.590     2.734    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X12Y6          FDPE (Remov_fdpe_C_PRE)     -0.071     1.704    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.186ns (15.155%)  route 1.041ns (84.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         0.452     2.099    sm/D_states_q_reg[7]_0[0]
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.590     2.734    fifo_reset_cond/AS[0]
    SLICE_X12Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X12Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X12Y6          FDPE (Remov_fdpe_C_PRE)     -0.071     1.704    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  1.030    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.129ns  (logic 11.715ns (32.425%)  route 24.414ns (67.575%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.852     7.483    L_reg/M_sm_pac[6]
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.295     7.778 f  L_reg/L_6963a0d3_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.863     8.642    L_reg/L_6963a0d3_remainder0_carry_i_24_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  L_reg/L_6963a0d3_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.843     9.608    L_reg/L_6963a0d3_remainder0_carry__1_i_7_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.150     9.758 f  L_reg/L_6963a0d3_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.571    10.329    L_reg/L_6963a0d3_remainder0_carry_i_20_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I4_O)        0.326    10.655 r  L_reg/L_6963a0d3_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.670    11.325    L_reg/L_6963a0d3_remainder0_carry_i_10_n_0
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  L_reg/L_6963a0d3_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.449    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.993 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    12.795    L_reg/L_6963a0d3_remainder0[2]
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.329    13.124 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.443    14.566    L_reg/i__carry_i_13__0_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.326    14.892 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    15.690    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.842 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.854    16.696    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.352    17.048 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.686    17.734    L_reg/i__carry_i_19_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.326    18.060 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.145    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.124    19.329 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.573    19.902    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.026 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.026    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.424 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.424    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.737 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    21.558    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.306    21.864 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.501    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.625 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.351    23.976    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.149    24.125 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.987    L_reg/i__carry_i_13_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I0_O)        0.360    25.347 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    25.780    L_reg/i__carry_i_23_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.106 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.896    27.002    L_reg/i__carry_i_13_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I1_O)        0.153    27.155 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.750    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.327    28.077 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.077    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.627 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.627    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.741 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.741    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.963 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.817    29.780    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.299    30.079 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    30.875    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124    30.999 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    31.810    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    31.934 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.526    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124    32.650 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.955    33.604    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y15         LUT4 (Prop_lut4_I1_O)        0.148    33.752 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.750    37.502    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.282 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.282    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.025ns  (logic 11.856ns (32.910%)  route 24.169ns (67.090%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.017     7.623    L_reg/M_sm_timer[12]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.775 f  L_reg/L_6963a0d3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.820     8.595    L_reg/L_6963a0d3_remainder0_carry_i_23__1_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.326     8.921 f  L_reg/L_6963a0d3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.832     9.753    L_reg/L_6963a0d3_remainder0_carry_i_12__1_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.905 f  L_reg/L_6963a0d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.574    L_reg/L_6963a0d3_remainder0_carry_i_20__1_n_0
    SLICE_X55Y9          LUT5 (Prop_lut5_I4_O)        0.360    10.934 r  L_reg/L_6963a0d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.971    11.905    L_reg/L_6963a0d3_remainder0_carry_i_10__1_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.231 r  L_reg/L_6963a0d3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.231    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.764 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.764    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.881 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.881    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.120 f  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.928    14.048    L_reg/L_6963a0d3_remainder0_3[10]
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.301    14.349 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.045    15.394    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.518 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.065    16.583    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.707 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.433    17.140    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    17.290 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.786    18.076    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.352    18.428 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.600    19.028    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.332    19.360 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.832    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.339 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.339    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.453 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.453    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.787 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.964    21.751    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.054 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.491    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.669 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.824    23.493    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.617 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.883    24.501    L_reg/i__carry_i_13__3_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I1_O)        0.124    24.625 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.802    25.427    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124    25.551 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.017    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.150    26.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.760    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.326    27.086 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.636 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.636    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.750 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.750    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.084 f  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.950    29.034    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.303    29.337 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    29.974    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.098 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    31.023    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.124    31.147 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.955    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.124    32.079 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.860    32.939    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.152    33.091 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.328    37.419    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.175 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.175    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.024ns  (logic 11.858ns (32.916%)  route 24.166ns (67.084%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.017     7.623    L_reg/M_sm_timer[12]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.775 f  L_reg/L_6963a0d3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.820     8.595    L_reg/L_6963a0d3_remainder0_carry_i_23__1_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.326     8.921 f  L_reg/L_6963a0d3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.832     9.753    L_reg/L_6963a0d3_remainder0_carry_i_12__1_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.905 f  L_reg/L_6963a0d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.574    L_reg/L_6963a0d3_remainder0_carry_i_20__1_n_0
    SLICE_X55Y9          LUT5 (Prop_lut5_I4_O)        0.360    10.934 r  L_reg/L_6963a0d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.971    11.905    L_reg/L_6963a0d3_remainder0_carry_i_10__1_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.231 r  L_reg/L_6963a0d3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.231    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.764 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.764    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.881 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.881    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.120 f  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.928    14.048    L_reg/L_6963a0d3_remainder0_3[10]
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.301    14.349 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.045    15.394    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.518 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.065    16.583    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.707 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.433    17.140    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    17.290 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.786    18.076    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.352    18.428 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.600    19.028    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.332    19.360 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.832    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.339 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.339    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.453 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.453    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.787 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.964    21.751    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.054 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.491    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.669 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.824    23.493    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.617 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.883    24.501    L_reg/i__carry_i_13__3_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I1_O)        0.124    24.625 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.802    25.427    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124    25.551 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.017    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.150    26.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.760    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.326    27.086 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.636 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.636    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.750 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.750    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.084 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.950    29.034    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.303    29.337 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    29.974    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.098 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    31.023    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.124    31.147 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.955    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.124    32.079 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.855    32.934    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.150    33.084 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.330    37.414    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.174 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.174    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.938ns  (logic 11.627ns (32.352%)  route 24.311ns (67.648%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.017     7.623    L_reg/M_sm_timer[12]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.775 f  L_reg/L_6963a0d3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.820     8.595    L_reg/L_6963a0d3_remainder0_carry_i_23__1_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.326     8.921 f  L_reg/L_6963a0d3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.832     9.753    L_reg/L_6963a0d3_remainder0_carry_i_12__1_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.905 f  L_reg/L_6963a0d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.574    L_reg/L_6963a0d3_remainder0_carry_i_20__1_n_0
    SLICE_X55Y9          LUT5 (Prop_lut5_I4_O)        0.360    10.934 r  L_reg/L_6963a0d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.971    11.905    L_reg/L_6963a0d3_remainder0_carry_i_10__1_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.231 r  L_reg/L_6963a0d3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.231    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.764 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.764    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.881 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.881    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.120 f  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.928    14.048    L_reg/L_6963a0d3_remainder0_3[10]
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.301    14.349 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.045    15.394    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.518 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.065    16.583    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.707 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.433    17.140    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    17.290 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.786    18.076    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.352    18.428 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.600    19.028    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.332    19.360 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.832    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.339 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.339    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.453 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.453    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.787 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.964    21.751    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.054 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.491    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.669 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.824    23.493    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.617 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.883    24.501    L_reg/i__carry_i_13__3_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I1_O)        0.124    24.625 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.802    25.427    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124    25.551 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.017    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.150    26.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.760    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.326    27.086 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.636 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.636    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.750 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.750    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.084 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.950    29.034    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.303    29.337 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    29.974    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.098 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    31.023    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.124    31.147 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.955    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.124    32.079 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.817    32.896    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.124    33.020 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.513    37.533    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.088 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.088    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.882ns  (logic 11.519ns (32.103%)  route 24.363ns (67.897%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=3 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.804     7.409    L_reg/M_sm_pbc[13]
    SLICE_X48Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.561 f  L_reg/L_6963a0d3_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.978     8.539    L_reg/L_6963a0d3_remainder0_carry_i_23__0_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.865 f  L_reg/L_6963a0d3_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.807     9.672    L_reg/L_6963a0d3_remainder0_carry_i_12__0_n_0
    SLICE_X48Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.824 f  L_reg/L_6963a0d3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.631    L_reg/L_6963a0d3_remainder0_carry_i_20__0_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.360    10.991 r  L_reg/L_6963a0d3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    11.832    L_reg/L_6963a0d3_remainder0_carry_i_10__0_n_0
    SLICE_X49Y19         LUT4 (Prop_lut4_I1_O)        0.326    12.158 r  L_reg/L_6963a0d3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.158    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.798 f  bseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/O[3]
                         net (fo=1, routed)           0.694    13.492    L_reg/L_6963a0d3_remainder0_1[3]
    SLICE_X48Y19         LUT4 (Prop_lut4_I1_O)        0.306    13.798 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.425    15.223    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.124    15.347 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.990    16.337    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.461 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           1.081    17.541    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X53Y23         LUT3 (Prop_lut3_I1_O)        0.152    17.693 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.041    18.734    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.354    19.088 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.951    20.040    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.332    20.372 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.658    21.030    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.550 r  bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.550    bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.667    bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.906 r  bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.166    23.072    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X53Y21         LUT5 (Prop_lut5_I1_O)        0.301    23.373 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    23.806    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.930 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.305    25.234    bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.124    25.358 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.862    26.221    L_reg/i__carry_i_13__1_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I1_O)        0.152    26.373 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.674    27.047    L_reg/i__carry_i_18__1_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.326    27.373 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.504    27.877    L_reg/i__carry_i_13__1_n_0
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.119    27.996 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.734    28.730    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    29.458 r  bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.458    bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.575 r  bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.575    bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.890 r  bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.825    30.715    bseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.307    31.022 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.427    31.449    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.573 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.456    32.029    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y16         LUT3 (Prop_lut3_I1_O)        0.124    32.153 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.969    33.122    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    33.246 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.317    34.562    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.153    34.715 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.615    37.330    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.032 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.032    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.732ns  (logic 11.479ns (32.126%)  route 24.253ns (67.874%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.852     7.483    L_reg/M_sm_pac[6]
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.295     7.778 f  L_reg/L_6963a0d3_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.863     8.642    L_reg/L_6963a0d3_remainder0_carry_i_24_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  L_reg/L_6963a0d3_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.843     9.608    L_reg/L_6963a0d3_remainder0_carry__1_i_7_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.150     9.758 f  L_reg/L_6963a0d3_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.571    10.329    L_reg/L_6963a0d3_remainder0_carry_i_20_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I4_O)        0.326    10.655 r  L_reg/L_6963a0d3_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.670    11.325    L_reg/L_6963a0d3_remainder0_carry_i_10_n_0
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  L_reg/L_6963a0d3_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.449    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.993 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    12.795    L_reg/L_6963a0d3_remainder0[2]
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.329    13.124 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.443    14.566    L_reg/i__carry_i_13__0_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.326    14.892 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    15.690    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.842 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.854    16.696    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.352    17.048 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.686    17.734    L_reg/i__carry_i_19_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.326    18.060 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.145    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.124    19.329 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.573    19.902    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.026 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.026    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.424 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.424    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.737 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    21.558    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.306    21.864 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.501    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.625 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.351    23.976    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.149    24.125 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.987    L_reg/i__carry_i_13_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I0_O)        0.360    25.347 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    25.780    L_reg/i__carry_i_23_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.106 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.896    27.002    L_reg/i__carry_i_13_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I1_O)        0.153    27.155 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.750    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.327    28.077 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.077    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.627 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.627    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.741 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.741    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.963 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.817    29.780    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.299    30.079 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    30.875    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124    30.999 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    31.810    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    31.934 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.526    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124    32.650 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.955    33.604    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y15         LUT4 (Prop_lut4_I2_O)        0.124    33.728 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.589    37.317    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.885 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.885    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.669ns  (logic 11.484ns (32.197%)  route 24.184ns (67.803%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.852     7.483    L_reg/M_sm_pac[6]
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.295     7.778 f  L_reg/L_6963a0d3_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.863     8.642    L_reg/L_6963a0d3_remainder0_carry_i_24_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  L_reg/L_6963a0d3_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.843     9.608    L_reg/L_6963a0d3_remainder0_carry__1_i_7_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.150     9.758 f  L_reg/L_6963a0d3_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.571    10.329    L_reg/L_6963a0d3_remainder0_carry_i_20_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I4_O)        0.326    10.655 r  L_reg/L_6963a0d3_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.670    11.325    L_reg/L_6963a0d3_remainder0_carry_i_10_n_0
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  L_reg/L_6963a0d3_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.449    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.993 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    12.795    L_reg/L_6963a0d3_remainder0[2]
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.329    13.124 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.443    14.566    L_reg/i__carry_i_13__0_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.326    14.892 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    15.690    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.842 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.854    16.696    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.352    17.048 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.686    17.734    L_reg/i__carry_i_19_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.326    18.060 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.145    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.124    19.329 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.573    19.902    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.026 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.026    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.424 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.424    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.737 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    21.558    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.306    21.864 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.501    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.625 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.351    23.976    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.149    24.125 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.987    L_reg/i__carry_i_13_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I0_O)        0.360    25.347 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    25.780    L_reg/i__carry_i_23_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.106 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.896    27.002    L_reg/i__carry_i_13_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I1_O)        0.153    27.155 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.750    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.327    28.077 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.077    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.627 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.627    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.741 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.741    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.963 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.817    29.780    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.299    30.079 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    30.875    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124    30.999 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    31.810    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    31.934 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.526    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124    32.650 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.253    33.902    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I1_O)        0.124    34.026 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.223    37.249    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.822 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.822    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.607ns  (logic 11.624ns (32.646%)  route 23.982ns (67.354%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.017     7.623    L_reg/M_sm_timer[12]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.775 f  L_reg/L_6963a0d3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.820     8.595    L_reg/L_6963a0d3_remainder0_carry_i_23__1_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.326     8.921 f  L_reg/L_6963a0d3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.832     9.753    L_reg/L_6963a0d3_remainder0_carry_i_12__1_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.905 f  L_reg/L_6963a0d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.574    L_reg/L_6963a0d3_remainder0_carry_i_20__1_n_0
    SLICE_X55Y9          LUT5 (Prop_lut5_I4_O)        0.360    10.934 r  L_reg/L_6963a0d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.971    11.905    L_reg/L_6963a0d3_remainder0_carry_i_10__1_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.231 r  L_reg/L_6963a0d3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.231    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.764 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.764    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.881 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.881    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.120 f  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.928    14.048    L_reg/L_6963a0d3_remainder0_3[10]
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.301    14.349 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.045    15.394    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.518 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.065    16.583    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.707 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.433    17.140    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    17.290 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.786    18.076    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.352    18.428 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.600    19.028    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.332    19.360 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.832    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.339 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.339    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.453 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.453    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.787 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.964    21.751    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.054 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.491    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.669 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.824    23.493    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.617 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.883    24.501    L_reg/i__carry_i_13__3_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I1_O)        0.124    24.625 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.802    25.427    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124    25.551 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.017    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.150    26.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.760    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.326    27.086 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.636 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.636    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.750 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.750    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.084 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.950    29.034    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.303    29.337 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    29.974    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.098 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    31.023    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.124    31.147 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.955    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.124    32.079 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.819    32.898    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    33.022 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.182    37.204    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.757 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.757    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.595ns  (logic 11.615ns (32.631%)  route 23.980ns (67.369%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.017     7.623    L_reg/M_sm_timer[12]
    SLICE_X55Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.775 f  L_reg/L_6963a0d3_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.820     8.595    L_reg/L_6963a0d3_remainder0_carry_i_23__1_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.326     8.921 f  L_reg/L_6963a0d3_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.832     9.753    L_reg/L_6963a0d3_remainder0_carry_i_12__1_n_0
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.152     9.905 f  L_reg/L_6963a0d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.574    L_reg/L_6963a0d3_remainder0_carry_i_20__1_n_0
    SLICE_X55Y9          LUT5 (Prop_lut5_I4_O)        0.360    10.934 r  L_reg/L_6963a0d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.971    11.905    L_reg/L_6963a0d3_remainder0_carry_i_10__1_n_0
    SLICE_X56Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.231 r  L_reg/L_6963a0d3_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.231    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.764 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.764    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.881 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.881    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.120 f  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.928    14.048    L_reg/L_6963a0d3_remainder0_3[10]
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.301    14.349 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.045    15.394    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    15.518 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.065    16.583    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.707 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.433    17.140    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.150    17.290 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.786    18.076    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.352    18.428 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.600    19.028    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.332    19.360 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    19.832    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.339 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.339    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.453 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.453    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.787 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.964    21.751    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.054 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.491    22.545    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.669 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.824    23.493    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.617 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.883    24.501    L_reg/i__carry_i_13__3_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I1_O)        0.124    24.625 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.802    25.427    L_reg/i__carry_i_18__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I5_O)        0.124    25.551 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.017    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I1_O)        0.150    26.167 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    26.760    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y7          LUT5 (Prop_lut5_I0_O)        0.326    27.086 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.636 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.636    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.750 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.750    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.084 r  timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.950    29.034    timerseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.303    29.337 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    29.974    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.098 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    31.023    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.124    31.147 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    31.955    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.124    32.079 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.860    32.939    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.124    33.063 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.138    37.201    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.745 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.745    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.486ns  (logic 11.677ns (32.907%)  route 23.809ns (67.093%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.478     5.631 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.852     7.483    L_reg/M_sm_pac[6]
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.295     7.778 f  L_reg/L_6963a0d3_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.863     8.642    L_reg/L_6963a0d3_remainder0_carry_i_24_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  L_reg/L_6963a0d3_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.843     9.608    L_reg/L_6963a0d3_remainder0_carry__1_i_7_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.150     9.758 f  L_reg/L_6963a0d3_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.571    10.329    L_reg/L_6963a0d3_remainder0_carry_i_20_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I4_O)        0.326    10.655 r  L_reg/L_6963a0d3_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.670    11.325    L_reg/L_6963a0d3_remainder0_carry_i_10_n_0
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  L_reg/L_6963a0d3_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.449    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.993 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    12.795    L_reg/L_6963a0d3_remainder0[2]
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.329    13.124 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.443    14.566    L_reg/i__carry_i_13__0_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.326    14.892 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.798    15.690    L_reg/i__carry__1_i_15_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I3_O)        0.152    15.842 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.854    16.696    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.352    17.048 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.686    17.734    L_reg/i__carry_i_19_n_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.326    18.060 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.145    19.205    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I3_O)        0.124    19.329 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.573    19.902    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.026 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.026    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.424 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.424    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.737 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.821    21.558    L_reg/L_6963a0d3_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y16         LUT5 (Prop_lut5_I0_O)        0.306    21.864 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    22.501    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.124    22.625 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.351    23.976    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.149    24.125 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.987    L_reg/i__carry_i_13_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I0_O)        0.360    25.347 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    25.780    L_reg/i__carry_i_23_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.326    26.106 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.896    27.002    L_reg/i__carry_i_13_n_0
    SLICE_X61Y12         LUT3 (Prop_lut3_I1_O)        0.153    27.155 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    27.750    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.327    28.077 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.077    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.627 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.627    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.741 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.741    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.963 r  aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.817    29.780    aseg_driver/decimal_renderer/L_6963a0d3_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.299    30.079 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    30.875    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124    30.999 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    31.810    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    31.934 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.526    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I4_O)        0.124    32.650 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.401    34.051    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.152    34.203 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.698    36.901    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.639 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.639    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.433ns (72.074%)  route 0.555ns (27.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.555     2.228    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.497 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.497    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.432ns (71.980%)  route 0.558ns (28.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.558     2.230    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.498 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.407ns (70.602%)  route 0.586ns (29.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=4, routed)           0.586     2.234    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.500 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.500    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.430ns (71.225%)  route 0.578ns (28.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X15Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.578     2.227    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.516 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.516    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.458ns (69.688%)  route 0.634ns (30.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=5, routed)           0.634     2.269    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.330     3.598 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.598    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.443ns (68.925%)  route 0.651ns (31.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  display/D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_state_q_reg[1]/Q
                         net (fo=8, routed)           0.651     2.322    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.602 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.602    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.433ns (65.521%)  route 0.754ns (34.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.556     1.500    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.348     1.989    bseg_driver/ctr/S[0]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.440    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.687 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.687    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.431ns (64.475%)  route 0.788ns (35.525%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.556     1.500    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.337     1.977    bseg_driver/ctr/S[1]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.022 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.474    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.719 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.719    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.469ns (64.362%)  route 0.813ns (35.638%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.556     1.500    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.348     1.989    bseg_driver/ctr/S[0]
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.043     2.032 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.497    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.782 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.782    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.456ns (63.150%)  route 0.849ns (36.850%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.556     1.500    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.337     1.977    bseg_driver/ctr/S[1]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.046     2.023 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.536    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.805 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.805    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.643ns (30.287%)  route 3.782ns (69.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.608     4.127    reset_cond/butt_reset_IBUF
    SLICE_X48Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.251 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.174     5.424    reset_cond/M_reset_cond_in
    SLICE_X57Y4          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y4          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.643ns (30.287%)  route 3.782ns (69.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.608     4.127    reset_cond/butt_reset_IBUF
    SLICE_X48Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.251 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.174     5.424    reset_cond/M_reset_cond_in
    SLICE_X57Y4          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y4          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.161ns  (logic 1.643ns (31.830%)  route 3.519ns (68.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.608     4.127    reset_cond/butt_reset_IBUF
    SLICE_X48Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.251 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.911     5.161    reset_cond/M_reset_cond_in
    SLICE_X45Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.643ns (34.189%)  route 3.162ns (65.811%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.608     4.127    reset_cond/butt_reset_IBUF
    SLICE_X48Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.251 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.554     4.805    reset_cond/M_reset_cond_in
    SLICE_X48Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.641ns (46.564%)  route 1.884ns (53.436%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.884     3.401    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.525 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.525    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X6Y2           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.518     4.923    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 1.653ns (47.023%)  route 1.862ns (52.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.862     3.391    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X4Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.515 r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.515    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.518     4.923    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.630ns (46.638%)  route 1.865ns (53.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.865     3.372    forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.496 r  forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.496    forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X8Y9           FDRE                                         r  forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.448     4.853    forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 1.640ns (47.314%)  route 1.826ns (52.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.826     3.342    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X4Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.466 r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.466    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.518     4.923    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.411ns  (logic 1.658ns (48.612%)  route 1.753ns (51.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.753     3.287    forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X6Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.411 r  forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.411    forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X6Y6           FDRE                                         r  forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.517     4.922    forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.297ns  (logic 1.624ns (49.263%)  route 1.673ns (50.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.673     3.173    forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.297 r  forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y15         FDRE                                         r  forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         1.444     4.849    forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1954165504[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.327ns (35.190%)  route 0.602ns (64.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.602     0.884    forLoop_idx_0_1954165504[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.929 r  forLoop_idx_0_1954165504[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.929    forLoop_idx_0_1954165504[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X8Y9           FDRE                                         r  forLoop_idx_0_1954165504[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.835     2.025    forLoop_idx_0_1954165504[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  forLoop_idx_0_1954165504[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.313ns (31.233%)  route 0.689ns (68.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.689     0.957    forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.002 r  forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.002    forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y15         FDRE                                         r  forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.830     2.020    forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  forLoop_idx_0_1555168160[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.347ns (33.931%)  route 0.675ns (66.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.675     0.977    forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X6Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.022 r  forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.022    forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X6Y6           FDRE                                         r  forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.864     2.054    forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  forLoop_idx_0_1555168160[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.329ns (31.508%)  route 0.714ns (68.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.714     0.998    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X4Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.043    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.865     2.055    forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1954165504[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.330ns (31.491%)  route 0.718ns (68.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.718     1.003    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X6Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.048 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.048    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X6Y2           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.865     2.055    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.341ns (31.677%)  route 0.736ns (68.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.736     1.033    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X4Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.078 r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.078    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.865     2.055    forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  forLoop_idx_0_1555168160[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.319ns (29.221%)  route 0.772ns (70.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.772     1.046    forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.091 r  forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.091    forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X8Y9           FDRE                                         r  forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.835     2.025    forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  forLoop_idx_0_1555168160[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.331ns (18.882%)  route 1.423ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.224     1.510    reset_cond/butt_reset_IBUF
    SLICE_X48Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.199     1.755    reset_cond/M_reset_cond_in
    SLICE_X48Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.331ns (17.312%)  route 1.583ns (82.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.224     1.510    reset_cond/butt_reset_IBUF
    SLICE_X48Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.359     1.914    reset_cond/M_reset_cond_in
    SLICE_X45Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.007ns  (logic 0.331ns (16.510%)  route 1.676ns (83.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.224     1.510    reset_cond/butt_reset_IBUF
    SLICE_X48Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.452     2.007    reset_cond/M_reset_cond_in
    SLICE_X57Y4          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=546, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y4          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





