 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : sad_cal
Version: K-2015.06
Date   : Sun Mar 24 11:08:33 2019
****************************************

 # A fanout number of 250 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: enclosed

  Startpoint: refi[562] (input port clocked by clk)
  Endpoint: diff_reg[4][6][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[562] (in)                                          0.00       2.13 r
  sub_67_G7_G5/B[2] (sad_cal_DW01_sub_441)                0.00       2.13 r
  sub_67_G7_G5/U87/Y (INVX3)                              0.02       2.15 f
  sub_67_G7_G5/U123/Y (NOR2X1)                            0.13       2.27 r
  sub_67_G7_G5/U103/Y (NOR2X1)                            0.09       2.36 f
  sub_67_G7_G5/U90/Y (AOI21X2)                            0.19       2.55 r
  sub_67_G7_G5/U33/Y (XOR2X1)                             0.19       2.74 f
  sub_67_G7_G5/DIFF[4] (sad_cal_DW01_sub_441)             0.00       2.74 f
  U10998/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[4][6][4]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[4][6][4]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1650] (input port clocked by clk)
  Endpoint: diff_reg[12][14][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1650] (in)                                         0.00       2.13 r
  sub_67_G15_G13/B[2] (sad_cal_DW01_sub_305)              0.00       2.13 r
  sub_67_G15_G13/U87/Y (INVX3)                            0.02       2.15 f
  sub_67_G15_G13/U123/Y (NOR2X1)                          0.13       2.27 r
  sub_67_G15_G13/U103/Y (NOR2X1)                          0.09       2.36 f
  sub_67_G15_G13/U90/Y (AOI21X2)                          0.19       2.55 r
  sub_67_G15_G13/U33/Y (XOR2X1)                           0.19       2.74 f
  sub_67_G15_G13/DIFF[4] (sad_cal_DW01_sub_305)           0.00       2.74 f
  U10996/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[12][14][4]/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[12][14][4]/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[178] (input port clocked by clk)
  Endpoint: diff_reg[1][6][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[178] (in)                                          0.00       2.13 r
  sub_67_G7_G2/B[2] (sad_cal_DW01_sub_489)                0.00       2.13 r
  sub_67_G7_G2/U88/Y (INVX3)                              0.02       2.15 f
  sub_67_G7_G2/U122/Y (NOR2X1)                            0.13       2.27 r
  sub_67_G7_G2/U104/Y (NOR2X1)                            0.09       2.36 f
  sub_67_G7_G2/U91/Y (AOI21X2)                            0.19       2.55 r
  sub_67_G7_G2/U33/Y (XOR2X1)                             0.19       2.74 f
  sub_67_G7_G2/DIFF[4] (sad_cal_DW01_sub_489)             0.00       2.74 f
  U10993/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[1][6][4]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[1][6][4]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[0][10][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[0][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[0][10][6]/CK (DFFRX1)                       0.00 #     1.00 r
  abs_val_reg[0][10][6]/Q (DFFRX1)                        0.60       1.60 f
  add_1_root_add_101_3_G3_G1/B[6] (sad_cal_DW01_add_826)     0.00     1.60 f
  add_1_root_add_101_3_G3_G1/U87/Y (OR2X4)                0.18       1.78 f
  add_1_root_add_101_3_G3_G1/U78/Y (AND2X2)               0.16       1.94 f
  add_1_root_add_101_3_G3_G1/U66/Y (XOR2X2)               0.15       2.09 r
  add_1_root_add_101_3_G3_G1/SUM[6] (sad_cal_DW01_add_826)     0.00     2.09 r
  add_0_root_add_101_3_G3_G1/B[6] (sad_cal_DW01_add_924)     0.00     2.09 r
  add_0_root_add_101_3_G3_G1/U91/Y (NAND2X1)              0.10       2.19 f
  add_0_root_add_101_3_G3_G1/U108/Y (INVX1)               0.10       2.28 r
  add_0_root_add_101_3_G3_G1/U85/Y (AOI21X1)              0.06       2.34 f
  add_0_root_add_101_3_G3_G1/U109/Y (OAI21X1)             0.16       2.50 r
  add_0_root_add_101_3_G3_G1/U95/Y (AOI21X2)              0.08       2.58 f
  add_0_root_add_101_3_G3_G1/U128/Y (OAI21X1)             0.14       2.72 r
  add_0_root_add_101_3_G3_G1/SUM[9] (sad_cal_DW01_add_924)     0.00     2.72 r
  U12422/Y (MX2X1)                                        0.17       2.88 r
  acc_4x16_reg[0][2][9]/D (DFFRX1)                        0.00       2.88 r
  data arrival time                                                  2.88

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[0][2][9]/CK (DFFRX1)                       0.00       3.10 r
  library setup time                                     -0.22       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[12][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[12][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[12][2][1]/CK (DFFRX2)                       0.00 #     1.00 r
  abs_val_reg[12][2][1]/Q (DFFRX2)                        0.46       1.46 r
  add_1_root_add_101_3_G13/B[1] (sad_cal_DW01_add_849)     0.00      1.46 r
  add_1_root_add_101_3_G13/U82/Y (NOR2X4)                 0.08       1.53 f
  add_1_root_add_101_3_G13/U76/Y (OAI21X2)                0.12       1.66 r
  add_1_root_add_101_3_G13/U89/Y (AOI21X2)                0.09       1.75 f
  add_1_root_add_101_3_G13/U69/Y (INVX1)                  0.10       1.85 r
  add_1_root_add_101_3_G13/U91/Y (CLKINVX4)               0.09       1.93 f
  add_1_root_add_101_3_G13/U99/Y (OAI21X1)                0.15       2.08 r
  add_1_root_add_101_3_G13/U78/Y (XNOR2X1)                0.20       2.28 f
  add_1_root_add_101_3_G13/SUM[7] (sad_cal_DW01_add_849)     0.00     2.28 f
  add_0_root_add_101_3_G13/B[7] (sad_cal_DW01_add_970)     0.00      2.28 f
  add_0_root_add_101_3_G13/U109/Y (NOR2X1)                0.21       2.49 r
  add_0_root_add_101_3_G13/U106/Y (INVX1)                 0.07       2.56 f
  add_0_root_add_101_3_G13/U130/Y (NAND2X1)               0.07       2.63 r
  add_0_root_add_101_3_G13/U115/Y (XOR2X1)                0.16       2.79 r
  add_0_root_add_101_3_G13/SUM[7] (sad_cal_DW01_add_970)     0.00     2.79 r
  U11967/Y (CLKMX2X2)                                     0.20       2.99 r
  acc_4x16_reg[12][0][7]/D (DFFRHQX8)                     0.00       2.99 r
  data arrival time                                                  2.99

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[12][0][7]/CK (DFFRHQX8)                    0.00       3.10 r
  library setup time                                     -0.11       2.99
  data required time                                                 2.99
  --------------------------------------------------------------------------
  data required time                                                 2.99
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cal_en_d_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: abs_val_reg[14][6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  cal_en_d_reg[0]/CK (DFFRX1)              0.00 #     1.00 r
  cal_en_d_reg[0]/QN (DFFRX1)              0.42       1.42 r
  U12123/Y (INVX1)                         0.10       1.52 f
  U13335/Y (CLKBUFX3)                      0.22       1.74 f
  U11319/Y (CLKBUFX3)                      0.25       1.98 f
  U13261/Y (CLKBUFX3)                      0.23       2.22 f
  U13851/Y (AND2X2)                        0.27       2.48 f
  U10570/Y (AOI222X4)                      0.50       2.98 r
  U14295/Y (CLKINVX1)                      0.04       3.02 f
  abs_val_reg[14][6][0]/D (DFFRX2)         0.00       3.02 f
  data arrival time                                   3.02

  clock clk (rise edge)                    2.25       2.25
  clock network delay (ideal)              1.00       3.25
  clock uncertainty                       -0.15       3.10
  abs_val_reg[14][6][0]/CK (DFFRX2)        0.00       3.10 r
  library setup time                      -0.08       3.02
  data required time                                  3.02
  -----------------------------------------------------------
  data required time                                  3.02
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: abs_val_reg[6][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[6][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[6][2][3]/CK (DFFRX2)                        0.00 #     1.00 r
  abs_val_reg[6][2][3]/Q (DFFRX2)                         0.56       1.56 f
  add_1_root_add_101_3_G7/B[3] (sad_cal_DW01_add_837)     0.00       1.56 f
  add_1_root_add_101_3_G7/U108/Y (NAND2X1)                0.11       1.67 r
  add_1_root_add_101_3_G7/U104/Y (OAI21X1)                0.11       1.78 f
  add_1_root_add_101_3_G7/U69/Y (AOI21X1)                 0.12       1.90 r
  add_1_root_add_101_3_G7/U113/Y (OAI21X1)                0.11       2.02 f
  add_1_root_add_101_3_G7/U70/Y (XNOR2X4)                 0.13       2.15 f
  add_1_root_add_101_3_G7/SUM[5] (sad_cal_DW01_add_837)     0.00     2.15 f
  add_0_root_add_101_3_G7/B[5] (sad_cal_DW01_add_946)     0.00       2.15 f
  add_0_root_add_101_3_G7/U96/Y (OR2X8)                   0.15       2.30 f
  add_0_root_add_101_3_G7/U97/Y (OAI2BB1X1)               0.20       2.50 f
  add_0_root_add_101_3_G7/U109/Y (AOI21X1)                0.12       2.62 r
  add_0_root_add_101_3_G7/U121/Y (OAI21X1)                0.09       2.71 f
  add_0_root_add_101_3_G7/U95/Y (XNOR2X2)                 0.11       2.83 r
  add_0_root_add_101_3_G7/SUM[7] (sad_cal_DW01_add_946)     0.00     2.83 r
  U10576/Y (NAND2X2)                                      0.07       2.90 f
  U12677/Y (NAND2X2)                                      0.05       2.96 r
  acc_4x16_reg[6][0][7]/D (DFFRX4)                        0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[6][0][7]/CK (DFFRX4)                       0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[701] (input port clocked by clk)
  Endpoint: diff_reg[5][7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[701] (in)                                          0.00       2.13 f
  sub_67_G8_G6/B[5] (sad_cal_DW01_sub_424)                0.00       2.13 f
  sub_67_G8_G6/U82/Y (CLKINVX1)                           0.04       2.17 r
  sub_67_G8_G6/U83/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G8_G6/U93/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G8_G6/U112/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G8_G6/U126/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G8_G6/U99/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G8_G6/DIFF[7] (sad_cal_DW01_sub_424)             0.00       2.78 r
  U10884/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[5][7][7]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[5][7][7]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[616] (input port clocked by clk)
  Endpoint: diff_reg[4][13][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[616] (in)                                          0.00       2.13 f
  sub_67_G14_G5/B[0] (sad_cal_DW01_sub_434)               0.00       2.13 f
  sub_67_G14_G5/U75/Y (INVX4)                             0.04       2.16 r
  sub_67_G14_G5/U83/Y (NOR2X4)                            0.05       2.21 f
  sub_67_G14_G5/U80/Y (OAI21X4)                           0.11       2.32 r
  sub_67_G14_G5/U88/Y (AOI21X1)                           0.10       2.42 f
  sub_67_G14_G5/U128/Y (OAI21X1)                          0.14       2.56 r
  sub_67_G14_G5/U126/Y (XNOR2X1)                          0.18       2.74 f
  sub_67_G14_G5/DIFF[6] (sad_cal_DW01_sub_434)            0.00       2.74 f
  U17973/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[4][13][6]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[4][13][6]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[2013] (input port clocked by clk)
  Endpoint: diff_reg[15][11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[2013] (in)                                         0.00       2.13 f
  sub_67_G12_G16/B[5] (sad_cal_DW01_sub_260)              0.00       2.13 f
  sub_67_G12_G16/U132/Y (CLKINVX1)                        0.04       2.17 r
  sub_67_G12_G16/U86/Y (NOR2X1)                           0.08       2.25 f
  sub_67_G12_G16/U90/Y (NOR2X1)                           0.16       2.42 r
  sub_67_G12_G16/U112/Y (NAND2X1)                         0.08       2.50 f
  sub_67_G12_G16/U127/Y (OAI21X1)                         0.15       2.64 r
  sub_67_G12_G16/U95/Y (XNOR2X1)                          0.14       2.78 r
  sub_67_G12_G16/DIFF[7] (sad_cal_DW01_sub_260)           0.00       2.78 r
  U10425/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[15][11][7]/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[15][11][7]/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[477] (input port clocked by clk)
  Endpoint: diff_reg[3][11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[477] (in)                                          0.00       2.13 f
  sub_67_G12_G4/B[5] (sad_cal_DW01_sub_452)               0.00       2.13 f
  sub_67_G12_G4/U132/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G12_G4/U86/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G12_G4/U90/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G12_G4/U112/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G12_G4/U127/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G12_G4/U95/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G12_G4/DIFF[7] (sad_cal_DW01_sub_452)            0.00       2.78 r
  U10424/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[3][11][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[3][11][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[669] (input port clocked by clk)
  Endpoint: diff_reg[5][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[669] (in)                                          0.00       2.13 f
  sub_67_G4_G6/B[5] (sad_cal_DW01_sub_428)                0.00       2.13 f
  sub_67_G4_G6/U130/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G4_G6/U84/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G4_G6/U94/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G4_G6/U113/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G4_G6/U125/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G4_G6/U98/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G4_G6/DIFF[7] (sad_cal_DW01_sub_428)             0.00       2.78 r
  U10487/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[5][3][7]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[5][3][7]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[8][6][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[8][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[8][6][2]/CK (DFFRX2)                        0.00 #     1.00 r
  abs_val_reg[8][6][2]/Q (DFFRX2)                         0.42       1.42 r
  add_1_root_add_101_3_G2_G9/B[2] (sad_cal_DW01_add_808)     0.00     1.42 r
  add_1_root_add_101_3_G2_G9/U72/Y (NAND2X2)              0.07       1.49 f
  add_1_root_add_101_3_G2_G9/U73/Y (OA21X2)               0.27       1.76 f
  add_1_root_add_101_3_G2_G9/U77/Y (AND2X4)               0.16       1.92 f
  add_1_root_add_101_3_G2_G9/U115/Y (OAI21X1)             0.13       2.04 r
  add_1_root_add_101_3_G2_G9/U89/Y (XNOR2X1)              0.16       2.21 r
  add_1_root_add_101_3_G2_G9/SUM[5] (sad_cal_DW01_add_808)     0.00     2.21 r
  add_0_root_add_101_3_G2_G9/B[5] (sad_cal_DW01_add_888)     0.00     2.21 r
  add_0_root_add_101_3_G2_G9/U114/Y (NOR2X1)              0.11       2.31 f
  add_0_root_add_101_3_G2_G9/U96/Y (NOR2X1)               0.14       2.45 r
  add_0_root_add_101_3_G2_G9/U104/Y (AOI21X1)             0.10       2.55 f
  add_0_root_add_101_3_G2_G9/U109/Y (OAI21X1)             0.13       2.68 r
  add_0_root_add_101_3_G2_G9/U108/Y (XNOR2X1)             0.18       2.86 f
  add_0_root_add_101_3_G2_G9/SUM[8] (sad_cal_DW01_add_888)     0.00     2.86 f
  U12832/Y (NAND2X1)                                      0.10       2.96 r
  U12833/Y (NAND2X1)                                      0.05       3.02 f
  acc_4x16_reg[8][1][8]/D (DFFRX2)                        0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[8][1][8]/CK (DFFRX2)                       0.00       3.10 r
  library setup time                                     -0.08       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1557] (input port clocked by clk)
  Endpoint: diff_reg[12][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1557] (in)                                         0.00       2.13 f
  sub_67_G3_G13/B[5] (sad_cal_DW01_sub_317)               0.00       2.13 f
  sub_67_G3_G13/U124/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G3_G13/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G3_G13/U83/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G3_G13/U103/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G3_G13/U118/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G3_G13/U89/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G3_G13/DIFF[7] (sad_cal_DW01_sub_317)            0.00       2.78 r
  U11102/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[12][2][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[12][2][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1181] (input port clocked by clk)
  Endpoint: diff_reg[9][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1181] (in)                                         0.00       2.13 f
  sub_67_G4_G10/B[5] (sad_cal_DW01_sub_364)               0.00       2.13 f
  sub_67_G4_G10/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G4_G10/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G4_G10/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G4_G10/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G4_G10/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G4_G10/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G4_G10/DIFF[7] (sad_cal_DW01_sub_364)            0.00       2.78 r
  U10488/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[9][3][7]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[9][3][7]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[605] (input port clocked by clk)
  Endpoint: diff_reg[4][11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[605] (in)                                          0.00       2.13 f
  sub_67_G12_G5/B[5] (sad_cal_DW01_sub_436)               0.00       2.13 f
  sub_67_G12_G5/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G12_G5/U84/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G12_G5/U93/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G12_G5/U113/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G12_G5/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G12_G5/U98/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G12_G5/DIFF[7] (sad_cal_DW01_sub_436)            0.00       2.78 r
  U10489/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[4][11][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[4][11][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[12][10][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[12][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[12][10][3]/CK (DFFRX2)                      0.00 #     1.00 r
  abs_val_reg[12][10][3]/Q (DFFRX2)                       0.56       1.56 f
  add_1_root_add_101_3_G3_G13/B[3] (sad_cal_DW01_add_850)     0.00     1.56 f
  add_1_root_add_101_3_G3_G13/U75/Y (NOR2X2)              0.11       1.67 r
  add_1_root_add_101_3_G3_G13/U108/Y (NOR2X1)             0.06       1.73 f
  add_1_root_add_101_3_G3_G13/U69/Y (NAND2X1)             0.09       1.82 r
  add_1_root_add_101_3_G3_G13/U88/Y (AND2X4)              0.15       1.97 r
  add_1_root_add_101_3_G3_G13/U114/Y (OAI21X1)            0.07       2.04 f
  add_1_root_add_101_3_G3_G13/U77/Y (XNOR2X1)             0.15       2.19 r
  add_1_root_add_101_3_G3_G13/SUM[6] (sad_cal_DW01_add_850)     0.00     2.19 r
  add_0_root_add_101_3_G3_G13/B[6] (sad_cal_DW01_add_972)     0.00     2.19 r
  add_0_root_add_101_3_G3_G13/U105/Y (NOR2X2)             0.11       2.30 f
  add_0_root_add_101_3_G3_G13/U77/Y (NOR2X1)              0.13       2.43 r
  add_0_root_add_101_3_G3_G13/U109/Y (AOI21X1)            0.10       2.52 f
  add_0_root_add_101_3_G3_G13/U111/Y (OAI21X1)            0.13       2.66 r
  add_0_root_add_101_3_G3_G13/U110/Y (XNOR2X1)            0.18       2.84 f
  add_0_root_add_101_3_G3_G13/SUM[8] (sad_cal_DW01_add_972)     0.00     2.84 f
  U12887/Y (MX2X2)                                        0.18       3.02 f
  acc_4x16_reg[12][2][8]/D (DFFRX2)                       0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[12][2][8]/CK (DFFRX2)                      0.00       3.10 r
  library setup time                                     -0.08       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1315] (input port clocked by clk)
  Endpoint: diff_reg[10][4][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1315] (in)                                         0.00       2.13 r
  sub_67_G5_G11/B[3] (sad_cal_DW01_sub_347)               0.00       2.13 r
  sub_67_G5_G11/U84/Y (NAND2BX1)                          0.16       2.28 r
  sub_67_G5_G11/U80/Y (OAI21X2)                           0.09       2.37 f
  sub_67_G5_G11/U100/Y (AO21X2)                           0.23       2.61 f
  sub_67_G5_G11/U88/Y (XNOR2X2)                           0.11       2.71 r
  sub_67_G5_G11/DIFF[4] (sad_cal_DW01_sub_347)            0.00       2.71 r
  U11079/Y (CLKMX2X3)                                     0.17       2.89 r
  diff_reg[10][4][4]/D (DFFRX1)                           0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[10][4][4]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1789] (input port clocked by clk)
  Endpoint: diff_reg[13][15][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1789] (in)                                         0.00       2.13 f
  sub_67_G16_G14/B[5] (sad_cal_DW01_sub_288)              0.00       2.13 f
  sub_67_G16_G14/U130/Y (CLKINVX1)                        0.04       2.17 r
  sub_67_G16_G14/U80/Y (NOR2X1)                           0.08       2.25 f
  sub_67_G16_G14/U91/Y (NOR2X1)                           0.16       2.42 r
  sub_67_G16_G14/U111/Y (NAND2X1)                         0.08       2.50 f
  sub_67_G16_G14/U125/Y (OAI21X1)                         0.15       2.64 r
  sub_67_G16_G14/U96/Y (XNOR2X1)                          0.14       2.78 r
  sub_67_G16_G14/DIFF[7] (sad_cal_DW01_sub_288)           0.00       2.78 r
  U10495/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[13][15][7]/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[13][15][7]/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1725] (input port clocked by clk)
  Endpoint: diff_reg[13][7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1725] (in)                                         0.00       2.13 f
  sub_67_G8_G14/B[5] (sad_cal_DW01_sub_296)               0.00       2.13 f
  sub_67_G8_G14/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G8_G14/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G8_G14/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G8_G14/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G8_G14/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G8_G14/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G8_G14/DIFF[7] (sad_cal_DW01_sub_296)            0.00       2.78 r
  U10494/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[13][7][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[13][7][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1053] (input port clocked by clk)
  Endpoint: diff_reg[8][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1053] (in)                                         0.00       2.13 f
  sub_67_G4_G9/B[5] (sad_cal_DW01_sub_380)                0.00       2.13 f
  sub_67_G4_G9/U130/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G4_G9/U80/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G4_G9/U91/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G4_G9/U111/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G4_G9/U125/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G4_G9/U96/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G4_G9/DIFF[7] (sad_cal_DW01_sub_380)             0.00       2.78 r
  U10493/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[8][3][7]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[8][3][7]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1021] (input port clocked by clk)
  Endpoint: diff_reg[7][15][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1021] (in)                                         0.00       2.13 f
  sub_67_G16_G8/B[5] (sad_cal_DW01_sub_384)               0.00       2.13 f
  sub_67_G16_G8/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G16_G8/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G16_G8/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G16_G8/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G16_G8/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G16_G8/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G16_G8/DIFF[7] (sad_cal_DW01_sub_384)            0.00       2.78 r
  U10492/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[7][15][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[7][15][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[829] (input port clocked by clk)
  Endpoint: diff_reg[6][7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[829] (in)                                          0.00       2.13 f
  sub_67_G8_G7/B[5] (sad_cal_DW01_sub_408)                0.00       2.13 f
  sub_67_G8_G7/U130/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G8_G7/U80/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G8_G7/U91/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G8_G7/U111/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G8_G7/U125/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G8_G7/U96/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G8_G7/DIFF[7] (sad_cal_DW01_sub_408)             0.00       2.78 r
  U10491/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[6][7][7]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[6][7][7]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[733] (input port clocked by clk)
  Endpoint: diff_reg[5][11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[733] (in)                                          0.00       2.13 f
  sub_67_G12_G6/B[5] (sad_cal_DW01_sub_420)               0.00       2.13 f
  sub_67_G12_G6/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G12_G6/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G12_G6/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G12_G6/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G12_G6/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G12_G6/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G12_G6/DIFF[7] (sad_cal_DW01_sub_420)            0.00       2.78 r
  U10490/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[5][11][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[5][11][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[13][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[13][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[13][3][0]/CK (DFFRX2)                       0.00 #     1.00 r
  abs_val_reg[13][3][0]/Q (DFFRX2)                        0.42       1.42 r
  add_2_root_add_101_3_G14/B[0] (sad_cal_DW01_add_973)     0.00      1.42 r
  add_2_root_add_101_3_G14/U74/Y (NAND2X2)                0.08       1.50 f
  add_2_root_add_101_3_G14/U80/Y (OAI21X2)                0.18       1.68 r
  add_2_root_add_101_3_G14/U89/Y (AOI21X4)                0.11       1.79 f
  add_2_root_add_101_3_G14/U71/Y (OAI21X1)                0.15       1.94 r
  add_2_root_add_101_3_G14/U91/Y (INVX1)                  0.06       2.00 f
  add_2_root_add_101_3_G14/U87/Y (NAND2X1)                0.08       2.09 r
  add_2_root_add_101_3_G14/U76/Y (OAI2BB1X2)              0.07       2.16 f
  add_2_root_add_101_3_G14/SUM[5] (sad_cal_DW01_add_973)     0.00     2.16 f
  add_0_root_add_101_3_G14/A[5] (sad_cal_DW01_add_974)     0.00      2.16 f
  add_0_root_add_101_3_G14/U96/Y (OR2X4)                  0.19       2.35 f
  add_0_root_add_101_3_G14/U117/Y (AOI21X2)               0.14       2.48 r
  add_0_root_add_101_3_G14/U120/Y (OAI21X2)               0.08       2.56 f
  add_0_root_add_101_3_G14/U101/Y (AOI21X2)               0.12       2.69 r
  add_0_root_add_101_3_G14/U2/Y (XOR2X1)                  0.13       2.81 r
  add_0_root_add_101_3_G14/SUM[8] (sad_cal_DW01_add_974)     0.00     2.81 r
  U12115/Y (NAND2X1)                                      0.08       2.89 f
  U12710/Y (NAND2X1)                                      0.06       2.96 r
  acc_4x16_reg[13][0][8]/D (DFFRX2)                       0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[13][0][8]/CK (DFFRX2)                      0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[0][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[0][2][1]/CK (DFFRX4)                        0.00 #     1.00 r
  abs_val_reg[0][2][1]/Q (DFFRX4)                         0.49       1.49 f
  add_1_root_add_101_3/B[1] (sad_cal_DW01_add_825)        0.00       1.49 f
  add_1_root_add_101_3/U69/Y (NOR2X1)                     0.15       1.64 r
  add_1_root_add_101_3/U80/Y (NAND2BX1)                   0.16       1.80 r
  add_1_root_add_101_3/U93/Y (XOR2X1)                     0.16       1.96 f
  add_1_root_add_101_3/SUM[1] (sad_cal_DW01_add_825)      0.00       1.96 f
  add_0_root_add_101_3/B[1] (sad_cal_DW01_add_922)        0.00       1.96 f
  add_0_root_add_101_3/U96/Y (OR2X2)                      0.23       2.19 f
  add_0_root_add_101_3/U112/Y (AOI21X2)                   0.17       2.37 r
  add_0_root_add_101_3/U110/Y (OAI21X4)                   0.10       2.47 f
  add_0_root_add_101_3/U99/Y (AOI21X1)                    0.13       2.60 r
  add_0_root_add_101_3/U102/Y (OAI21X1)                   0.08       2.68 f
  add_0_root_add_101_3/U101/Y (XOR2X1)                    0.11       2.79 r
  add_0_root_add_101_3/SUM[7] (sad_cal_DW01_add_922)      0.00       2.79 r
  U10528/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg[0][0][7]/D (DFFRX2)                        0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[0][0][7]/CK (DFFRX2)                       0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1949] (input port clocked by clk)
  Endpoint: diff_reg[15][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1949] (in)                                         0.00       2.13 f
  sub_67_G4_G16/B[5] (sad_cal_DW01_sub_268)               0.00       2.13 f
  sub_67_G4_G16/U132/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G4_G16/U81/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G4_G16/U87/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G4_G16/U112/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G4_G16/U127/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G4_G16/U93/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G4_G16/DIFF[7] (sad_cal_DW01_sub_268)            0.00       2.78 r
  U10423/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[15][3][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[15][3][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[539] (input port clocked by clk)
  Endpoint: diff_reg[4][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[539] (in)                                          0.00       2.13 r
  sub_67_G4_G5/B[3] (sad_cal_DW01_sub_444)                0.00       2.13 r
  sub_67_G4_G5/U91/Y (INVX8)                              0.02       2.14 f
  sub_67_G4_G5/U82/Y (NOR2X1)                             0.09       2.23 r
  sub_67_G4_G5/U112/Y (NOR2X1)                            0.08       2.31 f
  sub_67_G4_G5/U100/Y (AOI21X1)                           0.13       2.44 r
  sub_67_G4_G5/U77/Y (CLKINVX1)                           0.08       2.52 f
  sub_67_G4_G5/U74/Y (INVX2)                              0.07       2.59 r
  sub_67_G4_G5/U93/Y (XOR2X1)                             0.11       2.70 r
  sub_67_G4_G5/DIFF[4] (sad_cal_DW01_sub_444)             0.00       2.70 r
  U12080/Y (CLKMX2X2)                                     0.18       2.89 r
  diff_reg[4][3][4]/D (DFFRX1)                            0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[4][3][4]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[853] (input port clocked by clk)
  Endpoint: diff_reg[6][10][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[853] (in)                                          0.00       2.13 f
  sub_67_G11_G7/B[5] (sad_cal_DW01_sub_405)               0.00       2.13 f
  sub_67_G11_G7/U126/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G11_G7/U81/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G11_G7/U84/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G11_G7/U105/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G11_G7/U120/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G11_G7/U91/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G11_G7/DIFF[7] (sad_cal_DW01_sub_405)            0.00       2.78 r
  U11100/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[6][10][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[6][10][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1533] (input port clocked by clk)
  Endpoint: diff_reg[11][15][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1533] (in)                                         0.00       2.13 f
  sub_67_G16_G12/B[5] (sad_cal_DW01_sub_320)              0.00       2.13 f
  sub_67_G16_G12/U132/Y (CLKINVX1)                        0.04       2.17 r
  sub_67_G16_G12/U80/Y (NOR2X1)                           0.08       2.25 f
  sub_67_G16_G12/U86/Y (NOR2X1)                           0.16       2.42 r
  sub_67_G16_G12/U111/Y (NAND2X1)                         0.08       2.50 f
  sub_67_G16_G12/U127/Y (OAI21X1)                         0.15       2.64 r
  sub_67_G16_G12/U91/Y (XNOR2X1)                          0.14       2.78 r
  sub_67_G16_G12/DIFF[7] (sad_cal_DW01_sub_320)           0.00       2.78 r
  U10422/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[11][15][7]/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[11][15][7]/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1213] (input port clocked by clk)
  Endpoint: diff_reg[9][7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1213] (in)                                         0.00       2.13 f
  sub_67_G8_G10/B[5] (sad_cal_DW01_sub_360)               0.00       2.13 f
  sub_67_G8_G10/U89/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G8_G10/U94/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G8_G10/U78/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G8_G10/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G8_G10/U126/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G8_G10/U97/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G8_G10/DIFF[7] (sad_cal_DW01_sub_360)            0.00       2.78 r
  U11101/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[9][7][7]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[9][7][7]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[381] (input port clocked by clk)
  Endpoint: diff_reg[2][15][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[381] (in)                                          0.00       2.13 r
  sub_67_G16_G3/B[5] (sad_cal_DW01_sub_464)               0.00       2.13 r
  sub_67_G16_G3/U128/Y (CLKINVX1)                         0.05       2.18 f
  sub_67_G16_G3/U79/Y (NOR2X1)                            0.18       2.36 r
  sub_67_G16_G3/U73/Y (OAI21X2)                           0.11       2.46 f
  sub_67_G16_G3/U110/Y (AOI21X1)                          0.12       2.58 r
  sub_67_G16_G3/U123/Y (OAI21X1)                          0.08       2.66 f
  sub_67_G16_G3/U94/Y (XNOR2X1)                           0.12       2.78 r
  sub_67_G16_G3/DIFF[7] (sad_cal_DW01_sub_464)            0.00       2.78 r
  U10426/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg[2][15][7]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[2][15][7]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[938] (input port clocked by clk)
  Endpoint: diff_reg[7][5][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[938] (in)                                          0.00       2.13 f
  sub_67_G6_G8/B[2] (sad_cal_DW01_sub_394)                0.00       2.13 f
  sub_67_G6_G8/U80/Y (INVX4)                              0.02       2.15 r
  sub_67_G6_G8/U87/Y (NAND2X1)                            0.09       2.24 f
  sub_67_G6_G8/U83/Y (OAI21X2)                            0.18       2.42 r
  sub_67_G6_G8/U92/Y (AOI21X2)                            0.09       2.51 f
  sub_67_G6_G8/U125/Y (OAI21X1)                           0.14       2.64 r
  sub_67_G6_G8/U94/Y (XNOR2X1)                            0.13       2.78 r
  sub_67_G6_G8/DIFF[7] (sad_cal_DW01_sub_394)             0.00       2.78 r
  U12440/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[7][5][7]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[7][5][7]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[538] (input port clocked by clk)
  Endpoint: diff_reg[4][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[538] (in)                                          0.00       2.13 f
  sub_67_G4_G5/B[2] (sad_cal_DW01_sub_444)                0.00       2.13 f
  sub_67_G4_G5/U90/Y (INVX6)                              0.03       2.15 r
  sub_67_G4_G5/U83/Y (NAND2X2)                            0.06       2.21 f
  sub_67_G4_G5/U78/Y (OAI21X2)                            0.14       2.35 r
  sub_67_G4_G5/U100/Y (AOI21X1)                           0.06       2.41 f
  sub_67_G4_G5/U77/Y (CLKINVX1)                           0.06       2.47 r
  sub_67_G4_G5/U74/Y (INVX2)                              0.05       2.53 f
  sub_67_G4_G5/U124/Y (OAI21X1)                           0.13       2.65 r
  sub_67_G4_G5/U92/Y (XNOR2X1)                            0.14       2.79 r
  sub_67_G4_G5/DIFF[7] (sad_cal_DW01_sub_444)             0.00       2.79 r
  U10585/Y (MX2X2)                                        0.17       2.96 r
  diff_reg[4][3][7]/D (DFFRX4)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[4][3][7]/CK (DFFRX4)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[538] (input port clocked by clk)
  Endpoint: diff_reg[4][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[538] (in)                                          0.00       2.13 f
  sub_67_G4_G5/B[2] (sad_cal_DW01_sub_444)                0.00       2.13 f
  sub_67_G4_G5/U90/Y (INVX6)                              0.03       2.15 r
  sub_67_G4_G5/U83/Y (NAND2X2)                            0.06       2.21 f
  sub_67_G4_G5/U78/Y (OAI21X2)                            0.14       2.35 r
  sub_67_G4_G5/U100/Y (AOI21X1)                           0.06       2.41 f
  sub_67_G4_G5/U77/Y (CLKINVX1)                           0.06       2.47 r
  sub_67_G4_G5/U74/Y (INVX2)                              0.05       2.53 f
  sub_67_G4_G5/U126/Y (OAI21X1)                           0.13       2.65 r
  sub_67_G4_G5/U97/Y (XNOR2X1)                            0.14       2.79 r
  sub_67_G4_G5/DIFF[6] (sad_cal_DW01_sub_444)             0.00       2.79 r
  U10567/Y (MX2X2)                                        0.17       2.96 r
  diff_reg[4][3][6]/D (DFFRX4)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[4][3][6]/CK (DFFRX4)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[448] (input port clocked by clk)
  Endpoint: diff_reg[3][8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[448] (in)                                          0.00       2.13 f
  sub_67_G9_G4/B[0] (sad_cal_DW01_sub_455)                0.00       2.13 f
  sub_67_G9_G4/U80/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G4/U81/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G4/U106/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G4/U105/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G4/U129/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G4/U127/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G4/DIFF[6] (sad_cal_DW01_sub_455)             0.00       2.74 f
  U16741/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[3][8][6]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[3][8][6]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1024] (input port clocked by clk)
  Endpoint: diff_reg[8][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1024] (in)                                         0.00       2.13 f
  sub_67_G9/B[0] (sad_cal_DW01_sub_383)                   0.00       2.13 f
  sub_67_G9/U80/Y (INVX12)                                0.02       2.15 r
  sub_67_G9/U81/Y (NOR2X6)                                0.03       2.18 f
  sub_67_G9/U106/Y (OAI21X2)                              0.13       2.31 r
  sub_67_G9/U105/Y (AOI21X2)                              0.11       2.42 f
  sub_67_G9/U129/Y (OAI21X1)                              0.14       2.56 r
  sub_67_G9/U127/Y (XNOR2X1)                              0.18       2.74 f
  sub_67_G9/DIFF[6] (sad_cal_DW01_sub_383)                0.00       2.74 f
  U18574/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[8][0][6]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[8][0][6]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg[14][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg[3][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg[14][2][0]/CK (DFFRX4)                      0.00 #     1.00 r
  acc_4x16_reg[14][2][0]/Q (DFFRX4)                       0.37       1.37 r
  add_1_root_add_119_3_G3_G4/B[0] (sad_cal_DW01_add_525)     0.00     1.37 r
  add_1_root_add_119_3_G3_G4/U124/Y (NAND2X4)             0.07       1.44 f
  add_1_root_add_119_3_G3_G4/U123/Y (OAI21X4)             0.12       1.56 r
  add_1_root_add_119_3_G3_G4/U125/Y (CLKINVX2)            0.08       1.63 f
  add_1_root_add_119_3_G3_G4/U160/Y (OAI21X1)             0.13       1.76 r
  add_1_root_add_119_3_G3_G4/U111/Y (XNOR2X1)             0.20       1.96 f
  add_1_root_add_119_3_G3_G4/SUM[3] (sad_cal_DW01_add_525)     0.00     1.96 f
  add_0_root_add_119_3_G3_G4/B[3] (sad_cal_DW01_add_541)     0.00     1.96 f
  add_0_root_add_119_3_G3_G4/U147/Y (OR2X4)               0.20       2.16 f
  add_0_root_add_119_3_G3_G4/U145/Y (AOI21X2)             0.11       2.27 r
  add_0_root_add_119_3_G3_G4/U143/Y (OAI21X2)             0.10       2.38 f
  add_0_root_add_119_3_G3_G4/U138/Y (AOI21X4)             0.13       2.50 r
  add_0_root_add_119_3_G3_G4/U140/Y (INVX3)               0.06       2.56 f
  add_0_root_add_119_3_G3_G4/U137/Y (AOI21X1)             0.12       2.68 r
  add_0_root_add_119_3_G3_G4/U133/Y (XNOR2X1)             0.13       2.81 r
  add_0_root_add_119_3_G3_G4/SUM[9] (sad_cal_DW01_add_541)     0.00     2.81 r
  U12624/Y (NAND2X1)                                      0.08       2.89 f
  U12897/Y (NAND2X1)                                      0.07       2.96 r
  acc_4x4_reg[3][2][9]/D (DFFRX2)                         0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg[3][2][9]/CK (DFFRX2)                        0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1664] (input port clocked by clk)
  Endpoint: diff_reg[13][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1664] (in)                                         0.00       2.13 f
  sub_67_G14/B[0] (sad_cal_DW01_sub_303)                  0.00       2.13 f
  sub_67_G14/U80/Y (INVX12)                               0.02       2.15 r
  sub_67_G14/U81/Y (NOR2X6)                               0.03       2.18 f
  sub_67_G14/U106/Y (OAI21X2)                             0.13       2.31 r
  sub_67_G14/U105/Y (AOI21X2)                             0.11       2.42 f
  sub_67_G14/U129/Y (OAI21X1)                             0.14       2.56 r
  sub_67_G14/U127/Y (XNOR2X1)                             0.18       2.74 f
  sub_67_G14/DIFF[6] (sad_cal_DW01_sub_303)               0.00       2.74 f
  U17015/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[13][0][6]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[13][0][6]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[13][10][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[13][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[13][10][6]/CK (DFFRX1)                      0.00 #     1.00 r
  abs_val_reg[13][10][6]/Q (DFFRX1)                       0.58       1.58 f
  add_1_root_add_101_3_G3_G14/B[6] (sad_cal_DW01_add_852)     0.00     1.58 f
  add_1_root_add_101_3_G3_G14/U73/Y (OR2X1)               0.30       1.87 f
  add_1_root_add_101_3_G3_G14/U112/Y (AOI21X1)            0.15       2.02 r
  add_1_root_add_101_3_G3_G14/U82/Y (OAI21X1)             0.09       2.11 f
  add_1_root_add_101_3_G3_G14/U92/Y (XNOR2X1)             0.13       2.24 r
  add_1_root_add_101_3_G3_G14/SUM[7] (sad_cal_DW01_add_852)     0.00     2.24 r
  add_0_root_add_101_3_G3_G14/B[7] (sad_cal_DW01_add_976)     0.00     2.24 r
  add_0_root_add_101_3_G3_G14/U110/Y (NAND2X1)            0.12       2.36 f
  add_0_root_add_101_3_G3_G14/U90/Y (OA21X2)              0.27       2.63 f
  add_0_root_add_101_3_G3_G14/U127/Y (OAI21X1)            0.08       2.71 r
  add_0_root_add_101_3_G3_G14/SUM[9] (sad_cal_DW01_add_976)     0.00     2.71 r
  U17676/Y (CLKMX2X2)                                     0.17       2.89 r
  acc_4x16_reg[13][2][9]/D (DFFRX1)                       0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[13][2][9]/CK (DFFRX1)                      0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[10][14][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[10][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[10][14][3]/CK (DFFRX2)                      0.00 #     1.00 r
  abs_val_reg[10][14][3]/Q (DFFRX2)                       0.56       1.56 f
  add_1_root_add_101_3_G4_G11/B[3] (sad_cal_DW01_add_803)     0.00     1.56 f
  add_1_root_add_101_3_G4_G11/U102/Y (NAND2X1)            0.11       1.67 r
  add_1_root_add_101_3_G4_G11/U76/Y (OAI21X1)             0.12       1.79 f
  add_1_root_add_101_3_G4_G11/U95/Y (AOI21X4)             0.12       1.91 r
  add_1_root_add_101_3_G4_G11/U67/Y (INVX1)               0.07       1.98 f
  add_1_root_add_101_3_G4_G11/U93/Y (NAND2X2)             0.06       2.03 r
  add_1_root_add_101_3_G4_G11/U94/Y (NAND2X2)             0.06       2.10 f
  add_1_root_add_101_3_G4_G11/U96/Y (XOR2X4)              0.10       2.19 r
  add_1_root_add_101_3_G4_G11/SUM[7] (sad_cal_DW01_add_803)     0.00     2.19 r
  add_0_root_add_101_3_G4_G11/B[7] (sad_cal_DW01_add_878)     0.00     2.19 r
  add_0_root_add_101_3_G4_G11/U123/Y (OR2X8)              0.15       2.35 r
  add_0_root_add_101_3_G4_G11/U106/Y (NAND2X4)            0.06       2.40 f
  add_0_root_add_101_3_G4_G11/U119/Y (OAI21X2)            0.13       2.53 r
  add_0_root_add_101_3_G4_G11/U120/Y (AOI21X2)            0.08       2.61 f
  add_0_root_add_101_3_G4_G11/U113/Y (OAI21X2)            0.12       2.73 r
  add_0_root_add_101_3_G4_G11/SUM[9] (sad_cal_DW01_add_878)     0.00     2.73 r
  U10895/Y (CLKMX2X3)                                     0.16       2.89 r
  acc_4x16_reg[10][3][9]/D (DFFRX1)                       0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[10][3][9]/CK (DFFRX1)                      0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[5][7][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[5][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[5][7][4]/CK (DFFRX1)                        0.00 #     1.00 r
  abs_val_reg[5][7][4]/Q (DFFRX1)                         0.59       1.59 f
  add_2_root_add_101_3_G2_G6/B[4] (sad_cal_DW01_add_899)     0.00     1.59 f
  add_2_root_add_101_3_G2_G6/U93/Y (NOR2X1)               0.17       1.76 r
  add_2_root_add_101_3_G2_G6/U86/Y (INVX1)                0.07       1.82 f
  add_2_root_add_101_3_G2_G6/U105/Y (NAND2X1)             0.07       1.89 r
  add_2_root_add_101_3_G2_G6/U80/Y (XOR2X1)               0.19       2.08 r
  add_2_root_add_101_3_G2_G6/SUM[4] (sad_cal_DW01_add_899)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/A[4] (sad_cal_DW01_add_900)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/U90/Y (OR2X4)                0.19       2.27 r
  add_0_root_add_101_3_G2_G6/U100/Y (NAND2X2)             0.07       2.34 f
  add_0_root_add_101_3_G2_G6/U88/Y (OAI21X4)              0.13       2.46 r
  add_0_root_add_101_3_G2_G6/U87/Y (INVX3)                0.06       2.52 f
  add_0_root_add_101_3_G2_G6/U110/Y (OAI21X1)             0.13       2.65 r
  add_0_root_add_101_3_G2_G6/U124/Y (XNOR2X1)             0.14       2.79 r
  add_0_root_add_101_3_G2_G6/SUM[7] (sad_cal_DW01_add_900)     0.00     2.79 r
  U12782/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg[5][1][7]/D (DFFRX4)                        0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[5][1][7]/CK (DFFRX4)                       0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x4_reg[3][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_1x4_reg[3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x4_reg[3][3][0]/CK (DFFRX4)                        0.00 #     1.00 r
  acc_4x4_reg[3][3][0]/Q (DFFRX4)                         0.50       1.50 f
  add_2_root_add_135_3_G4/B[0] (sad_cal_DW01_add_524)     0.00       1.50 f
  add_2_root_add_135_3_G4/U129/Y (NAND2X4)                0.08       1.58 r
  add_2_root_add_135_3_G4/U135/Y (OAI21X2)                0.09       1.67 f
  add_2_root_add_135_3_G4/U132/Y (AOI21X4)                0.12       1.79 r
  add_2_root_add_135_3_G4/U115/Y (INVX2)                  0.09       1.88 f
  add_2_root_add_135_3_G4/U160/Y (XNOR2X1)                0.18       2.05 f
  add_2_root_add_135_3_G4/SUM[4] (sad_cal_DW01_add_524)     0.00     2.05 f
  add_0_root_add_135_3_G4/A[4] (sad_cal_DW01_add_520)     0.00       2.05 f
  add_0_root_add_135_3_G4/U131/Y (NAND2X1)                0.16       2.22 r
  add_0_root_add_135_3_G4/U129/Y (OAI21X2)                0.11       2.33 f
  add_0_root_add_135_3_G4/U64/Y (AOI21X4)                 0.14       2.47 r
  add_0_root_add_135_3_G4/U119/Y (OAI21X2)                0.10       2.57 f
  add_0_root_add_135_3_G4/U197/Y (AOI21X1)                0.12       2.69 r
  add_0_root_add_135_3_G4/U2/Y (XOR2X1)                   0.12       2.81 r
  add_0_root_add_135_3_G4/SUM[12] (sad_cal_DW01_add_520)     0.00     2.81 r
  U12875/Y (NAND2X1)                                      0.08       2.89 f
  U12876/Y (NAND2X1)                                      0.07       2.96 r
  acc_1x4_reg[3][12]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_1x4_reg[3][12]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cal_en_d_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: abs_val_reg[14][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  cal_en_d_reg[0]/CK (DFFRX1)              0.00 #     1.00 r
  cal_en_d_reg[0]/QN (DFFRX1)              0.42       1.42 r
  U12123/Y (INVX1)                         0.10       1.52 f
  U13335/Y (CLKBUFX3)                      0.22       1.74 f
  U11319/Y (CLKBUFX3)                      0.25       1.98 f
  U13260/Y (CLKBUFX3)                      0.23       2.22 f
  U13948/Y (AND2X2)                        0.26       2.48 f
  U10886/Y (AOI222X4)                      0.49       2.98 r
  U14328/Y (CLKINVX1)                      0.04       3.02 f
  abs_val_reg[14][1][1]/D (DFFRX2)         0.00       3.02 f
  data arrival time                                   3.02

  clock clk (rise edge)                    2.25       2.25
  clock network delay (ideal)              1.00       3.25
  clock uncertainty                       -0.15       3.10
  abs_val_reg[14][1][1]/CK (DFFRX2)        0.00       3.10 r
  library setup time                      -0.08       3.02
  data required time                                  3.02
  -----------------------------------------------------------
  data required time                                  3.02
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: abs_val_reg[6][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[6][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[6][2][3]/CK (DFFRX2)                        0.00 #     1.00 r
  abs_val_reg[6][2][3]/Q (DFFRX2)                         0.56       1.56 f
  add_1_root_add_101_3_G7/B[3] (sad_cal_DW01_add_837)     0.00       1.56 f
  add_1_root_add_101_3_G7/U93/Y (NOR2X2)                  0.11       1.67 r
  add_1_root_add_101_3_G7/U112/Y (NOR2X1)                 0.09       1.76 f
  add_1_root_add_101_3_G7/U68/Y (AOI21X2)                 0.17       1.92 r
  add_1_root_add_101_3_G7/U72/Y (OAI31X1)                 0.09       2.02 f
  add_1_root_add_101_3_G7/U76/Y (XNOR2X1)                 0.17       2.19 f
  add_1_root_add_101_3_G7/SUM[6] (sad_cal_DW01_add_837)     0.00     2.19 f
  add_0_root_add_101_3_G7/B[6] (sad_cal_DW01_add_946)     0.00       2.19 f
  add_0_root_add_101_3_G7/U134/Y (NAND2X1)                0.12       2.31 r
  add_0_root_add_101_3_G7/U133/Y (INVX1)                  0.08       2.39 f
  add_0_root_add_101_3_G7/U131/Y (AOI21X2)                0.13       2.53 r
  add_0_root_add_101_3_G7/U130/Y (OAI21X2)                0.09       2.62 f
  add_0_root_add_101_3_G7/U127/Y (NOR2X4)                 0.08       2.70 r
  add_0_root_add_101_3_G7/U111/Y (OAI21X2)                0.06       2.76 f
  add_0_root_add_101_3_G7/SUM[9] (sad_cal_DW01_add_946)     0.00     2.76 f
  U12447/Y (MX2X2)                                        0.15       2.91 f
  acc_4x16_reg[6][0][9]/D (DFFRX1)                        0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[6][0][9]/CK (DFFRX1)                       0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[5][7][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[5][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[5][7][4]/CK (DFFRX1)                        0.00 #     1.00 r
  abs_val_reg[5][7][4]/Q (DFFRX1)                         0.59       1.59 f
  add_2_root_add_101_3_G2_G6/B[4] (sad_cal_DW01_add_899)     0.00     1.59 f
  add_2_root_add_101_3_G2_G6/U93/Y (NOR2X1)               0.17       1.76 r
  add_2_root_add_101_3_G2_G6/U86/Y (INVX1)                0.07       1.82 f
  add_2_root_add_101_3_G2_G6/U105/Y (NAND2X1)             0.07       1.89 r
  add_2_root_add_101_3_G2_G6/U80/Y (XOR2X1)               0.19       2.08 r
  add_2_root_add_101_3_G2_G6/SUM[4] (sad_cal_DW01_add_899)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/A[4] (sad_cal_DW01_add_900)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/U90/Y (OR2X4)                0.19       2.27 r
  add_0_root_add_101_3_G2_G6/U100/Y (NAND2X2)             0.07       2.34 f
  add_0_root_add_101_3_G2_G6/U88/Y (OAI21X4)              0.13       2.46 r
  add_0_root_add_101_3_G2_G6/U87/Y (INVX3)                0.06       2.52 f
  add_0_root_add_101_3_G2_G6/U108/Y (OAI21X1)             0.13       2.65 r
  add_0_root_add_101_3_G2_G6/U125/Y (XNOR2X1)             0.14       2.79 r
  add_0_root_add_101_3_G2_G6/SUM[6] (sad_cal_DW01_add_900)     0.00     2.79 r
  U12694/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg[5][1][6]/D (DFFRX4)                        0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[5][1][6]/CK (DFFRX4)                       0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[12][15][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[12][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[12][15][0]/CK (DFFRX2)                      0.00 #     1.00 r
  abs_val_reg[12][15][0]/Q (DFFRX2)                       0.42       1.42 r
  add_2_root_add_101_3_G4_G13/B[0] (sad_cal_DW01_add_869)     0.00     1.42 r
  add_2_root_add_101_3_G4_G13/U69/Y (NAND2X2)             0.08       1.50 f
  add_2_root_add_101_3_G4_G13/U67/Y (OAI21X2)             0.16       1.66 r
  add_2_root_add_101_3_G4_G13/U86/Y (CLKINVX2)            0.10       1.77 f
  add_2_root_add_101_3_G4_G13/U76/Y (OAI21X2)             0.12       1.89 r
  add_2_root_add_101_3_G4_G13/U77/Y (XNOR2X2)             0.15       2.04 f
  add_2_root_add_101_3_G4_G13/SUM[3] (sad_cal_DW01_add_869)     0.00     2.04 f
  add_0_root_add_101_3_G4_G13/A[3] (sad_cal_DW01_add_870)     0.00     2.04 f
  add_0_root_add_101_3_G4_G13/U93/Y (OR2X2)               0.25       2.30 f
  add_0_root_add_101_3_G4_G13/U98/Y (NAND2X2)             0.10       2.40 r
  add_0_root_add_101_3_G4_G13/U90/Y (OAI21X4)             0.08       2.48 f
  add_0_root_add_101_3_G4_G13/U107/Y (AOI21X1)            0.14       2.62 r
  add_0_root_add_101_3_G4_G13/U109/Y (OAI21X1)            0.09       2.71 f
  add_0_root_add_101_3_G4_G13/U85/Y (XNOR2X1)             0.13       2.83 r
  add_0_root_add_101_3_G4_G13/SUM[8] (sad_cal_DW01_add_870)     0.00     2.83 r
  U12838/Y (NAND2X2)                                      0.08       2.91 f
  U11091/Y (NAND2X2)                                      0.05       2.96 r
  acc_4x16_reg[12][3][8]/D (DFFRX2)                       0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[12][3][8]/CK (DFFRX2)                      0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[168] (input port clocked by clk)
  Endpoint: diff_reg[1][5][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[168] (in)                                          0.00       2.13 f
  sub_67_G6_G2/B[0] (sad_cal_DW01_sub_490)                0.00       2.13 f
  sub_67_G6_G2/U86/Y (INVX3)                              0.03       2.16 r
  sub_67_G6_G2/U95/Y (NOR2X2)                             0.06       2.22 f
  sub_67_G6_G2/U74/Y (OAI21X4)                            0.13       2.35 r
  sub_67_G6_G2/U106/Y (INVX1)                             0.08       2.43 f
  sub_67_G6_G2/U120/Y (OAI21X1)                           0.13       2.56 r
  sub_67_G6_G2/U119/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G6_G2/DIFF[3] (sad_cal_DW01_sub_490)             0.00       2.74 f
  U16612/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[1][5][3]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[1][5][3]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[8][10][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[8][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[8][10][0]/CK (DFFRX4)                       0.00 #     1.00 r
  abs_val_reg[8][10][0]/Q (DFFRX4)                        0.49       1.49 f
  add_1_root_add_101_3_G3_G9/B[0] (sad_cal_DW01_add_842)     0.00     1.49 f
  add_1_root_add_101_3_G3_G9/U71/Y (NAND2X2)              0.09       1.58 r
  add_1_root_add_101_3_G3_G9/U90/Y (OAI21X2)              0.11       1.69 f
  add_1_root_add_101_3_G3_G9/U89/Y (AOI21X4)              0.14       1.82 r
  add_1_root_add_101_3_G3_G9/U70/Y (XOR2X1)               0.18       2.00 f
  add_1_root_add_101_3_G3_G9/SUM[4] (sad_cal_DW01_add_842)     0.00     2.00 f
  add_0_root_add_101_3_G3_G9/B[4] (sad_cal_DW01_add_956)     0.00     2.00 f
  add_0_root_add_101_3_G3_G9/U74/Y (OR2X4)                0.21       2.21 f
  add_0_root_add_101_3_G3_G9/U86/Y (AOI21X2)              0.13       2.34 r
  add_0_root_add_101_3_G3_G9/U87/Y (OAI21X2)              0.09       2.43 f
  add_0_root_add_101_3_G3_G9/U94/Y (AOI21X2)              0.12       2.55 r
  add_0_root_add_101_3_G3_G9/U103/Y (OAI21X2)             0.09       2.64 f
  add_0_root_add_101_3_G3_G9/U100/Y (XOR2X4)              0.09       2.73 r
  add_0_root_add_101_3_G3_G9/SUM[8] (sad_cal_DW01_add_956)     0.00     2.73 r
  U12856/Y (MX2X2)                                        0.15       2.89 r
  acc_4x16_reg[8][2][8]/D (DFFRX1)                        0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[8][2][8]/CK (DFFRX1)                       0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x4_reg[2][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_1x4_reg[2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x4_reg[2][0][3]/CK (DFFRX4)                        0.00 #     1.00 r
  acc_4x4_reg[2][0][3]/Q (DFFRX4)                         0.51       1.51 f
  add_2_root_add_135_3_G3/A[3] (sad_cal_DW01_add_521)     0.00       1.51 f
  add_2_root_add_135_3_G3/U133/Y (NOR2X4)                 0.08       1.59 r
  add_2_root_add_135_3_G3/U156/Y (NOR2X2)                 0.08       1.67 f
  add_2_root_add_135_3_G3/U87/Y (AOI21X4)                 0.13       1.80 r
  add_2_root_add_135_3_G3/U164/Y (OAI21X2)                0.11       1.91 f
  add_2_root_add_135_3_G3/U135/Y (AOI21X1)                0.19       2.10 r
  add_2_root_add_135_3_G3/U125/Y (XOR2X4)                 0.17       2.27 f
  add_2_root_add_135_3_G3/SUM[10] (sad_cal_DW01_add_521)     0.00     2.27 f
  add_0_root_add_135_3_G3/A[10] (sad_cal_DW01_add_517)     0.00      2.27 f
  add_0_root_add_135_3_G3/U121/Y (NOR2X6)                 0.08       2.35 r
  add_0_root_add_135_3_G3/U125/Y (OAI21X1)                0.09       2.44 f
  add_0_root_add_135_3_G3/U162/Y (AOI21X2)                0.13       2.57 r
  add_0_root_add_135_3_G3/U152/Y (NAND2X4)                0.09       2.66 f
  add_0_root_add_135_3_G3/U160/Y (AOI21X1)                0.13       2.80 r
  add_0_root_add_135_3_G3/U123/Y (CLKINVX1)               0.07       2.86 f
  add_0_root_add_135_3_G3/SUM[13] (sad_cal_DW01_add_517)     0.00     2.86 f
  U11021/Y (CLKMX2X2)                                     0.15       3.01 f
  acc_1x4_reg[2][13]/D (DFFRX2)                           0.00       3.01 f
  data arrival time                                                  3.01

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_1x4_reg[2][13]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.09       3.01
  data required time                                                 3.01
  --------------------------------------------------------------------------
  data required time                                                 3.01
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[106] (input port clocked by clk)
  Endpoint: diff_reg[0][13][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[106] (in)                                          0.00       2.13 f
  sub_67_G14_G1/B[2] (sad_cal_DW01_sub_498)               0.00       2.13 f
  sub_67_G14_G1/U84/Y (INVX3)                             0.04       2.16 r
  sub_67_G14_G1/U94/Y (NAND2X2)                           0.07       2.23 f
  sub_67_G14_G1/U104/Y (OAI21X2)                          0.15       2.38 r
  sub_67_G14_G1/U102/Y (AOI21X1)                          0.09       2.47 f
  sub_67_G14_G1/U99/Y (OAI21X2)                           0.14       2.61 r
  sub_67_G14_G1/U87/Y (XOR2X4)                            0.13       2.75 f
  sub_67_G14_G1/DIFF[5] (sad_cal_DW01_sub_498)            0.00       2.75 f
  U11147/Y (MX2X2)                                        0.17       2.91 f
  diff_reg[0][13][5]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[0][13][5]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[4][10][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[4][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[4][10][3]/CK (DFFRX2)                       0.00 #     1.00 r
  abs_val_reg[4][10][3]/Q (DFFRX2)                        0.55       1.55 f
  add_1_root_add_101_3_G3_G5/B[3] (sad_cal_DW01_add_834)     0.00     1.55 f
  add_1_root_add_101_3_G3_G5/U69/Y (NOR2X1)               0.15       1.70 r
  add_1_root_add_101_3_G3_G5/U114/Y (NOR2X1)              0.10       1.80 f
  add_1_root_add_101_3_G3_G5/U95/Y (NAND2X2)              0.08       1.87 r
  add_1_root_add_101_3_G3_G5/U66/Y (AND2X6)               0.12       1.99 r
  add_1_root_add_101_3_G3_G5/U89/Y (OAI21X1)              0.08       2.07 f
  add_1_root_add_101_3_G3_G5/U68/Y (XNOR2X2)              0.12       2.20 r
  add_1_root_add_101_3_G3_G5/SUM[5] (sad_cal_DW01_add_834)     0.00     2.20 r
  add_0_root_add_101_3_G3_G5/B[5] (sad_cal_DW01_add_940)     0.00     2.20 r
  add_0_root_add_101_3_G3_G5/U83/Y (NOR2X1)               0.11       2.31 f
  add_0_root_add_101_3_G3_G5/U79/Y (NOR2X1)               0.14       2.45 r
  add_0_root_add_101_3_G3_G5/U115/Y (AOI21X1)             0.10       2.54 f
  add_0_root_add_101_3_G3_G5/U108/Y (OAI21X1)             0.13       2.68 r
  add_0_root_add_101_3_G3_G5/U107/Y (XNOR2X1)             0.18       2.85 f
  add_0_root_add_101_3_G3_G5/SUM[8] (sad_cal_DW01_add_940)     0.00     2.85 f
  U10987/Y (NAND2X1)                                      0.10       2.95 r
  U10813/Y (OAI2BB1X1)                                    0.06       3.01 f
  acc_4x16_reg[4][2][8]/D (DFFRX2)                        0.00       3.01 f
  data arrival time                                                  3.01

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[4][2][8]/CK (DFFRX2)                       0.00       3.10 r
  library setup time                                     -0.09       3.01
  data required time                                                 3.01
  --------------------------------------------------------------------------
  data required time                                                 3.01
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[451] (input port clocked by clk)
  Endpoint: diff_reg[3][8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[451] (in)                                          0.00       2.13 r
  sub_67_G9_G4/B[3] (sad_cal_DW01_sub_455)                0.00       2.13 r
  sub_67_G9_G4/U83/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G4/U86/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G4/U104/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G4/U105/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G4/U124/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G4/U87/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G4/DIFF[5] (sad_cal_DW01_sub_455)             0.00       2.74 f
  U12326/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[3][8][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[3][8][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1027] (input port clocked by clk)
  Endpoint: diff_reg[8][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1027] (in)                                         0.00       2.13 r
  sub_67_G9/B[3] (sad_cal_DW01_sub_383)                   0.00       2.13 r
  sub_67_G9/U85/Y (INVX3)                                 0.02       2.15 f
  sub_67_G9/U88/Y (NOR2X1)                                0.11       2.26 r
  sub_67_G9/U104/Y (OAI21X2)                              0.08       2.34 f
  sub_67_G9/U105/Y (AOI21X2)                              0.15       2.49 r
  sub_67_G9/U124/Y (OAI21X1)                              0.10       2.58 f
  sub_67_G9/U89/Y (XNOR2X1)                               0.16       2.74 f
  sub_67_G9/DIFF[5] (sad_cal_DW01_sub_383)                0.00       2.74 f
  U12328/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[8][0][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[8][0][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1667] (input port clocked by clk)
  Endpoint: diff_reg[13][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1667] (in)                                         0.00       2.13 r
  sub_67_G14/B[3] (sad_cal_DW01_sub_303)                  0.00       2.13 r
  sub_67_G14/U83/Y (INVX3)                                0.02       2.15 f
  sub_67_G14/U86/Y (NOR2X1)                               0.11       2.26 r
  sub_67_G14/U104/Y (OAI21X2)                             0.08       2.34 f
  sub_67_G14/U105/Y (AOI21X2)                             0.15       2.49 r
  sub_67_G14/U124/Y (OAI21X1)                             0.10       2.58 f
  sub_67_G14/U87/Y (XNOR2X1)                              0.16       2.74 f
  sub_67_G14/DIFF[5] (sad_cal_DW01_sub_303)               0.00       2.74 f
  U12329/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[13][0][5]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[13][0][5]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[938] (input port clocked by clk)
  Endpoint: diff_reg[7][5][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[938] (in)                                          0.00       2.13 f
  sub_67_G6_G8/B[2] (sad_cal_DW01_sub_394)                0.00       2.13 f
  sub_67_G6_G8/U80/Y (INVX4)                              0.02       2.15 r
  sub_67_G6_G8/U87/Y (NAND2X1)                            0.09       2.24 f
  sub_67_G6_G8/U83/Y (OAI21X2)                            0.18       2.42 r
  sub_67_G6_G8/U92/Y (AOI21X2)                            0.09       2.51 f
  sub_67_G6_G8/U91/Y (OA21X2)                             0.25       2.76 f
  sub_67_G6_G8/DIFF[8] (sad_cal_DW01_sub_394)             0.00       2.76 f
  U18226/Y (CLKMX2X2)                                     0.15       2.91 f
  diff_reg[7][5][8]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[7][5][8]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[99] (input port clocked by clk)
  Endpoint: diff_reg[0][12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[99] (in)                                           0.00       2.13 r
  sub_67_G13_G1/B[3] (sad_cal_DW01_sub_499)               0.00       2.13 r
  sub_67_G13_G1/U88/Y (INVX3)                             0.02       2.15 f
  sub_67_G13_G1/U91/Y (NOR2X1)                            0.11       2.26 r
  sub_67_G13_G1/U105/Y (OAI21X2)                          0.08       2.34 f
  sub_67_G13_G1/U106/Y (AOI21X2)                          0.15       2.49 r
  sub_67_G13_G1/U123/Y (OAI21X1)                          0.10       2.58 f
  sub_67_G13_G1/U92/Y (XNOR2X1)                           0.16       2.74 f
  sub_67_G13_G1/DIFF[5] (sad_cal_DW01_sub_499)            0.00       2.74 f
  U12313/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[0][12][5]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[0][12][5]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[323] (input port clocked by clk)
  Endpoint: diff_reg[2][8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[323] (in)                                          0.00       2.13 r
  sub_67_G9_G3/B[3] (sad_cal_DW01_sub_471)                0.00       2.13 r
  sub_67_G9_G3/U88/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G3/U91/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G3/U105/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G3/U106/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G3/U123/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G3/U92/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G3/DIFF[5] (sad_cal_DW01_sub_471)             0.00       2.74 f
  U12315/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[2][8][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[2][8][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[611] (input port clocked by clk)
  Endpoint: diff_reg[4][12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[611] (in)                                          0.00       2.13 r
  sub_67_G13_G5/B[3] (sad_cal_DW01_sub_435)               0.00       2.13 r
  sub_67_G13_G5/U92/Y (INVX3)                             0.02       2.15 f
  sub_67_G13_G5/U95/Y (NOR2X1)                            0.11       2.26 r
  sub_67_G13_G5/U107/Y (OAI21X2)                          0.08       2.34 f
  sub_67_G13_G5/U108/Y (AOI21X2)                          0.15       2.49 r
  sub_67_G13_G5/U124/Y (OAI21X1)                          0.10       2.58 f
  sub_67_G13_G5/U96/Y (XNOR2X1)                           0.16       2.74 f
  sub_67_G13_G5/DIFF[5] (sad_cal_DW01_sub_435)            0.00       2.74 f
  U12327/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[4][12][5]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[4][12][5]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[64] (input port clocked by clk)
  Endpoint: diff_reg[0][8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[64] (in)                                           0.00       2.13 f
  sub_67_G9_G1/B[0] (sad_cal_DW01_sub_503)                0.00       2.13 f
  sub_67_G9_G1/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G1/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G1/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G1/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G1/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G1/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G1/DIFF[6] (sad_cal_DW01_sub_503)             0.00       2.74 f
  U16688/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[0][8][6]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[0][8][6]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[352] (input port clocked by clk)
  Endpoint: diff_reg[2][12][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[352] (in)                                          0.00       2.13 f
  sub_67_G13_G3/B[0] (sad_cal_DW01_sub_467)               0.00       2.13 f
  sub_67_G13_G3/U87/Y (INVX12)                            0.02       2.15 r
  sub_67_G13_G3/U78/Y (NOR2X6)                            0.03       2.18 f
  sub_67_G13_G3/U109/Y (OAI21X2)                          0.13       2.31 r
  sub_67_G13_G3/U108/Y (AOI21X2)                          0.11       2.42 f
  sub_67_G13_G3/U131/Y (OAI21X1)                          0.14       2.56 r
  sub_67_G13_G3/U129/Y (XNOR2X1)                          0.18       2.74 f
  sub_67_G13_G3/DIFF[6] (sad_cal_DW01_sub_467)            0.00       2.74 f
  U16437/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[2][12][6]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[2][12][6]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[768] (input port clocked by clk)
  Endpoint: diff_reg[6][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[768] (in)                                          0.00       2.13 f
  sub_67_G7/B[0] (sad_cal_DW01_sub_415)                   0.00       2.13 f
  sub_67_G7/U87/Y (INVX12)                                0.02       2.15 r
  sub_67_G7/U78/Y (NOR2X6)                                0.03       2.18 f
  sub_67_G7/U109/Y (OAI21X2)                              0.13       2.31 r
  sub_67_G7/U108/Y (AOI21X2)                              0.11       2.42 f
  sub_67_G7/U131/Y (OAI21X1)                              0.14       2.56 r
  sub_67_G7/U129/Y (XNOR2X1)                              0.18       2.74 f
  sub_67_G7/DIFF[6] (sad_cal_DW01_sub_415)                0.00       2.74 f
  U17892/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[6][0][6]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[6][0][6]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1088] (input port clocked by clk)
  Endpoint: diff_reg[8][8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1088] (in)                                         0.00       2.13 f
  sub_67_G9_G9/B[0] (sad_cal_DW01_sub_375)                0.00       2.13 f
  sub_67_G9_G9/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G9/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G9/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G9/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G9/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G9/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G9/DIFF[6] (sad_cal_DW01_sub_375)             0.00       2.74 f
  U19186/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[8][8][6]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[8][8][6]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1376] (input port clocked by clk)
  Endpoint: diff_reg[10][12][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1376] (in)                                         0.00       2.13 f
  sub_67_G13_G11/B[0] (sad_cal_DW01_sub_339)              0.00       2.13 f
  sub_67_G13_G11/U87/Y (INVX12)                           0.02       2.15 r
  sub_67_G13_G11/U78/Y (NOR2X6)                           0.03       2.18 f
  sub_67_G13_G11/U109/Y (OAI21X2)                         0.13       2.31 r
  sub_67_G13_G11/U108/Y (AOI21X2)                         0.11       2.42 f
  sub_67_G13_G11/U131/Y (OAI21X1)                         0.14       2.56 r
  sub_67_G13_G11/U129/Y (XNOR2X1)                         0.18       2.74 f
  sub_67_G13_G11/DIFF[6] (sad_cal_DW01_sub_339)           0.00       2.74 f
  U18933/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[10][12][6]/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[10][12][6]/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1920] (input port clocked by clk)
  Endpoint: diff_reg[15][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1920] (in)                                         0.00       2.13 f
  sub_67_G16/B[0] (sad_cal_DW01_sub_271)                  0.00       2.13 f
  sub_67_G16/U85/Y (INVX12)                               0.02       2.15 r
  sub_67_G16/U76/Y (NOR2X6)                               0.03       2.18 f
  sub_67_G16/U108/Y (OAI21X2)                             0.13       2.31 r
  sub_67_G16/U107/Y (AOI21X2)                             0.11       2.42 f
  sub_67_G16/U133/Y (OAI21X1)                             0.14       2.56 r
  sub_67_G16/U131/Y (XNOR2X1)                             0.18       2.74 f
  sub_67_G16/DIFF[6] (sad_cal_DW01_sub_271)               0.00       2.74 f
  U16960/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[15][0][6]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[15][0][6]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[480] (input port clocked by clk)
  Endpoint: diff_reg[3][12][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[480] (in)                                          0.00       2.13 f
  sub_67_G13_G4/B[0] (sad_cal_DW01_sub_451)               0.00       2.13 f
  sub_67_G13_G4/U85/Y (INVX12)                            0.02       2.15 r
  sub_67_G13_G4/U76/Y (NOR2X6)                            0.03       2.18 f
  sub_67_G13_G4/U108/Y (OAI21X2)                          0.13       2.31 r
  sub_67_G13_G4/U107/Y (AOI21X2)                          0.11       2.42 f
  sub_67_G13_G4/U133/Y (OAI21X1)                          0.14       2.56 r
  sub_67_G13_G4/U131/Y (XNOR2X1)                          0.18       2.74 f
  sub_67_G13_G4/DIFF[6] (sad_cal_DW01_sub_451)            0.00       2.74 f
  U16338/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[3][12][6]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[3][12][6]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[832] (input port clocked by clk)
  Endpoint: diff_reg[6][8][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[832] (in)                                          0.00       2.13 f
  sub_67_G9_G7/B[0] (sad_cal_DW01_sub_407)                0.00       2.13 f
  sub_67_G9_G7/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G7/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G7/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G7/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G7/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G7/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G7/DIFF[6] (sad_cal_DW01_sub_407)             0.00       2.74 f
  U18514/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[6][8][6]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[6][8][6]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[928] (input port clocked by clk)
  Endpoint: diff_reg[7][4][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[928] (in)                                          0.00       2.13 f
  sub_67_G5_G8/B[0] (sad_cal_DW01_sub_395)                0.00       2.13 f
  sub_67_G5_G8/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G5_G8/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G5_G8/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G5_G8/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G5_G8/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G5_G8/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G5_G8/DIFF[6] (sad_cal_DW01_sub_395)             0.00       2.74 f
  U18203/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[7][4][6]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[7][4][6]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[15][10][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[15][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[15][10][1]/CK (DFFRX2)                      0.00 #     1.00 r
  abs_val_reg[15][10][1]/Q (DFFRX2)                       0.58       1.58 f
  add_1_root_add_101_3_G3_G16/B[1] (sad_cal_DW01_add_856)     0.00     1.58 f
  add_1_root_add_101_3_G3_G16/U78/Y (NOR2X4)              0.10       1.68 r
  add_1_root_add_101_3_G3_G16/U115/Y (INVX1)              0.05       1.73 f
  add_1_root_add_101_3_G3_G16/U110/Y (NAND2X1)            0.08       1.81 r
  add_1_root_add_101_3_G3_G16/U84/Y (XOR2X2)              0.16       1.97 f
  add_1_root_add_101_3_G3_G16/SUM[1] (sad_cal_DW01_add_856)     0.00     1.97 f
  add_0_root_add_101_3_G3_G16/B[1] (sad_cal_DW01_add_984)     0.00     1.97 f
  add_0_root_add_101_3_G3_G16/U120/Y (NAND2X1)            0.13       2.10 r
  add_0_root_add_101_3_G3_G16/U108/Y (OAI21X2)            0.10       2.20 f
  add_0_root_add_101_3_G3_G16/U107/Y (AOI21X2)            0.14       2.34 r
  add_0_root_add_101_3_G3_G16/U131/Y (INVX1)              0.08       2.42 f
  add_0_root_add_101_3_G3_G16/U84/Y (AO21X2)              0.24       2.66 f
  add_0_root_add_101_3_G3_G16/U95/Y (XNOR2X1)             0.11       2.77 r
  add_0_root_add_101_3_G3_G16/SUM[4] (sad_cal_DW01_add_984)     0.00     2.77 r
  U10726/Y (CLKMX2X2)                                     0.19       2.96 r
  acc_4x16_reg[15][2][4]/D (DFFRX2)                       0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[15][2][4]/CK (DFFRX2)                      0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x4_reg[0][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_1x4_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x4_reg[0][3][5]/CK (DFFRX4)                        0.00 #     1.00 r
  acc_4x4_reg[0][3][5]/Q (DFFRX4)                         0.51       1.51 f
  add_2_root_add_135_3/B[5] (sad_cal_DW01_add_522)        0.00       1.51 f
  add_2_root_add_135_3/U141/Y (NOR2X6)                    0.09       1.60 r
  add_2_root_add_135_3/U123/Y (OAI21X2)                   0.10       1.71 f
  add_2_root_add_135_3/U198/Y (INVX1)                     0.08       1.79 r
  add_2_root_add_135_3/U197/Y (OAI21X1)                   0.07       1.86 f
  add_2_root_add_135_3/U127/Y (AOI21X1)                   0.11       1.97 r
  add_2_root_add_135_3/U126/Y (XOR2X1)                    0.17       2.14 r
  add_2_root_add_135_3/SUM[7] (sad_cal_DW01_add_522)      0.00       2.14 r
  add_0_root_add_135_3/A[7] (sad_cal_DW01_add_518)        0.00       2.14 r
  add_0_root_add_135_3/U130/Y (NAND2X2)                   0.13       2.27 f
  add_0_root_add_135_3/U158/Y (OAI21X4)                   0.16       2.43 r
  add_0_root_add_135_3/U117/Y (INVX3)                     0.04       2.48 f
  add_0_root_add_135_3/U173/Y (OAI21X1)                   0.13       2.61 r
  add_0_root_add_135_3/U189/Y (AOI21X1)                   0.07       2.68 f
  add_0_root_add_135_3/U192/Y (XOR2X1)                    0.11       2.79 r
  add_0_root_add_135_3/SUM[10] (sad_cal_DW01_add_518)     0.00       2.79 r
  U12903/Y (MX2X2)                                        0.17       2.96 r
  acc_1x4_reg[0][10]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_1x4_reg[0][10]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg[2][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg[0][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg[2][1][2]/CK (DFFRX4)                       0.00 #     1.00 r
  acc_4x16_reg[2][1][2]/Q (DFFRX4)                        0.50       1.50 f
  add_1_root_add_119_3_G2_G1/B[2] (sad_cal_DW01_add_533)     0.00     1.50 f
  add_1_root_add_119_3_G2_G1/U100/Y (NOR2X2)              0.11       1.60 r
  add_1_root_add_119_3_G2_G1/U103/Y (NAND2BX1)            0.14       1.75 r
  add_1_root_add_119_3_G2_G1/U145/Y (XOR2X1)              0.17       1.92 f
  add_1_root_add_119_3_G2_G1/SUM[2] (sad_cal_DW01_add_533)     0.00     1.92 f
  add_0_root_add_119_3_G2_G1/B[2] (sad_cal_DW01_add_549)     0.00     1.92 f
  add_0_root_add_119_3_G2_G1/U115/Y (NAND2X1)             0.10       2.02 r
  add_0_root_add_119_3_G2_G1/U109/Y (INVX1)               0.11       2.13 f
  add_0_root_add_119_3_G2_G1/U144/Y (AOI21X4)             0.14       2.26 r
  add_0_root_add_119_3_G2_G1/U113/Y (OAI21X4)             0.08       2.35 f
  add_0_root_add_119_3_G2_G1/U121/Y (AOI21X4)             0.13       2.48 r
  add_0_root_add_119_3_G2_G1/U151/Y (INVX3)               0.08       2.55 f
  add_0_root_add_119_3_G2_G1/U141/Y (AOI21X1)             0.14       2.69 r
  add_0_root_add_119_3_G2_G1/U176/Y (XOR2X1)              0.12       2.81 r
  add_0_root_add_119_3_G2_G1/SUM[9] (sad_cal_DW01_add_549)     0.00     2.81 r
  U12917/Y (NAND2X1)                                      0.08       2.89 f
  U12918/Y (NAND2X1)                                      0.06       2.96 r
  acc_4x4_reg[0][1][9]/D (DFFRX2)                         0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg[0][1][9]/CK (DFFRX2)                        0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[378] (input port clocked by clk)
  Endpoint: diff_reg[2][15][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[378] (in)                                          0.00       2.13 r
  sub_67_G16_G3/B[2] (sad_cal_DW01_sub_464)               0.00       2.13 r
  sub_67_G16_G3/U77/Y (INVX3)                             0.02       2.15 f
  sub_67_G16_G3/U83/Y (NOR2X1)                            0.13       2.28 r
  sub_67_G16_G3/U90/Y (NOR2X1)                            0.09       2.37 f
  sub_67_G16_G3/U93/Y (AOI21X2)                           0.19       2.55 r
  sub_67_G16_G3/U92/Y (OA21X2)                            0.19       2.74 r
  sub_67_G16_G3/DIFF[8] (sad_cal_DW01_sub_464)            0.00       2.74 r
  U16449/Y (CLKMX2X2)                                     0.14       2.89 r
  diff_reg[2][15][8]/D (DFFRX1)                           0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[2][15][8]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[15][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[15][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[15][3][2]/CK (DFFRX2)                       0.00 #     1.00 r
  abs_val_reg[15][3][2]/Q (DFFRX2)                        0.44       1.44 r
  add_2_root_add_101_3_G16/B[2] (sad_cal_DW01_add_981)     0.00      1.44 r
  add_2_root_add_101_3_G16/U91/Y (NAND2X2)                0.08       1.51 f
  add_2_root_add_101_3_G16/U70/Y (OAI21X1)                0.22       1.74 r
  add_2_root_add_101_3_G16/U92/Y (AOI21X4)                0.10       1.83 f
  add_2_root_add_101_3_G16/U79/Y (OAI21X1)                0.16       1.99 r
  add_2_root_add_101_3_G16/U76/Y (XNOR2X2)                0.18       2.17 f
  add_2_root_add_101_3_G16/SUM[6] (sad_cal_DW01_add_981)     0.00     2.17 f
  add_0_root_add_101_3_G16/A[6] (sad_cal_DW01_add_982)     0.00      2.17 f
  add_0_root_add_101_3_G16/U88/Y (OR2X4)                  0.20       2.37 f
  add_0_root_add_101_3_G16/U92/Y (NAND2X1)                0.10       2.47 r
  add_0_root_add_101_3_G16/U91/Y (NOR2X1)                 0.08       2.54 f
  add_0_root_add_101_3_G16/U86/Y (AOI21X2)                0.14       2.68 r
  add_0_root_add_101_3_G16/U85/Y (XOR2X1)                 0.12       2.80 r
  add_0_root_add_101_3_G16/SUM[8] (sad_cal_DW01_add_982)     0.00     2.80 r
  U10673/Y (NAND2X1)                                      0.07       2.88 f
  U10812/Y (OAI2BB1X1)                                    0.08       2.96 r
  acc_4x16_reg[15][0][8]/D (DFFRX2)                       0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[15][0][8]/CK (DFFRX2)                      0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1618] (input port clocked by clk)
  Endpoint: diff_reg[12][10][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1618] (in)                                         0.00       2.13 f
  sub_67_G11_G13/B[2] (sad_cal_DW01_sub_309)              0.00       2.13 f
  sub_67_G11_G13/U85/Y (INVX3)                            0.04       2.16 r
  sub_67_G11_G13/U129/Y (NAND2X1)                         0.07       2.23 f
  sub_67_G11_G13/U99/Y (OAI21X2)                          0.14       2.37 r
  sub_67_G11_G13/U100/Y (AOI21X2)                         0.09       2.47 f
  sub_67_G11_G13/U95/Y (OAI21X2)                          0.15       2.61 r
  sub_67_G11_G13/U81/Y (XOR2X4)                           0.13       2.75 f
  sub_67_G11_G13/DIFF[5] (sad_cal_DW01_sub_309)           0.00       2.75 f
  U12409/Y (MX2X2)                                        0.17       2.91 f
  diff_reg[12][10][5]/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[12][10][5]/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg[1][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg[0][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg[1][0][6]/CK (DFFRX2)                       0.00 #     1.00 r
  acc_4x16_reg[1][0][6]/Q (DFFRX2)                        0.56       1.56 f
  add_1_root_add_119_3/A[6] (sad_cal_DW01_add_532)        0.00       1.56 f
  add_1_root_add_119_3/U115/Y (NOR2X2)                    0.11       1.67 r
  add_1_root_add_119_3/U113/Y (NOR2X1)                    0.10       1.77 f
  add_1_root_add_119_3/U132/Y (AOI21X2)                   0.14       1.90 r
  add_1_root_add_119_3/U136/Y (OAI21X2)                   0.11       2.02 f
  add_1_root_add_119_3/U130/Y (AOI21X4)                   0.11       2.13 r
  add_1_root_add_119_3/U135/Y (XOR2X4)                    0.12       2.25 f
  add_1_root_add_119_3/SUM[9] (sad_cal_DW01_add_532)      0.00       2.25 f
  add_0_root_add_119_3/B[9] (sad_cal_DW01_add_548)        0.00       2.25 f
  add_0_root_add_119_3/U118/Y (NOR2X2)                    0.12       2.37 r
  add_0_root_add_119_3/U119/Y (NOR2X2)                    0.06       2.43 f
  add_0_root_add_119_3/U138/Y (NAND2X1)                   0.06       2.50 r
  add_0_root_add_119_3/U143/Y (CLKINVX1)                  0.07       2.57 f
  add_0_root_add_119_3/U141/Y (NAND2X2)                   0.06       2.62 r
  add_0_root_add_119_3/U142/Y (NAND2X2)                   0.05       2.67 f
  add_0_root_add_119_3/U172/Y (XNOR2X1)                   0.14       2.81 r
  add_0_root_add_119_3/SUM[10] (sad_cal_DW01_add_548)     0.00       2.81 r
  U12426/Y (NAND2X1)                                      0.08       2.89 f
  U12899/Y (NAND2X1)                                      0.06       2.96 r
  acc_4x4_reg[0][0][10]/D (DFFRX2)                        0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg[0][0][10]/CK (DFFRX2)                       0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[395] (input port clocked by clk)
  Endpoint: diff_reg[3][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[395] (in)                                          0.00       2.13 r
  sub_67_G2_G4/B[3] (sad_cal_DW01_sub_462)                0.00       2.13 r
  sub_67_G2_G4/U75/Y (INVX16)                             0.01       2.14 f
  sub_67_G2_G4/U77/Y (NOR2X1)                             0.12       2.26 r
  sub_67_G2_G4/U109/Y (NOR2X1)                            0.10       2.36 f
  sub_67_G2_G4/U92/Y (AOI21X2)                            0.19       2.55 r
  sub_67_G2_G4/U33/Y (XOR2X1)                             0.19       2.74 f
  sub_67_G2_G4/DIFF[4] (sad_cal_DW01_sub_462)             0.00       2.74 f
  U16147/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[3][1][4]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[3][1][4]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[715] (input port clocked by clk)
  Endpoint: diff_reg[5][9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[715] (in)                                          0.00       2.13 r
  sub_67_G10_G6/B[3] (sad_cal_DW01_sub_422)               0.00       2.13 r
  sub_67_G10_G6/U75/Y (INVX16)                            0.01       2.14 f
  sub_67_G10_G6/U77/Y (NOR2X1)                            0.12       2.26 r
  sub_67_G10_G6/U109/Y (NOR2X1)                           0.10       2.36 f
  sub_67_G10_G6/U92/Y (AOI21X2)                           0.19       2.55 r
  sub_67_G10_G6/U33/Y (XOR2X1)                            0.19       2.74 f
  sub_67_G10_G6/DIFF[4] (sad_cal_DW01_sub_422)            0.00       2.74 f
  U18485/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[5][9][4]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[5][9][4]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1995] (input port clocked by clk)
  Endpoint: diff_reg[15][9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1995] (in)                                         0.00       2.13 r
  sub_67_G10_G16/B[3] (sad_cal_DW01_sub_262)              0.00       2.13 r
  sub_67_G10_G16/U75/Y (INVX16)                           0.01       2.14 f
  sub_67_G10_G16/U77/Y (NOR2X1)                           0.12       2.26 r
  sub_67_G10_G16/U109/Y (NOR2X1)                          0.10       2.36 f
  sub_67_G10_G16/U92/Y (AOI21X2)                          0.19       2.55 r
  sub_67_G10_G16/U33/Y (XOR2X1)                           0.19       2.74 f
  sub_67_G10_G16/DIFF[4] (sad_cal_DW01_sub_262)           0.00       2.74 f
  U17605/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[15][9][4]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[15][9][4]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[11][15][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[11][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[11][15][2]/CK (DFFRX4)                      0.00 #     1.00 r
  abs_val_reg[11][15][2]/Q (DFFRX4)                       0.38       1.38 r
  add_2_root_add_101_3_G4_G12/B[2] (sad_cal_DW01_add_873)     0.00     1.38 r
  add_2_root_add_101_3_G4_G12/U67/Y (NAND2X4)             0.06       1.44 f
  add_2_root_add_101_3_G4_G12/U70/Y (OAI21X1)             0.22       1.66 r
  add_2_root_add_101_3_G4_G12/U93/Y (AOI21X4)             0.10       1.76 f
  add_2_root_add_101_3_G4_G12/U85/Y (OAI21X2)             0.13       1.88 r
  add_2_root_add_101_3_G4_G12/U74/Y (CLKINVX1)            0.06       1.95 f
  add_2_root_add_101_3_G4_G12/U73/Y (OAI2BB1X2)           0.17       2.12 f
  add_2_root_add_101_3_G4_G12/SUM[5] (sad_cal_DW01_add_873)     0.00     2.12 f
  add_0_root_add_101_3_G4_G12/A[5] (sad_cal_DW01_add_874)     0.00     2.12 f
  add_0_root_add_101_3_G4_G12/U98/Y (OR2X4)               0.18       2.30 f
  add_0_root_add_101_3_G4_G12/U128/Y (AOI21X2)            0.13       2.43 r
  add_0_root_add_101_3_G4_G12/U145/Y (INVX1)              0.06       2.49 f
  add_0_root_add_101_3_G4_G12/U114/Y (AOI21X1)            0.11       2.61 r
  add_0_root_add_101_3_G4_G12/U140/Y (OAI21X1)            0.08       2.69 f
  add_0_root_add_101_3_G4_G12/U148/Y (XNOR2X1)            0.11       2.80 r
  add_0_root_add_101_3_G4_G12/SUM[7] (sad_cal_DW01_add_874)     0.00     2.80 r
  U11139/Y (NAND2X1)                                      0.08       2.88 f
  U10848/Y (OAI21X1)                                      0.07       2.95 r
  acc_4x16_reg[11][3][7]/D (DFFRX2)                       0.00       2.95 r
  data arrival time                                                  2.95

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[11][3][7]/CK (DFFRX2)                      0.00       3.10 r
  library setup time                                     -0.15       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[67] (input port clocked by clk)
  Endpoint: diff_reg[0][8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[67] (in)                                           0.00       2.13 r
  sub_67_G9_G1/B[3] (sad_cal_DW01_sub_503)                0.00       2.13 r
  sub_67_G9_G1/U89/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G1/U92/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G1/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G1/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G1/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G1/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G1/DIFF[5] (sad_cal_DW01_sub_503)             0.00       2.74 f
  U11128/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[0][8][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[0][8][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[355] (input port clocked by clk)
  Endpoint: diff_reg[2][12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[355] (in)                                          0.00       2.13 r
  sub_67_G13_G3/B[3] (sad_cal_DW01_sub_467)               0.00       2.13 r
  sub_67_G13_G3/U89/Y (INVX3)                             0.02       2.15 f
  sub_67_G13_G3/U92/Y (NOR2X1)                            0.11       2.26 r
  sub_67_G13_G3/U107/Y (OAI21X2)                          0.08       2.34 f
  sub_67_G13_G3/U108/Y (AOI21X2)                          0.15       2.49 r
  sub_67_G13_G3/U126/Y (OAI21X1)                          0.10       2.58 f
  sub_67_G13_G3/U79/Y (XNOR2X1)                           0.16       2.74 f
  sub_67_G13_G3/DIFF[5] (sad_cal_DW01_sub_467)            0.00       2.74 f
  U11129/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[2][12][5]/D (DFFRX1)                           0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[2][12][5]/CK (DFFRX1)                          0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[771] (input port clocked by clk)
  Endpoint: diff_reg[6][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[771] (in)                                          0.00       2.13 r
  sub_67_G7/B[3] (sad_cal_DW01_sub_415)                   0.00       2.13 r
  sub_67_G7/U89/Y (INVX3)                                 0.02       2.15 f
  sub_67_G7/U92/Y (NOR2X1)                                0.11       2.26 r
  sub_67_G7/U107/Y (OAI21X2)                              0.08       2.34 f
  sub_67_G7/U108/Y (AOI21X2)                              0.15       2.49 r
  sub_67_G7/U126/Y (OAI21X1)                              0.10       2.58 f
  sub_67_G7/U79/Y (XNOR2X1)                               0.16       2.74 f
  sub_67_G7/DIFF[5] (sad_cal_DW01_sub_415)                0.00       2.74 f
  U11130/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[6][0][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[6][0][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1091] (input port clocked by clk)
  Endpoint: diff_reg[8][8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1091] (in)                                         0.00       2.13 r
  sub_67_G9_G9/B[3] (sad_cal_DW01_sub_375)                0.00       2.13 r
  sub_67_G9_G9/U89/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G9/U92/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G9/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G9/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G9/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G9/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G9/DIFF[5] (sad_cal_DW01_sub_375)             0.00       2.74 f
  U11131/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[8][8][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[8][8][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1379] (input port clocked by clk)
  Endpoint: diff_reg[10][12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1379] (in)                                         0.00       2.13 r
  sub_67_G13_G11/B[3] (sad_cal_DW01_sub_339)              0.00       2.13 r
  sub_67_G13_G11/U89/Y (INVX3)                            0.02       2.15 f
  sub_67_G13_G11/U92/Y (NOR2X1)                           0.11       2.26 r
  sub_67_G13_G11/U107/Y (OAI21X2)                         0.08       2.34 f
  sub_67_G13_G11/U108/Y (AOI21X2)                         0.15       2.49 r
  sub_67_G13_G11/U126/Y (OAI21X1)                         0.10       2.58 f
  sub_67_G13_G11/U79/Y (XNOR2X1)                          0.16       2.74 f
  sub_67_G13_G11/DIFF[5] (sad_cal_DW01_sub_339)           0.00       2.74 f
  U11132/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[10][12][5]/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[10][12][5]/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[3][15][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[3][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[3][15][2]/CK (DFFRX2)                       0.00 #     1.00 r
  abs_val_reg[3][15][2]/Q (DFFRX2)                        0.56       1.56 f
  add_2_root_add_101_3_G4_G4/B[2] (sad_cal_DW01_add_905)     0.00     1.56 f
  add_2_root_add_101_3_G4_G4/U74/Y (NAND2X1)              0.16       1.72 r
  add_2_root_add_101_3_G4_G4/U87/Y (OAI21X2)              0.12       1.84 f
  add_2_root_add_101_3_G4_G4/U88/Y (AOI21X4)              0.12       1.95 r
  add_2_root_add_101_3_G4_G4/U71/Y (XOR2X2)               0.17       2.12 f
  add_2_root_add_101_3_G4_G4/SUM[4] (sad_cal_DW01_add_905)     0.00     2.12 f
  add_0_root_add_101_3_G4_G4/A[4] (sad_cal_DW01_add_906)     0.00     2.12 f
  add_0_root_add_101_3_G4_G4/U82/Y (OR2X6)                0.19       2.31 f
  add_0_root_add_101_3_G4_G4/U101/Y (AOI21X2)             0.14       2.45 r
  add_0_root_add_101_3_G4_G4/U102/Y (OAI21X4)             0.10       2.55 f
  add_0_root_add_101_3_G4_G4/U94/Y (INVX3)                0.06       2.61 r
  add_0_root_add_101_3_G4_G4/U99/Y (OAI21X1)              0.07       2.68 f
  add_0_root_add_101_3_G4_G4/U106/Y (XNOR2X1)             0.12       2.79 r
  add_0_root_add_101_3_G4_G4/SUM[7] (sad_cal_DW01_add_906)     0.00     2.79 r
  U12465/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg[3][3][7]/D (DFFRX2)                        0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[3][3][7]/CK (DFFRX2)                       0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[835] (input port clocked by clk)
  Endpoint: diff_reg[6][8][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[835] (in)                                          0.00       2.13 r
  sub_67_G9_G7/B[3] (sad_cal_DW01_sub_407)                0.00       2.13 r
  sub_67_G9_G7/U91/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G7/U94/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G7/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G7/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G7/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G7/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G7/DIFF[5] (sad_cal_DW01_sub_407)             0.00       2.74 f
  U11127/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[6][8][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[6][8][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[931] (input port clocked by clk)
  Endpoint: diff_reg[7][4][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[931] (in)                                          0.00       2.13 r
  sub_67_G5_G8/B[3] (sad_cal_DW01_sub_395)                0.00       2.13 r
  sub_67_G5_G8/U91/Y (INVX3)                              0.02       2.15 f
  sub_67_G5_G8/U94/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G5_G8/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G5_G8/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G5_G8/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G5_G8/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G5_G8/DIFF[5] (sad_cal_DW01_sub_395)             0.00       2.74 f
  U11134/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[7][4][5]/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[7][4][5]/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[2019] (input port clocked by clk)
  Endpoint: diff_reg[15][12][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[2019] (in)                                         0.00       2.13 r
  sub_67_G13_G16/B[3] (sad_cal_DW01_sub_259)              0.00       2.13 r
  sub_67_G13_G16/U92/Y (INVX3)                            0.02       2.15 f
  sub_67_G13_G16/U95/Y (NOR2X1)                           0.11       2.26 r
  sub_67_G13_G16/U107/Y (OAI21X2)                         0.08       2.34 f
  sub_67_G13_G16/U108/Y (AOI21X2)                         0.15       2.49 r
  sub_67_G13_G16/U124/Y (OAI21X1)                         0.10       2.58 f
  sub_67_G13_G16/U96/Y (XNOR2X1)                          0.16       2.74 f
  sub_67_G13_G16/DIFF[5] (sad_cal_DW01_sub_259)           0.00       2.74 f
  U12325/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg[15][12][5]/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[15][12][5]/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg[3][6][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg[3][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg[3][6][6]/CK (DFFRX1)                        0.00 #     1.00 r
  abs_val_reg[3][6][6]/Q (DFFRX1)                         0.58       1.58 f
  add_1_root_add_101_3_G2_G4/B[6] (sad_cal_DW01_add_818)     0.00     1.58 f
  add_1_root_add_101_3_G2_G4/U67/Y (OR2X1)                0.30       1.87 f
  add_1_root_add_101_3_G2_G4/U113/Y (AOI21X1)             0.15       2.02 r
  add_1_root_add_101_3_G2_G4/U108/Y (OAI21X1)             0.09       2.11 f
  add_1_root_add_101_3_G2_G4/U82/Y (XNOR2X1)              0.13       2.24 r
  add_1_root_add_101_3_G2_G4/SUM[7] (sad_cal_DW01_add_818)     0.00     2.24 r
  add_0_root_add_101_3_G2_G4/B[7] (sad_cal_DW01_add_908)     0.00     2.24 r
  add_0_root_add_101_3_G2_G4/U93/Y (NOR2X1)               0.11       2.35 f
  add_0_root_add_101_3_G2_G4/U99/Y (OR2X2)                0.21       2.57 f
  add_0_root_add_101_3_G2_G4/U127/Y (OAI21X1)             0.14       2.71 r
  add_0_root_add_101_3_G2_G4/SUM[9] (sad_cal_DW01_add_908)     0.00     2.71 r
  U12106/Y (CLKMX2X2)                                     0.17       2.89 r
  acc_4x16_reg[3][1][9]/D (DFFRX1)                        0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg[3][1][9]/CK (DFFRX1)                       0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1202] (input port clocked by clk)
  Endpoint: diff_reg[9][6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1202] (in)                                         0.00       2.13 f
  sub_67_G7_G10/B[2] (sad_cal_DW01_sub_361)               0.00       2.13 f
  sub_67_G7_G10/U76/Y (INVX4)                             0.02       2.15 r
  sub_67_G7_G10/U127/Y (NAND2X1)                          0.09       2.24 f
  sub_67_G7_G10/U93/Y (OAI21X2)                           0.16       2.40 r
  sub_67_G7_G10/U78/Y (AOI21X2)                           0.09       2.49 f
  sub_67_G7_G10/U116/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G7_G10/U90/Y (XNOR2X1)                           0.13       2.78 r
  sub_67_G7_G10/DIFF[5] (sad_cal_DW01_sub_361)            0.00       2.78 r
  U10705/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[9][6][5]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[9][6][5]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x4_reg[1][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_1x4_reg[1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x4_reg[1][1][4]/CK (DFFRX4)                        0.00 #     1.00 r
  acc_4x4_reg[1][1][4]/Q (DFFRX4)                         0.50       1.50 f
  add_1_root_add_135_3_G2/A[4] (sad_cal_DW01_add_515)     0.00       1.50 f
  add_1_root_add_135_3_G2/U180/Y (NOR2X2)                 0.09       1.59 r
  add_1_root_add_135_3_G2/U128/Y (NOR2X1)                 0.08       1.67 f
  add_1_root_add_135_3_G2/U122/Y (NAND2X1)                0.11       1.78 r
  add_1_root_add_135_3_G2/U167/Y (OAI21X1)                0.13       1.91 f
  add_1_root_add_135_3_G2/U164/Y (AOI21X2)                0.15       2.06 r
  add_1_root_add_135_3_G2/U163/Y (XOR2X4)                 0.15       2.21 f
  add_1_root_add_135_3_G2/SUM[10] (sad_cal_DW01_add_515)     0.00     2.21 f
  add_0_root_add_135_3_G2/B[10] (sad_cal_DW01_add_519)     0.00      2.21 f
  add_0_root_add_135_3_G2/U116/Y (NOR2X6)                 0.09       2.30 r
  add_0_root_add_135_3_G2/U150/Y (NOR2X4)                 0.07       2.37 f
  add_0_root_add_135_3_G2/U161/Y (AOI21X2)                0.11       2.48 r
  add_0_root_add_135_3_G2/U165/Y (OAI21X2)                0.09       2.57 f
  add_0_root_add_135_3_G2/U206/Y (AOI21X1)                0.12       2.69 r
  add_0_root_add_135_3_G2/U204/Y (XOR2X1)                 0.12       2.81 r
  add_0_root_add_135_3_G2/SUM[12] (sad_cal_DW01_add_519)     0.00     2.81 r
  U12910/Y (NAND2X1)                                      0.08       2.89 f
  U10793/Y (NAND2X1)                                      0.07       2.96 r
  acc_1x4_reg[1][12]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_1x4_reg[1][12]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1458] (input port clocked by clk)
  Endpoint: diff_reg[11][6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1458] (in)                                         0.00       2.13 f
  sub_67_G7_G12/B[2] (sad_cal_DW01_sub_329)               0.00       2.13 f
  sub_67_G7_G12/U76/Y (INVX4)                             0.02       2.15 r
  sub_67_G7_G12/U127/Y (NAND2X1)                          0.09       2.24 f
  sub_67_G7_G12/U93/Y (OAI21X2)                           0.16       2.40 r
  sub_67_G7_G12/U78/Y (AOI21X2)                           0.09       2.49 f
  sub_67_G7_G12/U116/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G7_G12/U90/Y (XNOR2X1)                           0.13       2.78 r
  sub_67_G7_G12/DIFF[5] (sad_cal_DW01_sub_329)            0.00       2.78 r
  U10697/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[11][6][5]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[11][6][5]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1138] (input port clocked by clk)
  Endpoint: diff_reg[8][14][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1138] (in)                                         0.00       2.13 f
  sub_67_G15_G9/B[2] (sad_cal_DW01_sub_369)               0.00       2.13 f
  sub_67_G15_G9/U75/Y (INVX4)                             0.02       2.15 r
  sub_67_G15_G9/U128/Y (NAND2X1)                          0.09       2.24 f
  sub_67_G15_G9/U92/Y (OAI21X2)                           0.16       2.40 r
  sub_67_G15_G9/U77/Y (AOI21X2)                           0.09       2.49 f
  sub_67_G15_G9/U116/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G15_G9/U89/Y (XNOR2X1)                           0.13       2.78 r
  sub_67_G15_G9/DIFF[5] (sad_cal_DW01_sub_369)            0.00       2.78 r
  U10695/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[8][14][5]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[8][14][5]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1010] (input port clocked by clk)
  Endpoint: diff_reg[7][14][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1010] (in)                                         0.00       2.13 f
  sub_67_G15_G8/B[2] (sad_cal_DW01_sub_385)               0.00       2.13 f
  sub_67_G15_G8/U76/Y (INVX4)                             0.02       2.15 r
  sub_67_G15_G8/U127/Y (NAND2X1)                          0.09       2.24 f
  sub_67_G15_G8/U93/Y (OAI21X2)                           0.16       2.40 r
  sub_67_G15_G8/U78/Y (AOI21X2)                           0.09       2.49 f
  sub_67_G15_G8/U116/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G15_G8/U90/Y (XNOR2X1)                           0.13       2.78 r
  sub_67_G15_G8/DIFF[5] (sad_cal_DW01_sub_385)            0.00       2.78 r
  U10693/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[7][14][5]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[7][14][5]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[370] (input port clocked by clk)
  Endpoint: diff_reg[2][14][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[370] (in)                                          0.00       2.13 f
  sub_67_G15_G3/B[2] (sad_cal_DW01_sub_465)               0.00       2.13 f
  sub_67_G15_G3/U75/Y (INVX4)                             0.02       2.15 r
  sub_67_G15_G3/U128/Y (NAND2X1)                          0.09       2.24 f
  sub_67_G15_G3/U92/Y (OAI21X2)                           0.16       2.40 r
  sub_67_G15_G3/U77/Y (AOI21X2)                           0.09       2.49 f
  sub_67_G15_G3/U116/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G15_G3/U89/Y (XNOR2X1)                           0.13       2.78 r
  sub_67_G15_G3/DIFF[5] (sad_cal_DW01_sub_465)            0.00       2.78 r
  U10689/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[2][14][5]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[2][14][5]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[50] (input port clocked by clk)
  Endpoint: diff_reg[0][6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[50] (in)                                           0.00       2.13 f
  sub_67_G7_G1/B[2] (sad_cal_DW01_sub_505)                0.00       2.13 f
  sub_67_G7_G1/U76/Y (INVX4)                              0.02       2.15 r
  sub_67_G7_G1/U127/Y (NAND2X1)                           0.09       2.24 f
  sub_67_G7_G1/U93/Y (OAI21X2)                            0.16       2.40 r
  sub_67_G7_G1/U78/Y (AOI21X2)                            0.09       2.49 f
  sub_67_G7_G1/U116/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G7_G1/U90/Y (XNOR2X1)                            0.13       2.78 r
  sub_67_G7_G1/DIFF[5] (sad_cal_DW01_sub_505)             0.00       2.78 r
  U10703/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[0][6][5]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[0][6][5]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[434] (input port clocked by clk)
  Endpoint: diff_reg[3][6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[434] (in)                                          0.00       2.13 f
  sub_67_G7_G4/B[2] (sad_cal_DW01_sub_457)                0.00       2.13 f
  sub_67_G7_G4/U76/Y (INVX4)                              0.02       2.15 r
  sub_67_G7_G4/U127/Y (NAND2X1)                           0.09       2.24 f
  sub_67_G7_G4/U93/Y (OAI21X2)                            0.16       2.40 r
  sub_67_G7_G4/U78/Y (AOI21X2)                            0.09       2.49 f
  sub_67_G7_G4/U116/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G7_G4/U90/Y (XNOR2X1)                            0.13       2.78 r
  sub_67_G7_G4/DIFF[5] (sad_cal_DW01_sub_457)             0.00       2.78 r
  U10690/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[3][6][5]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[3][6][5]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[306] (input port clocked by clk)
  Endpoint: diff_reg[2][6][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[306] (in)                                          0.00       2.13 f
  sub_67_G7_G3/B[2] (sad_cal_DW01_sub_473)                0.00       2.13 f
  sub_67_G7_G3/U75/Y (INVX4)                              0.02       2.15 r
  sub_67_G7_G3/U128/Y (NAND2X1)                           0.09       2.24 f
  sub_67_G7_G3/U92/Y (OAI21X2)                            0.16       2.40 r
  sub_67_G7_G3/U77/Y (AOI21X2)                            0.09       2.49 f
  sub_67_G7_G3/U116/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G7_G3/U89/Y (XNOR2X1)                            0.13       2.78 r
  sub_67_G7_G3/DIFF[5] (sad_cal_DW01_sub_473)             0.00       2.78 r
  U10688/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[2][6][5]/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[2][6][5]/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[242] (input port clocked by clk)
  Endpoint: diff_reg[1][14][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[242] (in)                                          0.00       2.13 f
  sub_67_G15_G2/B[2] (sad_cal_DW01_sub_481)               0.00       2.13 f
  sub_67_G15_G2/U75/Y (INVX4)                             0.02       2.15 r
  sub_67_G15_G2/U128/Y (NAND2X1)                          0.09       2.24 f
  sub_67_G15_G2/U92/Y (OAI21X2)                           0.16       2.40 r
  sub_67_G15_G2/U77/Y (AOI21X2)                           0.09       2.49 f
  sub_67_G15_G2/U116/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G15_G2/U89/Y (XNOR2X1)                           0.13       2.78 r
  sub_67_G15_G2/DIFF[5] (sad_cal_DW01_sub_481)            0.00       2.78 r
  U10687/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[1][14][5]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[1][14][5]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[114] (input port clocked by clk)
  Endpoint: diff_reg[0][14][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[114] (in)                                          0.00       2.13 f
  sub_67_G15_G1/B[2] (sad_cal_DW01_sub_497)               0.00       2.13 f
  sub_67_G15_G1/U75/Y (INVX4)                             0.02       2.15 r
  sub_67_G15_G1/U128/Y (NAND2X1)                          0.09       2.24 f
  sub_67_G15_G1/U92/Y (OAI21X2)                           0.16       2.40 r
  sub_67_G15_G1/U77/Y (AOI21X2)                           0.09       2.49 f
  sub_67_G15_G1/U116/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G15_G1/U89/Y (XNOR2X1)                           0.13       2.78 r
  sub_67_G15_G1/DIFF[5] (sad_cal_DW01_sub_497)            0.00       2.78 r
  U10686/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg[0][14][5]/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg[0][14][5]/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
