name: RCC
description: RCC address block description
groupName: RCC
baseAddress: 1073876992
registers:
- name: RCC_CR
  displayName: RCC_CR
  description: Clock control register
  addressOffset: 0
  size: 32
  resetValue: 131
  resetMask: 4294967295
  fields:
  - name: MSION
    description: "MSI clock enable\nThis bit is set and cleared by software.\nCleared\
      \ by hardware to stop the MSI oscillator when entering Stop, Standby or Shutdown\
      \ mode.\nSet by hardware to force the MSI oscillator ON when exiting Standby\
      \ or Shutdown mode.\nSet by hardware to force the MSI oscillator ON when STOPWUCK=0\
      \ when exiting from Stop modes, or in case of a failure of the HSE oscillator\
      \ \nSet by hardware when used directly or indirectly as system clock."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MSI oscillator OFF
      value: 0
    - name: B_0x1
      description: MSI oscillator ON
      value: 1
  - name: MSIRDY
    description: "MSI clock ready flag\nThis bit is set by hardware to indicate that\
      \ the MSI oscillator is stable.\nNote: Once the MSION bit is cleared, MSIRDY\
      \ goes low after 6 MSI clock cycles."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: MSI oscillator not ready
      value: 0
    - name: B_0x1
      description: MSI oscillator ready
      value: 1
  - name: MSIPLLEN
    description: "MSI clock PLL enable\nSet and cleared by software to enable/ disable\
      \ the PLL part of the MSI clock source.\nMSIPLLEN must be enabled after LSE\
      \ is enabled (LSEON enabled) and ready (LSERDY set by hardware).There is a hardware\
      \ protection to avoid enabling MSIPLLEN if LSE is not ready.\nThis bit is cleared\
      \ by hardware when LSE is disabled (LSEON = 0) or when the Clock Security System\
      \ on LSE detects a LSE failure (refer to RCC_CSR register)."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MSI PLL OFF
      value: 0
    - name: B_0x1
      description: MSI PLL ON
      value: 1
  - name: MSIRGSEL
    description: "MSI clock range selection\nSet by software to select the MSI clock\
      \ range with MSIRANGE[3:0]. Write 0 has no effect.\nAfter a standby or a reset\
      \ MSIRGSEL is at 0 and the MSI range value is provided by MSISRANGE in CSR register."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MSI Range is provided by MSISRANGE[3:0] in RCC_CSR register
      value: 0
    - name: B_0x1
      description: MSI Range is provided by MSIRANGE[3:0] in the RCC_CR register
      value: 1
  - name: MSIRANGE
    description: "MSI clock ranges\nThese bits are configured by software to choose\
      \ the frequency range of MSI when MSIRGSEL is set.12 frequency ranges are available:\n\
      others: not allowed (hardware write protection)\nNote: Warning: MSIRANGE can\
      \ be modified when MSI is OFF (MSION=0) or when MSI is ready (MSIRDY=1). MSIRANGE\
      \ must NOT be modified when MSI is ON and NOT ready (MSION=1 and MSIRDY=0)"
    bitOffset: 4
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: range 0 around 1001kHz
      value: 0
    - name: B_0x1
      description: range 1 around 2001kHz
      value: 1
    - name: B_0x2
      description: range 2 around 4001kHz
      value: 2
    - name: B_0x3
      description: range 3 around 8001kHz
      value: 3
    - name: B_0x4
      description: range 4 around 1M1Hz
      value: 4
    - name: B_0x5
      description: range 5 around 21MHz
      value: 5
    - name: B_0x6
      description: range 6 around 41MHz (reset value)
      value: 6
    - name: B_0x7
      description: range 7 around 81MHz
      value: 7
    - name: B_0x8
      description: range 8 around 161MHz
      value: 8
    - name: B_0x9
      description: range 9 around 241MHz
      value: 9
    - name: B_0xA
      description: range 10 around 321MHz
      value: 10
    - name: B_0xB
      description: range 11 around 481MHz
      value: 11
  - name: HSION
    description: "HSI16 clock enable\nSet and cleared by software.\nCleared by hardware\
      \ to stop the HSI16 oscillator when entering Stop, Standby, or Shutdown mode.\n\
      Forced by hardware to keep the HSI16 oscillator ON when it is used directly\
      \ or indirectly as system clock (also when leaving Stop, Standby, or Shutdown\
      \ modes, or in case of failure of the HSE oscillator used for system clock)."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI16 oscillator OFF
      value: 0
    - name: B_0x1
      description: HSI16 oscillator ON
      value: 1
  - name: HSIKERON
    description: "HSI16 always enable for peripheral kernels.\nSet and cleared by\
      \ software to force HSI16 ON even in Stop modes. The HSI16 can only feed USART1,\
      \ USART2, CEC and I2C1 peripherals configured with HSI16 as kernel clock. Keeping\
      \ the HSI16 ON in Stop mode allows avoiding to slow down the communication speed\
      \ because of the HSI16 startup time. This bit has no effect on HSION value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect on HSI16 oscillator.
      value: 0
    - name: B_0x1
      description: HSI16 oscillator is forced ON even in Stop mode.
      value: 1
  - name: HSIRDY
    description: "HSI16 clock ready flag\nSet by hardware to indicate that HSI16 oscillator\
      \ is stable. This bit is set only when HSI16 is enabled by software by setting\
      \ HSION. \nNote: Once the HSION bit is cleared, HSIRDY goes low after 6 HSI16\
      \ clock cycles."
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: HSI16 oscillator not ready
      value: 0
    - name: B_0x1
      description: HSI16 oscillator ready
      value: 1
  - name: HSIASFS
    description: "HSI16 automatic start from Stop\nSet and cleared by software. When\
      \ the system wake-up clock is MSI, this bit is used to wake up the HSI16 is\
      \ parallel of the system wake-up."
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: HSI16 oscillator is not enabled by hardware when exiting Stop mode
        with MSI as wake-up clock.
      value: 0
    - name: B_0x1
      description: HSI16 oscillator is enabled by hardware when exiting Stop mode
        with MSI as wake-up clock.
      value: 1
  - name: HSEON
    description: "HSE clock enable\nSet and cleared by software.\nCleared by hardware\
      \ to stop the HSE oscillator when entering Stop, Standby, or Shutdown mode.\
      \ This bit cannot be reset if the HSE oscillator is used directly or indirectly\
      \ as the system clock."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSE oscillator OFF
      value: 0
    - name: B_0x1
      description: HSE oscillator ON
      value: 1
  - name: HSERDY
    description: "HSE clock ready flag\nSet by hardware to indicate that the HSE oscillator\
      \ is stable. \nNote: Once the HSEON bit is cleared, HSERDY goes low after 6\
      \ HSE clock cycles."
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: HSE oscillator not ready
      value: 0
    - name: B_0x1
      description: HSE oscillator ready
      value: 1
  - name: HSEBYP
    description: "HSE crystal oscillator bypass\nSet and cleared by software to bypass\
      \ the oscillator with an external clock. The external clock must be enabled\
      \ with the HSEON bit set, to be used by the device. The HSEBYP bit can be written\
      \ only if the HSE oscillator is disabled."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSE crystal oscillator not bypassed
      value: 0
    - name: B_0x1
      description: HSE crystal oscillator bypassed with external clock
      value: 1
  - name: CSSON
    description: "Clock security system enable\nSet by software to enable the clock\
      \ security system. When CSSON is set, the clock detector is enabled by hardware\
      \ when the HSE oscillator is ready, and disabled by hardware if a HSE clock\
      \ failure is detected. This bit is set only and is cleared by reset."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Clock security system OFF (clock detector OFF)
      value: 0
    - name: B_0x1
      description: Clock security system ON (Clock detector ON if the HSE oscillator
        is stable, OFF if not).
      value: 1
  - name: PLLON
    description: "PLL enable\nSet and cleared by software to enable the PLL.\nCleared\
      \ by hardware when entering Stop, Standby or Shutdown mode. This bit cannot\
      \ be reset if the PLL clock is used as the system clock."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL OFF
      value: 0
    - name: B_0x1
      description: PLL ON
      value: 1
  - name: PLLRDY
    description: "PLL clock ready flag\nSet by hardware to indicate that the PLL is\
      \ locked."
    bitOffset: 25
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: PLL unlocked
      value: 0
    - name: B_0x1
      description: PLL locked
      value: 1
- name: RCC_ICSCR
  displayName: RCC_ICSCR
  description: Internal clock sources calibration register
  addressOffset: 4
  size: 32
  resetValue: 1073758208
  resetMask: 4278255360
  fields:
  - name: MSICAL
    description: "MSI clock calibration\nThese bits are initialized at startup with\
      \ the factory-programmed MSI calibration trim value. When MSITRIM is written,\
      \ MSICAL is updated with the sum of MSITRIM and the factory trim value."
    bitOffset: 0
    bitWidth: 8
    access: read-only
  - name: MSITRIM
    description: "MSI clock trimming\nThese bits provide an additional user-programmable\
      \ trimming value that is added to the MSICAL[7:0] bits. It can be programmed\
      \ to adjust to variations in voltage and temperature that influence the frequency\
      \ of the MSI."
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: HSICAL
    description: "HSI16 clock calibration\nThese bits are initialized at startup with\
      \ the factory-programmed HSI16 calibration trim value. When HSITRIM is written,\
      \ HSICAL is updated with the sum of HSITRIM and the factory trim value."
    bitOffset: 16
    bitWidth: 8
    access: read-only
  - name: HSITRIM
    description: "HSI16 clock trimming\nThese bits provide an additional user-programmable\
      \ trimming value that is added to the HSICAL[7:0] bits. It can be programmed\
      \ to adjust to variations in voltage and temperature that influence the frequency\
      \ of the HSI16.\nThe default value is 64 when added to the HSICAL value,  trim\
      \ the HSI16 to 161MHz 1 11%."
    bitOffset: 24
    bitWidth: 7
    access: read-write
- name: RCC_CFGR
  displayName: RCC_CFGR
  description: Clock configuration register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SW
    description: "System clock switch\nThis bitfield is controlled by software and\
      \ hardware. The bitfield selects the clock for SYSCLK as follows:\nOthers: Reserved\n\
      The setting is forced by hardware to 000 (HSISYS selected) when the MCU exits\
      \ Stop, Standby, or Shutdown mode, or when the setting is 001 (HSE selected)\
      \ and HSE oscillator failure is detected."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MSI
      value: 0
    - name: B_0x1
      description: HSI16
      value: 1
    - name: B_0x2
      description: HSE
      value: 2
    - name: B_0x3
      description: PLLRCLK
      value: 3
    - name: B_0x4
      description: LSI
      value: 4
    - name: B_0x5
      description: LSE
      value: 5
  - name: SWS
    description: "System clock switch status\nThis bitfield is controlled by hardware\
      \ to indicate the clock source used as system clock:\nOthers: Reserved"
    bitOffset: 3
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: MSI
      value: 0
    - name: B_0x1
      description: HSI16
      value: 1
    - name: B_0x2
      description: HSE
      value: 2
    - name: B_0x3
      description: PLLRCLK
      value: 3
    - name: B_0x4
      description: LSI
      value: 4
    - name: B_0x5
      description: LSE
      value: 5
  - name: HPRE
    description: "AHB prescaler\nThis bitfield is controlled by software. To produce\
      \ HCLK clock, it sets the division factor of SYSCLK clock as follows:\n0xxx:\
      \ 1\nCaution: Depending on the device voltage range, the software has to set\
      \ correctly these bits to ensure that the system frequency does not exceed the\
      \ maximum allowed frequency (for more details, refer to Section14.1.4: Dynamic\
      \ voltage scaling management). After a write operation to these bits and before\
      \ decreasing the voltage range, this register must be read to be sure that the\
      \ new value has been taken into account."
    bitOffset: 8
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x8
      description: '2'
      value: 8
    - name: B_0x9
      description: '4'
      value: 9
    - name: B_0xA
      description: '8'
      value: 10
    - name: B_0xB
      description: '16'
      value: 11
    - name: B_0xC
      description: '64'
      value: 12
    - name: B_0xD
      description: '128'
      value: 13
    - name: B_0xE
      description: '256'
      value: 14
    - name: B_0xF
      description: '512'
      value: 15
  - name: PPRE
    description: "APB prescaler\nThis bitfield is controlled by software. To produce\
      \ PCLK clock, it sets the division factor of HCLK clock as follows:\n0xx: 1"
    bitOffset: 12
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x4
      description: '2'
      value: 4
    - name: B_0x5
      description: '4'
      value: 5
    - name: B_0x6
      description: '8'
      value: 6
    - name: B_0x7
      description: '16'
      value: 7
  - name: STOPWUCK
    description: "Wake-up from Stop and CSS backup clock selection\nSet and cleared\
      \ by software to select the system clock used when exiting Stop mode.\nThe selected\
      \ clock is also used as emergency clock for the Clock Security System on HSE.\
      \ Warning: STOPWUCK must not be modified when the Clock Security System is enabled\
      \ by HSECSSON in RCC_CR register and the system clock is HSE (SWS=10) or a switch\
      \ on HSE is requested (SW=10)."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MSI oscillator selected as wake-up from stop clock and CSS backup
        clock.
      value: 0
    - name: B_0x1
      description: HSI16 oscillator selected as wake-up from stop clock and CSS backup
        clock
      value: 1
  - name: MCO2SEL
    description: "Microcontroller clock output 2 clock selector\nThis bitfield is\
      \ controlled by software. It sets the clock selector for MCO2 output as follows:\n\
      Others: Reserved\nNote: This clock output may have some truncated cycles at\
      \ startup or during MCO2 clock source switching."
    bitOffset: 16
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock, MCO2 output disabled
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: MSI
      value: 2
    - name: B_0x3
      description: HSI16
      value: 3
    - name: B_0x4
      description: HSE
      value: 4
    - name: B_0x5
      description: PLLRCLK
      value: 5
    - name: B_0x6
      description: LSI
      value: 6
    - name: B_0x7
      description: LSE
      value: 7
    - name: B_0x8
      description: HSI48
      value: 8
    - name: B_0x9
      description: RTCCLK
      value: 9
    - name: B_0xA
      description: RTC WAKEUP
      value: 10
  - name: MCO2PRE
    description: "Microcontroller clock output 2 prescaler\nThis bitfield is controlled\
      \ by software. It sets the division factor of the clock sent to the MCO2 output\
      \ as follows:\n...\nOthers: reserved\nIt is highly recommended to set this field\
      \ before the MCO2 output is enabled."
    bitOffset: 20
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: '1'
      value: 0
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x2
      description: '4'
      value: 2
    - name: B_0x7
      description: '128'
      value: 7
    - name: B_0x8
      description: '256'
      value: 8
    - name: B_0x9
      description: '512'
      value: 9
    - name: B_0xA
      description: '1024'
      value: 10
  - name: MCOSEL
    description: "Microcontroller clock output clock selector\nThis bitfield is controlled\
      \ by software. It sets the clock selector for MCO output as follows:\nOthers:\
      \ Reserved\nNote: This clock output may have some truncated cycles at startup\
      \ or during MCO clock source switching."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no clock, MCO output disabled
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: MSI
      value: 2
    - name: B_0x3
      description: HSI16
      value: 3
    - name: B_0x4
      description: HSE
      value: 4
    - name: B_0x5
      description: PLLRCLK
      value: 5
    - name: B_0x6
      description: LSI
      value: 6
    - name: B_0x7
      description: LSE
      value: 7
    - name: B_0x8
      description: HSI48
      value: 8
    - name: B_0x9
      description: RTCCLK
      value: 9
    - name: B_0xA
      description: RTC WAKEUP
      value: 10
  - name: MCOPRE
    description: "Microcontroller clock output prescaler\nThis bitfield is controlled\
      \ by software. It sets the division factor of the clock sent to the MCO output\
      \ as follows:\n...\nOthers: reserved\nIt is highly recommended to set this field\
      \ before the MCO output is enabled."
    bitOffset: 28
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: '1'
      value: 0
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x2
      description: '4'
      value: 2
    - name: B_0x7
      description: '128'
      value: 7
    - name: B_0x8
      description: '256'
      value: 8
    - name: B_0x9
      description: '512'
      value: 9
    - name: B_0xA
      description: '1024'
      value: 10
- name: RCC_PLLCFGR
  displayName: RCC_PLLCFGR
  description: PLL configuration register
  addressOffset: 12
  size: 32
  resetValue: 4096
  resetMask: 4294967295
  fields:
  - name: PLLSRC
    description: "PLL input clock source\nThis bit is controlled by software to select\
      \ PLL clock source, as follows:\nThe bitfield can be written only when the PLL\
      \ is disabled.\nWhen the PLL is not used, selecting 00 allows saving power."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No clock
      value: 0
    - name: B_0x1
      description: MSI
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: HSE
      value: 3
  - name: PLLM
    description: "Division factor M of the PLL input clock divider\nThis bit is controlled\
      \ by software to divide the PLL input clock before the actual phase-locked loop,\
      \ as follows:\nThe bitfield can be written only when the PLL is disabled.\n\
      Caution: The software must set these bits so that the PLL input frequency after\
      \ the /M divider is between 2.66 and 161MHz."
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: '1'
      value: 0
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x2
      description: '3'
      value: 2
    - name: B_0x3
      description: '4'
      value: 3
    - name: B_0x4
      description: '5'
      value: 4
    - name: B_0x5
      description: '6'
      value: 5
    - name: B_0x6
      description: '7'
      value: 6
    - name: B_0x7
      description: '8'
      value: 7
  - name: PLLN
    description: "PLL frequency multiplication factor N\nThis bit is controlled by\
      \ software to set the division factor of the f<sub>VCO</sub> feedback divider\
      \ (that determines the PLL multiplication ratio) as follows:\n...\n...\nThe\
      \ bitfield can be written only when the PLL is disabled.\nCaution: The software\
      \ must set these bits so that the VCO output frequency is between 96 and 3441MHz."
    bitOffset: 8
    bitWidth: 7
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Invalid
      value: 0
    - name: B_0x4
      description: '4'
      value: 4
    - name: B_0x5
      description: '5'
      value: 5
    - name: B_0x7E
      description: '126'
      value: 126
    - name: B_0x7F
      description: '127'
      value: 127
  - name: PLLPEN
    description: "PLLPCLK clock output enable\nThis bit is controlled by software\
      \ to enable/disable the PLLPCLK clock output of the PLL:\nDisabling the PLLPCLK\
      \ clock output, when not used, allows saving power."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: PLLP
    description: "PLL VCO division factor P for PLLPCLK clock output\nThis bitfield\
      \ is controlled by software. It sets the PLL VCO division factor P as follows:\n\
      ...\nThe bitfield can be written only when the PLL is disabled.\nCaution: The\
      \ software must set this bitfield so as not to exceed 541MHz on this clock."
    bitOffset: 17
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x1F
      description: '32'
      value: 31
  - name: PLLQEN
    description: "PLLQCLK clock output enable\nThis bit is controlled by software\
      \ to enable/disable the PLLQCLK clock output of the PLL:\nDisabling the PLLQCLK\
      \ clock output, when not used, allows saving power."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: PLLQ
    description: "PLL VCO division factor Q for PLLQCLK clock output\nThis bitfield\
      \ is controlled by software. It sets the PLL VCO division factor Q as follows:\n\
      The bitfield can be written only when the PLL is disabled.\nCaution: The software\
      \ must set this bitfield so as not to exceed 541MHz on this clock."
    bitOffset: 25
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x2
      description: '3'
      value: 2
    - name: B_0x3
      description: '4'
      value: 3
    - name: B_0x4
      description: '5'
      value: 4
    - name: B_0x5
      description: '6'
      value: 5
    - name: B_0x6
      description: '7'
      value: 6
    - name: B_0x7
      description: '8'
      value: 7
  - name: PLLREN
    description: "PLLRCLK clock output enable\nThis bit is controlled by software\
      \ to enable/disable the PLLRCLK clock output of the PLL:\nThis bit cannot be\
      \ written when PLLRCLK output of the PLL is selected for system clock.\nDisabling\
      \ the PLLRCLK clock output, when not used, allows saving power."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: PLLR
    description: "PLL VCO division factor R for PLLRCLK clock output\nThis bitfield\
      \ is controlled by software. It sets the PLL VCO division factor R as follows:\n\
      The bitfield can be written only when the PLL is disabled.\nThe PLLRCLK clock\
      \ can be selected as system clock.\nCaution: The software must set this bitfield\
      \ so as not to exceed 122MHz on this clock."
    bitOffset: 29
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: '2'
      value: 1
    - name: B_0x2
      description: '3'
      value: 2
    - name: B_0x3
      description: '4'
      value: 3
    - name: B_0x4
      description: '5'
      value: 4
    - name: B_0x5
      description: '6'
      value: 5
    - name: B_0x6
      description: '7'
      value: 6
    - name: B_0x7
      description: '8'
      value: 7
- name: RCC_CIER
  displayName: RCC_CIER
  description: Clock interrupt enable register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSIRDYIE
    description: "LSI ready interrupt enable\nSet and cleared by software to enable/disable\
      \ interrupt caused by the LSI oscillator stabilization:"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LSERDYIE
    description: "LSE ready interrupt enable\nSet and cleared by software to enable/disable\
      \ interrupt caused by the LSE oscillator stabilization:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: MSIRDYIE
    description: "MSI ready interrupt enable\nSet and cleared by software to enable/disable\
      \ interrupt caused by the MSI oscillator stabilization."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: MSI ready interrupt disabled
      value: 0
    - name: B_0x1
      description: MSI ready interrupt enabled
      value: 1
  - name: HSIRDYIE
    description: "HSI16 ready interrupt enable\nSet and cleared by software to enable/disable\
      \ interrupt caused by the HSI16 oscillator stabilization:"
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: HSERDYIE
    description: "HSE ready interrupt enable\nSet and cleared by software to enable/disable\
      \ interrupt caused by the HSE oscillator stabilization:"
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: PLLRDYIE
    description: "PLL ready interrupt enable\nSet and cleared by software to enable/disable\
      \ interrupt caused by PLL lock:"
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LSECSSIE
    description: "LSE clock security system interrupt enable\nSet and cleared by software\
      \ to enable/disable interrupt caused by the clock security system on LSE."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Clock security interrupt caused by LSE clock failure disabled
      value: 0
    - name: B_0x1
      description: Clock security interrupt caused by LSE clock failure enabled
      value: 1
  - name: HSI48RDYIE
    description: "HSI48 ready interrupt enable\nSet and cleared by software to enable/disable\
      \ interrupt caused by the internal HSI48 oscillator."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSI48 ready interrupt disabled
      value: 0
    - name: B_0x1
      description: HSI48 ready interrupt enabled
      value: 1
- name: RCC_CIFR
  displayName: RCC_CIFR
  description: Clock interrupt flag register
  addressOffset: 28
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSIRDYF
    description: "LSI ready interrupt flag\nSet by hardware when the LSI clock becomes\
      \ stable and LSIRDYDIE is set.\nCleared by software setting the LSIRDYC bit."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock ready interrupt caused by the LSI oscillator
      value: 0
    - name: B_0x1
      description: Clock ready interrupt caused by the LSI oscillator
      value: 1
  - name: LSERDYF
    description: "LSE ready interrupt flag\nSet by hardware when the LSE clock becomes\
      \ stable and LSERDYDIE is set.\nCleared by software setting the LSERDYC bit."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock ready interrupt caused by the LSE oscillator
      value: 0
    - name: B_0x1
      description: Clock ready interrupt caused by the LSE oscillator
      value: 1
  - name: MSIRDYF
    description: "MSI ready interrupt flag\nSet by hardware when the MSI clock becomes\
      \ stable and MSIRDYDIE is set.\nCleared by software setting the MSIRDYC bit."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock ready interrupt caused by the MSI oscillator
      value: 0
    - name: B_0x1
      description: Clock ready interrupt caused by the MSI oscillator
      value: 1
  - name: HSIRDYF
    description: "HSI16 ready interrupt flag\nSet by hardware when the HSI16 clock\
      \ becomes stable and HSIRDYIE is set in a response to setting the HSION (refer\
      \ to Clock control register (RCC_CR)). When HSION is not set but the HSI16 oscillator\
      \ is enabled by the peripheral through a clock request, this bit is not set\
      \ and no interrupt is generated.\nCleared by software setting the HSIRDYC bit."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock ready interrupt caused by the HSI16 oscillator
      value: 0
    - name: B_0x1
      description: Clock ready interrupt caused by the HSI16 oscillator
      value: 1
  - name: HSERDYF
    description: "HSE ready interrupt flag\nSet by hardware when the HSE clock becomes\
      \ stable and HSERDYIE is set.\nCleared by software setting the HSERDYC bit."
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock ready interrupt caused by the HSE oscillator
      value: 0
    - name: B_0x1
      description: Clock ready interrupt caused by the HSE oscillator
      value: 1
  - name: PLLRDYF
    description: "PLL ready interrupt flag\nSet by hardware when the PLL locks and\
      \ PLLRDYIE is set.\nCleared by software setting the PLLRDYC bit."
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock ready interrupt caused by PLL lock
      value: 0
    - name: B_0x1
      description: Clock ready interrupt caused by PLL lock
      value: 1
  - name: CSSF
    description: "HSE clock security system interrupt flag\nSet by hardware when a\
      \ failure is detected in the HSE oscillator.\nCleared by software setting the\
      \ CSSC bit."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock security interrupt caused by HSE clock failure
      value: 0
    - name: B_0x1
      description: Clock security interrupt caused by HSE clock failure
      value: 1
  - name: LSECSSF
    description: "LSE clock security system interrupt flag\nSet by hardware when a\
      \ failure is detected in the LSE oscillator.\nCleared by software by setting\
      \ the LSECSSC bit."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock security interrupt caused by LSE clock failure
      value: 0
    - name: B_0x1
      description: Clock security interrupt caused by LSE clock failure
      value: 1
  - name: HSI48RDYF
    description: "HSI48 ready interrupt flag\nSet by hardware when the HSI48 clock\
      \ becomes stable and HSI48RDYIE is set in a response to setting the HSI48ON\
      \ (refer to RCC clock recovery RC register (RCC_CRRCR)). \nCleared by software\
      \ setting the HSI48RDYC bit."
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No clock ready interrupt caused by the HSI48 oscillator
      value: 0
    - name: B_0x1
      description: Clock ready interrupt caused by the HSI48 oscillator
      value: 1
- name: RCC_CICR
  displayName: RCC_CICR
  description: Clock interrupt clear register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSIRDYC
    description: "LSI ready interrupt clear\nThis bit is set by software to clear\
      \ the LSIRDYF flag."
    bitOffset: 0
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear LSIRDYF flag
      value: 1
  - name: LSERDYC
    description: "LSE ready interrupt clear\nThis bit is set by software to clear\
      \ the LSERDYF flag."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear LSERDYF flag
      value: 1
  - name: MSIRDYC
    description: "MSI ready interrupt clear\nThis bit is set by software to clear\
      \ the MSIRDYF flag."
    bitOffset: 2
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: MSIRDYF cleared
      value: 1
  - name: HSIRDYC
    description: "HSI16 ready interrupt clear\nThis bit is set software to clear the\
      \ HSIRDYF flag."
    bitOffset: 3
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear HSIRDYF flag
      value: 1
  - name: HSERDYC
    description: "HSE ready interrupt clear\nThis bit is set by software to clear\
      \ the HSERDYF flag."
    bitOffset: 4
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear HSERDYF flag
      value: 1
  - name: PLLRDYC
    description: "PLL ready interrupt clear\nThis bit is set by software to clear\
      \ the PLLRDYF flag."
    bitOffset: 5
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear PLLRDYF flag
      value: 1
  - name: CSSC
    description: "Clock security system interrupt clear\nThis bit is set by software\
      \ to clear the HSECSSF flag."
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear CSSF flag
      value: 1
  - name: LSECSSC
    description: "LSE Clock security system interrupt clear\nThis bit is set by software\
      \ to clear the LSECSSF flag."
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear LSECSSF flag
      value: 1
  - name: HSI48RDYC
    description: "HSI48 oscillator ready interrupt clear\nThis bit is set by software\
      \ to clear the HSI48RDYF flag."
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear the HSI48RDYC flag
      value: 1
- name: RCC_AHBRSTR
  displayName: RCC_AHBRSTR
  description: AHB peripheral reset register
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DMA1RST
    description: "DMA1 and DMAMUX reset\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset DMA1 and DMAMUX
      value: 1
  - name: DMA2RST
    description: "DMA2 and DMAMUX reset\nSet and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset DMA2 and DMAMUX
      value: 1
  - name: FLASHRST
    description: "Flash memory interface reset\nSet and cleared by software. \nThis\
      \ bit can only be set when the flash memory is in power down mode."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset flash memory interface
      value: 1
  - name: CRCRST
    description: "CRC reset\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset CRC
      value: 1
  - name: RNGRST
    description: "Random number generator reset\nSet and cleared by software."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset RNG
      value: 1
  - name: TSCRST
    description: "Touch sensing controller reset\nSet and cleared by software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TSC
      value: 1
- name: RCC_IOPRSTR
  displayName: RCC_IOPRSTR
  description: I/O port reset register
  addressOffset: 44
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: GPIOARST
    description: "I/O port A reset\nThis bit is set and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: Reset I/O port A
      value: 1
  - name: GPIOBRST
    description: "I/O port B reset\nThis bit is set and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: Reset I/O port B
      value: 1
  - name: GPIOCRST
    description: "I/O port C reset\nThis bit is set and cleared by software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: Reset I/O port C
      value: 1
  - name: GPIODRST
    description: "I/O port D reset\nThis bit is set and cleared by software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: Reset I/O port D
      value: 1
  - name: GPIOERST
    description: "I/O port E reset\nThis bit is set and cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: Reset I/O port E
      value: 1
  - name: GPIOFRST
    description: "I/O port F reset\nThis bit is set and cleared by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: Reset I/O port F
      value: 1
- name: RCC_APBRSTR1
  displayName: RCC_APBRSTR1
  description: APB peripheral reset register 1
  addressOffset: 56
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TIM2RST
    description: "TIM2 timer reset\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TIM2
      value: 1
  - name: TIM3RST
    description: "TIM3 timer reset\nSet and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TIM3
      value: 1
  - name: TIM6RST
    description: "TIM6 timer reset\nSet and cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TIM6
      value: 1
  - name: TIM7RST
    description: "TIM7 timer reset\nSet and cleared by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TIM7
      value: 1
  - name: LPUART2RST
    description: "LPUART2 reset\nSet and cleared by software."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset LPUART2
      value: 1
  - name: LCDRST
    description: "LCD reset<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset LCD
      value: 1
  - name: LPUART3RST
    description: "LPUART3 reset<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset LPUART3
      value: 1
  - name: USBRST
    description: "USB reset<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset USB
      value: 1
  - name: SPI2RST
    description: "SPI2 reset\nSet and cleared by software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset SPI2
      value: 1
  - name: SPI3RST
    description: "SPI3 reset<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset SPI3
      value: 1
  - name: CRSRST
    description: "CRS reset<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset CRS
      value: 1
  - name: USART2RST
    description: "USART2 reset\nSet and cleared by software."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset USART2
      value: 1
  - name: USART3RST
    description: "USART3 reset\nSet and cleared by software."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset USART3
      value: 1
  - name: USART4RST
    description: "USART4 reset\nSet and cleared by software."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset USART4
      value: 1
  - name: LPUART1RST
    description: "LPUART1 reset\nSet and cleared by software."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset LPUART1
      value: 1
  - name: I2C1RST
    description: "I2C1 reset\nSet and cleared by software."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset I2C1
      value: 1
  - name: I2C2RST
    description: "I2C2 reset\nSet and cleared by software."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset I2C2
      value: 1
  - name: I2C3RST
    description: "I2C3 reset\nSet and cleared by software."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset I2C3
      value: 1
  - name: OPAMPRST
    description: "OPAMP reset\nSet and cleared by software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset the OPAMP
      value: 1
  - name: I2C4RST
    description: "I2C4 reset<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset I2C4
      value: 1
  - name: LPTIM3RST
    description: "LPTIM3 reset\nSet and cleared by software."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset LPTIM3
      value: 1
  - name: PWRRST
    description: "Power interface reset\nSet and cleared by software."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset PWR
      value: 1
  - name: DAC1RST
    description: "DAC1 interface reset\nSet and cleared by software."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset DAC1 interface
      value: 1
  - name: LPTIM2RST
    description: "Low Power Timer 2 reset\nSet and cleared by software."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset LPTIM2
      value: 1
  - name: LPTIM1RST
    description: "Low Power Timer 1 reset\nSet and cleared by software."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset LPTIM1
      value: 1
- name: RCC_APBRSTR2
  displayName: RCC_APBRSTR2
  description: APB peripheral reset register 2
  addressOffset: 64
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SYSCFGRST
    description: "SYSCFG, COMP and VREFBUF reset\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset SYSCFG + COMP + VREFBUF
      value: 1
  - name: TIM1RST
    description: "TIM1 timer reset\nSet and cleared by software."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TIM1 timer
      value: 1
  - name: SPI1RST
    description: "SPI1 reset\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset SPI1
      value: 1
  - name: USART1RST
    description: "USART1 reset\nSet and cleared by software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset USART1
      value: 1
  - name: TIM15RST
    description: "TIM15 timer reset\nSet and cleared by software."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TIM15 timer
      value: 1
  - name: TIM16RST
    description: "TIM16 timer reset\nSet and cleared by software."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset TIM16 timer
      value: 1
  - name: ADCRST
    description: "ADC reset\nSet and cleared by software."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset ADC
      value: 1
- name: RCC_AHBENR
  displayName: RCC_AHBENR
  description: AHB peripheral clock enable register
  addressOffset: 72
  size: 32
  resetValue: 256
  resetMask: 4294967295
  fields:
  - name: DMA1EN
    description: "DMA1 and DMAMUX clock enable\nSet and cleared by software.\nDMAMUX\
      \ is enabled as long as at least one DMA peripheral is enabled."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DMA2EN
    description: "DMA2 and DMAMUX clock enable\nSet and cleared by software.\nDMAMUX\
      \ is enabled as long as at least one DMA peripheral is enabled."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FLASHEN
    description: "Flash memory interface clock enable\nSet and cleared by software.\
      \ \nThis bit can only be cleared when the flash memory is in power down mode."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: CRCEN
    description: "CRC clock enable\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RNGEN
    description: "Random number generator clock enable\nSet and cleared by software."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TSCEN
    description: "Touch sensing controller clock enable\nSet and cleared by software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TSC clock disable
      value: 0
    - name: B_0x1
      description: TSC clock enable
      value: 1
- name: RCC_IOPENR
  displayName: RCC_IOPENR
  description: I/O port clock enable register
  addressOffset: 76
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: GPIOAEN
    description: "I/O port A clock enable\nThis bit is set and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOBEN
    description: "I/O port B clock enable\nThis bit is set and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOCEN
    description: "I/O port C clock enable\nThis bit is set and cleared by software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIODEN
    description: "I/O port D clock enable\nThis bit is set and cleared by software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOEEN
    description: "I/O port E clock enable<sup>(1)</sup>\nThis bit is set and cleared\
      \ by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOFEN
    description: "I/O port F clock enable\nThis bit is set and cleared by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: RCC_DBGCFGR
  displayName: RCC_DBGCFGR
  description: Debug configuration register
  addressOffset: 80
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DBGEN
    description: "Debug support clock enable\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DBGRST
    description: "Debug support reset\nSet and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset DBG
      value: 1
- name: RCC_APBENR1
  displayName: RCC_APBENR1
  description: APB peripheral clock enable register 1
  addressOffset: 88
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TIM2EN
    description: "TIM2 timer clock enable\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM3EN
    description: "TIM3 timer clock enable\nSet and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM6EN
    description: "TIM6 timer clock enable\nSet and cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM7EN
    description: "TIM7 timer clock enable\nSet and cleared by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPUART2EN
    description: "LPUART2 clock enable\nSet and cleared by software."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LCDEN
    description: "LCD clock enable<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RTCAPBEN
    description: "RTC APB clock enable\nSet and cleared by software."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: WWDGEN
    description: "WWDG clock enable\nSet by software to enable the window watchdog\
      \ clock. Cleared by hardware system reset\nThis bit can also be set by hardware\
      \ if the WWDG_SW option bit is 0."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPUART3EN
    description: "LPUART3 clock enable\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USBEN
    description: "USB clock enable<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: SPI2EN
    description: "SPI2 clock enable\nSet and cleared by software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: SPI3EN
    description: "SPI3 clock enable<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: CRSEN
    description: "CRS clock enable<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART2EN
    description: "USART2 clock enable\nSet and cleared by software."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART3EN
    description: "USART3 clock enable\nSet and cleared by software."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART4EN
    description: "USART4 clock enable\nSet and cleared by software."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPUART1EN
    description: "LPUART1 clock enable\nSet and cleared by software."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C1EN
    description: "I2C1 clock enable\nSet and cleared by software."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C2EN
    description: "I2C2 clock enable\nSet and cleared by software."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C3EN
    description: "I2C3 clock enable\nSet and cleared by software."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: OPAMPEN
    description: "OPAMP clock enable\nSet and cleared by software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C4EN
    description: "I2C4EN clock enable<sup>(1)</sup>\nSet and cleared by software."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPTIM3EN
    description: "LPTIM3 clock enable\nSet and cleared by software."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: PWREN
    description: "Power interface clock enable\nSet and cleared by software."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DAC1EN
    description: "DAC1 interface clock enable\nSet and cleared by software."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPTIM2EN
    description: "LPTIM2 clock enable\nSet and cleared by software."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPTIM1EN
    description: "LPTIM1 clock enable\nSet and cleared by software."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: RCC_APBENR2
  displayName: RCC_APBENR2
  description: APB peripheral clock enable register 2
  addressOffset: 96
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SYSCFGEN
    description: "SYSCFG, COMP and VREFBUF clock enable\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM1EN
    description: "TIM1 timer clock enable\nSet and cleared by software."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: SPI1EN
    description: "SPI1 clock enable\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART1EN
    description: "USART1 clock enable\nSet and cleared by software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM15EN
    description: "TIM15 timer clock enable\nSet and cleared by software."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM16EN
    description: "TIM16 timer clock enable\nSet and cleared by software."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: ADCEN
    description: "ADC clock enable\nSet and cleared by software."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: RCC_AHBSMENR
  displayName: RCC_AHBSMENR
  description: AHB peripheral clock enable in Sleep/Stop mode register
  addressOffset: 104
  size: 32
  resetValue: 17109763
  resetMask: 4294967295
  fields:
  - name: DMA1SMEN
    description: "DMA1 and DMAMUX clock enable during Sleep mode\nSet and cleared\
      \ by software.\nClock to DMAMUX during Sleep mode is enabled as long as the\
      \ clock in Sleep mode is enabled to at least one DMA peripheral."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DMA2SMEN
    description: "DMA2 and DMAMUX clock enable during Sleep mode\nSet and cleared\
      \ by software.\nClock to DMAMUX during Sleep mode is enabled as long as the\
      \ clock in Sleep mode is enabled to at least one DMA peripheral."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: FLASHSMEN
    description: "Flash memory interface clock enable during Sleep mode\nSet and cleared\
      \ by software.\nThis bit can be activated only when the flash memory is in power\
      \ down mode."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: SRAMSMEN
    description: "SRAM clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: CRCSMEN
    description: "CRC clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RNGSMEN
    description: "RNG clock enable during Sleep and Stop mode\nSet and cleared by\
      \ software."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TSCSMEN
    description: "TSC clock enable during Sleep and Stop mode\nSet and cleared by\
      \ software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: RCC_IOPSMENR
  displayName: RCC_IOPSMENR
  description: I/O port in Sleep mode clock enable register
  addressOffset: 108
  size: 32
  resetValue: 63
  resetMask: 4294967295
  fields:
  - name: GPIOASMEN
    description: "I/O port A clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOBSMEN
    description: "I/O port B clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOCSMEN
    description: "I/O port C clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIODSMEN
    description: "I/O port D clock enable during Sleep mode<sup>(1)</sup>\nSet and\
      \ cleared by software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOESMEN
    description: "I/O port E clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: GPIOFSMEN
    description: "I/O port F clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: RCC_APBSMENR1
  displayName: RCC_APBSMENR1
  description: APB peripheral clock enable in Sleep/Stop mode register 1
  addressOffset: 120
  size: 32
  resetValue: 4286467123
  resetMask: 4294967295
  fields:
  - name: TIM2SMEN
    description: "TIM2 timer clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM3SMEN
    description: "TIM3 timer clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM6SMEN
    description: "TIM6 timer clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM7SMEN
    description: "TIM7 timer clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPUART2SMEN
    description: "LPUART2 clock enable during Sleep and Stop modes\nSet and cleared\
      \ by software."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LCDSMEN
    description: "LCD clock enable during Sleep mode<sup>(1)</sup>\nSet and cleared\
      \ by software."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: RTCAPBSMEN
    description: "RTC APB clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: WWDGSMEN
    description: "WWDG clock enable during Sleep and Stop modes\nSet and cleared by\
      \ software."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPUART3SMEN
    description: "LPUART3 clock enable during Sleep and Stop modes\nSet and cleared\
      \ by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USBSMEN
    description: "USB clock enable during Sleep mode<sup>(1)</sup>\nSet and cleared\
      \ by software."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: SPI2SMEN
    description: "SPI2 clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: SPI3SMEN
    description: "SPI3 clock enable during Sleep mode<sup>(1)</sup>\nSet and cleared\
      \ by software."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: CRSSMEN
    description: "CRS clock enable during Sleep and Stop modes<sup>(1)</sup>\nSet\
      \ and cleared by software."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART2SMEN
    description: "USART2 clock enable during Sleep and Stop modes\nSet and cleared\
      \ by software."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART3SMEN
    description: "USART3 clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART4SMEN
    description: "USART4 clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPUART1SMEN
    description: "LPUART1 clock enable during Sleep and Stop modes\nSet and cleared\
      \ by software."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C1SMEN
    description: "I2C1 clock enable during Sleep and Stop modes\nSet and cleared by\
      \ software."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C2SMEN
    description: "I2C2 clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C3SMEN
    description: "I2C3 clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: OPAMPSMEN
    description: "OPAMP clock enable during Sleep and Stop modes\nSet and cleared\
      \ by software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: I2C4SMEN
    description: "I2C4 clock enable during Sleep mode<sup>(1)</sup>\nSet and cleared\
      \ by software."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPTIM3SMEN
    description: "Low power timer 3 clock enable during Sleep mode\nSet and cleared\
      \ by software."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: PWRSMEN
    description: "Power interface clock enable during Sleep mode\nSet and cleared\
      \ by software."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: DAC1SMEN
    description: "DAC1 interface clock enable during Sleep and Stop modes\nSet and\
      \ cleared by software."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPTIM2SMEN
    description: "Low Power Timer 2 clock enable during Sleep and Stop modes\nSet\
      \ and cleared by software."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LPTIM1SMEN
    description: "Low Power Timer 1 clock enable during Sleep and Stop modes\nSet\
      \ and cleared by software."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: RCC_APBSMENR2
  displayName: RCC_APBSMENR2
  description: APB peripheral clock enable in Sleep/Stop mode register 2
  addressOffset: 128
  size: 32
  resetValue: 1562625
  resetMask: 4294967295
  fields:
  - name: SYSCFGSMEN
    description: "SYSCFG, COMP and VREFBUF clock enable during Sleep and Stop modes\n\
      Set and cleared by software."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM1SMEN
    description: "TIM1 timer clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: SPI1SMEN
    description: "SPI1 clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: USART1SMEN
    description: "USART1 clock enable during Sleep and Stop modes\nSet and cleared\
      \ by software."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM15SMEN
    description: "TIM15 timer clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: TIM16SMEN
    description: "TIM16 timer clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: ADCSMEN
    description: "ADC clock enable during Sleep mode\nSet and cleared by software."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
- name: RCC_CCIPR
  displayName: RCC_CCIPR
  description: Peripherals independent clock configuration register
  addressOffset: 136
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: USART1SEL
    description: "USART1 clock source selection\nThis bitfield is controlled by software\
      \ to select USART1 clock source as follows:"
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: USART2SEL
    description: "USART2 clock source selection\nThis bitfield is controlled by software\
      \ to select USART2 clock source as follows:"
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: LPUART3SEL
    description: "LPUART3 clock source selection<sup>(1)</sup>\nThis bitfield is controlled\
      \ by software to select LPUART3 clock source as follows:"
    bitOffset: 6
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: LPUART2SEL
    description: "LPUART2 clock source selection\nThis bitfield is controlled by software\
      \ to select LPUART2 clock source as follows:"
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: LPUART1SEL
    description: "LPUART1 clock source selection\nThis bitfield is controlled by software\
      \ to select LPUART1 clock source as follows:"
    bitOffset: 10
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: I2C1SEL
    description: "I2C1 clock source selection\nThis bitfield is controlled by software\
      \ to select I2C1 clock source as follows:"
    bitOffset: 12
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
  - name: I2C3SEL
    description: "I2C3 clock source selection\nThis bitfield is controlled by software\
      \ to select I2C3 clock source as follows:"
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: SYSCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
  - name: LPTIM1SEL
    description: "LPTIM1 clock source selection\nThis bitfield is controlled by software\
      \ to select LPTIM1 clock source as follows:"
    bitOffset: 18
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: LSI
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: LPTIM2SEL
    description: "LPTIM2 clock source selection\nThis bitfield is controlled by software\
      \ to select LPTIM2 clock source as follows:"
    bitOffset: 20
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: LSI
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: LPTIM3SEL
    description: "LPTIM3 clock source selection\nThis bitfield is controlled by software\
      \ to select LPTIM3 clock source as follows:"
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PCLK
      value: 0
    - name: B_0x1
      description: LSI
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
    - name: B_0x3
      description: LSE
      value: 3
  - name: TIM1SEL
    description: "TIM1 clock source selection\nThis bit is set and cleared by software.\
      \ It selects TIM1 clock source as follows:"
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIMPCLK
      value: 0
    - name: B_0x1
      description: PLLQCLK
      value: 1
  - name: TIM15SEL
    description: "TIM15 clock source selection\nThis bit is set and cleared by software.\
      \ It selects TIM15 clock source as follows:"
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TIMPCLK
      value: 0
    - name: B_0x1
      description: PLLQCLK
      value: 1
  - name: CLK48SEL
    description: "481MHz clock source selection\nThis bitfield is controlled by software\
      \ to select the 481MHz clock source used by the USB FS and the RNG:"
    bitOffset: 26
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No clock
      value: 0
    - name: B_0x1
      description: MSI
      value: 1
    - name: B_0x2
      description: PLLQCLK
      value: 2
    - name: B_0x3
      description: HSI48<sup>(1)</sup>
      value: 3
  - name: ADCSEL
    description: "ADCs clock source selection\nThis bitfield is controlled by software\
      \ to select the clock source for ADC:"
    bitOffset: 28
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: System clock
      value: 0
    - name: B_0x1
      description: PLLPCLK
      value: 1
    - name: B_0x2
      description: HSI16
      value: 2
- name: RCC_BDCR
  displayName: RCC_BDCR
  description: RTC domain control register
  addressOffset: 144
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LSEON
    description: "LSE oscillator enable\nSet and cleared by software to enable LSE\
      \ oscillator:"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LSERDY
    description: "LSE oscillator ready\nSet and cleared by hardware to indicate when\
      \ the external 321kHz oscillator is ready (stable):\nAfter the LSEON bit is\
      \ cleared, LSERDY goes low after 6 external low-speed oscillator clock cycles."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Not ready
      value: 0
    - name: B_0x1
      description: Ready
      value: 1
  - name: LSEBYP
    description: "LSE oscillator bypass\nSet and cleared by software to bypass the\
      \ LSE oscillator (in debug mode).\nThis bit can be written only when the external\
      \ 321kHz oscillator is disabled (LSEON=0 and LSERDY=0)."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Not bypassed
      value: 0
    - name: B_0x1
      description: Bypassed
      value: 1
  - name: LSEDRV
    description: "LSE oscillator drive capability \nSet by software to select the\
      \ LSE oscillator drive capability as follows:\nApplicable when the LSE oscillator\
      \ is in Xtal mode, as opposed to bypass mode."
    bitOffset: 3
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low driving capability
      value: 0
    - name: B_0x1
      description: medium-low driving capability
      value: 1
    - name: B_0x2
      description: medium-high driving capability
      value: 2
    - name: B_0x3
      description: high driving capability
      value: 3
  - name: LSECSSON
    description: "CSS on LSE enable\nSet by software to enable the clock security\
      \ system on LSE (321kHz) oscillator as follows:\nLSECSSON must be enabled after\
      \ the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set\
      \ by hardware), and after the RTCSEL bit is selected.\nOnce enabled, this bit\
      \ cannot be disabled, except after a LSE failure detection (LSECSSD\n=1). In\
      \ that case the software must disable the LSECSSON bit."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LSECSSD
    description: "CSS on LSE failure Detection\nSet by hardware to indicate when a\
      \ failure is detected by the clock security system\non the external 321kHz oscillator\
      \ (LSE):"
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No failure detected
      value: 0
    - name: B_0x1
      description: Failure detected
      value: 1
  - name: LSESYSEN
    description: "LSE clock enable for system usage\nThis bit must be set by software\
      \ to enable the LSE clock for a system usage."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disabled
      value: 0
    - name: B_0x1
      description: Enabled, LSE distributed to peripherals including LSCO/MCO/SYSCLK.
      value: 1
  - name: RTCSEL
    description: "RTC clock source selection\nSet by software to select the clock\
      \ source for the RTC as follows:\nOnce the RTC clock source is selected, it\
      \ cannot be changed anymore unless the RTC domain is reset, or unless a failure\
      \ is detected on LSE (LSECSSD is set). The BDRST bit can be used to reset this\
      \ bitfield to 00."
    bitOffset: 8
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No clock
      value: 0
    - name: B_0x1
      description: LSE
      value: 1
    - name: B_0x2
      description: LSI
      value: 2
    - name: B_0x3
      description: HSE divided by 32
      value: 3
  - name: LSESYSRDY
    description: "LSE clock ready for system usage\nThis flag is set by hardware to\
      \ indicate that the LSE clock is ready for being used by the system (see LSESYSEN\
      \ bit). This flag is set when LSE clock is ready (LSEON1=11 and LSERDY1=11)\
      \ and two LSE clock cycles after that LSESYSEN is set. \nCleared by hardware\
      \ to indicate that the LSE clock is not ready to be used by the system."
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: LSE clock not ready for system
      value: 0
    - name: B_0x1
      description: LSE clock ready for system
      value: 1
  - name: RTCEN
    description: "RTC clock enable\nSet and cleared by software. The bit enables clock\
      \ to RTC and TAMP."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: BDRST
    description: "RTC domain software reset\nSet and cleared by software to reset\
      \ the RTC domain:"
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Reset
      value: 1
  - name: LSCOEN
    description: "Low-speed clock output (LSCO) enable\nSet and cleared by software."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LSCOSEL
    description: "Low-speed clock output selection\nSet and cleared by software to\
      \ select the low-speed output clock:"
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSI
      value: 0
    - name: B_0x1
      description: LSE
      value: 1
- name: RCC_CSR
  displayName: RCC_CSR
  description: Control/status register
  addressOffset: 148
  size: 32
  resetValue: 0
  resetMask: 16777215
  fields:
  - name: LSION
    description: "LSI oscillator enable\nSet and cleared by software to enable/disable\
      \ the LSI oscillator:"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: LSIRDY
    description: "LSI oscillator ready\nSet and cleared by hardware to indicate when\
      \ the LSI oscillator is ready (stable): \nAfter the LSION bit is cleared, LSIRDY\
      \ goes low after 3 LSI oscillator clock cycles. This bit can be set even if\
      \ LSION = 0 if the LSI is requested by the Clock Security System on LSE, by\
      \ the Independent Watchdog or by the RTC."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Not ready
      value: 0
    - name: B_0x1
      description: Ready
      value: 1
  - name: LSIPREDIV
    description: "Internal low-speed oscillator pre-divided by 128\nSet and reset\
      \ by hardware to indicate when the low-speed internal RC oscillator has to be\
      \ divided by 128. The software has to switch off the LSI before changing this\
      \ bit."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LSI RC oscillator is not divided
      value: 0
    - name: B_0x1
      description: LSI RC oscillator is divided by 128
      value: 1
  - name: MSISRANGE
    description: "MSI range after Standby mode\nSet by software to chose the MSI frequency\
      \ at startup. This range is used after exiting Standby mode until MSIRGSEL is\
      \ set. After a pad or a power-on reset, the range is always 41MHz. MSISRANGE[3:0]\
      \ can be written only when MSIRGSEL1=11.\nOthers: Reserved\nNote: Changing the\
      \ MSISRANGE[3:0] does not change the current MSI frequency."
    bitOffset: 8
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x4
      description: Range 7 around 81MHz
      value: 4
  - name: RMVF
    description: "Remove reset flags\nSet by software to clear the reset flags."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Clear reset flags
      value: 1
  - name: OBLRSTF
    description: "Option byte loader reset flag\nSet by hardware when a reset from\
      \ the Option byte loading occurs.\nCleared by setting the RMVF bit."
    bitOffset: 25
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No reset from Option byte loading occurred
      value: 0
    - name: B_0x1
      description: Reset from Option byte loading occurred
      value: 1
  - name: PINRSTF
    description: "Pin reset flag\nSet by hardware when a reset from the NRST pin occurs.\n\
      Cleared by setting the RMVF bit."
    bitOffset: 26
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No reset from NRST pin occurred
      value: 0
    - name: B_0x1
      description: Reset from NRST pin occurred
      value: 1
  - name: PWRRSTF
    description: "BOR or POR/PDR flag\nSet by hardware when a BOR or POR/PDR occurs.\n\
      Cleared by setting the RMVF bit."
    bitOffset: 27
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No BOR or POR occurred
      value: 0
    - name: B_0x1
      description: BOR or POR occurred
      value: 1
  - name: SFTRSTF
    description: "Software reset flag\nSet by hardware when a software reset occurs.\n\
      Cleared by setting the RMVF bit."
    bitOffset: 28
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No software reset occurred
      value: 0
    - name: B_0x1
      description: Software reset occurred
      value: 1
  - name: IWDGRSTF
    description: "Independent window watchdog reset flag\nSet by hardware when an\
      \ independent watchdog reset domain occurs.\nCleared by setting the RMVF bit."
    bitOffset: 29
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No independent watchdog reset occurred
      value: 0
    - name: B_0x1
      description: Independent watchdog reset occurred
      value: 1
  - name: WWDGRSTF
    description: "Window watchdog reset flag\nSet by hardware when a window watchdog\
      \ reset occurs.\nCleared by setting the RMVF bit."
    bitOffset: 30
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No window watchdog reset occurred
      value: 0
    - name: B_0x1
      description: Window watchdog reset occurred
      value: 1
  - name: LPWRRSTF
    description: "Low-power reset flag\nSet by hardware when a reset occurs due to\
      \ illegal Stop, Standby, or Shutdown mode entry.\nCleared by setting the RMVF\
      \ bit.\nThis operates only if nRST_STOP, nRST_STDBY or nRST_SHDW option bits\
      \ are cleared."
    bitOffset: 31
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No illegal mode reset occurred
      value: 0
    - name: B_0x1
      description: Illegal mode reset occurred
      value: 1
- name: RCC_CRRCR
  displayName: RCC_CRRCR
  description: RCC clock recovery RC register
  addressOffset: 152
  size: 32
  resetValue: 34816
  resetMask: 65535
  fields:
  - name: HSI48ON
    description: HSI48 RC oscillator enable<sup>(1)</sup>
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Disable
      value: 0
    - name: B_0x1
      description: Enable
      value: 1
  - name: HSI48RDY
    description: "HSI48 clock ready flag<sup>(1)</sup>\nThe flag is set when the HSI48\
      \ clock is ready for use."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: HSI48CAL
    description: "HSI48 clock calibration\nThese bits are initialized at startup with\
      \ the factory-programmed HSI48 calibration trim value."
    bitOffset: 7
    bitWidth: 9
    access: read-only
interrupts:
- name: RCC_CRS
  description: RCC and CRS global interrupt
  value: 4
addressBlocks:
- offset: 0
  size: 156
  usage: registers
