$date
	Sat Nov 01 10:11:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_behv_tb $end
$var wire 1 ! Qlatch $end
$var wire 1 " Qff $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % en $end
$var reg 1 & reset $end
$scope module dut1 $end
$var wire 1 # D $end
$var wire 1 % en $end
$var reg 1 ! Q $end
$upscope $end
$scope module dut2 $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 & reset $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5000
0"
1$
#10000
0$
1&
#15000
1$
#20000
0$
#25000
1$
#30000
0!
0$
1%
#35000
1$
#40000
1!
0$
1#
#45000
1$
#50000
0$
0%
#55000
1$
#60000
0$
#65000
1$
#70000
0$
1%
#75000
1$
#80000
0$
0&
#85000
1"
1$
#90000
0!
0$
0#
#95000
0"
1$
#100000
1!
0$
1#
#105000
1"
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
