{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591741988222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591741988244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 09 23:33:07 2020 " "Processing started: Tue Jun 09 23:33:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591741988244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591741988244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_down -c up_down " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_down -c up_down" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591741988245 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591741989640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_down-teste " "Found design unit 1: up_down-teste" {  } { { "up_down.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/UP_Down_Moore/up_down.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591742018281 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "up_down.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/UP_Down_Moore/up_down.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591742018281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591742018281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up_down " "Elaborating entity \"up_down\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591742018346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao up_down.vhd(43) " "VHDL Process Statement warning at up_down.vhd(43): signal \"botao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "up_down.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/UP_Down_Moore/up_down.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591742018346 "|up_down"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0 up_down.vhd(40) " "VHDL Process Statement warning at up_down.vhd(40): inferring latch(es) for signal or variable \"s0\", which holds its previous value in one or more paths through the process" {  } { { "up_down.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/UP_Down_Moore/up_down.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591742018346 "|up_down"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1 up_down.vhd(40) " "VHDL Process Statement warning at up_down.vhd(40): inferring latch(es) for signal or variable \"s1\", which holds its previous value in one or more paths through the process" {  } { { "up_down.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/UP_Down_Moore/up_down.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591742018346 "|up_down"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1 up_down.vhd(40) " "Inferred latch for \"s1\" at up_down.vhd(40)" {  } { { "up_down.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/UP_Down_Moore/up_down.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591742018346 "|up_down"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0 up_down.vhd(40) " "Inferred latch for \"s0\" at up_down.vhd(40)" {  } { { "up_down.vhd" "" { Text "C:/altera/15.0/PSD_Exercicios/UP_Down_Moore/up_down.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591742018346 "|up_down"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591742019446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591742020056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591742020056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591742020296 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591742020296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591742020296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591742020296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591742020376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 09 23:33:40 2020 " "Processing ended: Tue Jun 09 23:33:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591742020376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591742020376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591742020376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591742020376 ""}
