
F0SensorBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005354  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08005414  08005414  00015414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054ec  080054ec  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080054ec  080054ec  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080054ec  080054ec  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054ec  080054ec  000154ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080054f0  080054f0  000154f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080054f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000178c  20000010  08005504  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000179c  08005504  0002179c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a345  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000396d  00000000  00000000  0003a37d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001610  00000000  00000000  0003dcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001488  00000000  00000000  0003f300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012e35  00000000  00000000  00040788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001987f  00000000  00000000  000535bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006f7dd  00000000  00000000  0006ce3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dc619  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ee8  00000000  00000000  000dc66c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080053fc 	.word	0x080053fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080053fc 	.word	0x080053fc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000224:	4a0a      	ldr	r2, [pc, #40]	; (8000250 <MX_FREERTOS_Init+0x30>)
 8000226:	4b0b      	ldr	r3, [pc, #44]	; (8000254 <MX_FREERTOS_Init+0x34>)
 8000228:	2100      	movs	r1, #0
 800022a:	0018      	movs	r0, r3
 800022c:	f002 ffa2 	bl	8003174 <osThreadNew>
 8000230:	0002      	movs	r2, r0
 8000232:	4b09      	ldr	r3, [pc, #36]	; (8000258 <MX_FREERTOS_Init+0x38>)
 8000234:	601a      	str	r2, [r3, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000236:	4a09      	ldr	r2, [pc, #36]	; (800025c <MX_FREERTOS_Init+0x3c>)
 8000238:	4b09      	ldr	r3, [pc, #36]	; (8000260 <MX_FREERTOS_Init+0x40>)
 800023a:	2100      	movs	r1, #0
 800023c:	0018      	movs	r0, r3
 800023e:	f002 ff99 	bl	8003174 <osThreadNew>
 8000242:	0002      	movs	r2, r0
 8000244:	4b07      	ldr	r3, [pc, #28]	; (8000264 <MX_FREERTOS_Init+0x44>)
 8000246:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	46c0      	nop			; (mov r8, r8)
 8000250:	08005464 	.word	0x08005464
 8000254:	08000269 	.word	0x08000269
 8000258:	20001628 	.word	0x20001628
 800025c:	08005488 	.word	0x08005488
 8000260:	08000289 	.word	0x08000289
 8000264:	20001638 	.word	0x20001638

08000268 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8000270:	4b04      	ldr	r3, [pc, #16]	; (8000284 <StartDefaultTask+0x1c>)
 8000272:	2104      	movs	r1, #4
 8000274:	0018      	movs	r0, r3
 8000276:	f000 fe68 	bl	8000f4a <HAL_GPIO_TogglePin>
	  osDelay(200);
 800027a:	20c8      	movs	r0, #200	; 0xc8
 800027c:	f003 f822 	bl	80032c4 <osDelay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8000280:	e7f6      	b.n	8000270 <StartDefaultTask+0x8>
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	48000400 	.word	0x48000400

08000288 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000288:	b590      	push	{r4, r7, lr}
 800028a:	b085      	sub	sp, #20
 800028c:	af02      	add	r7, sp, #8
 800028e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  MPUReadAll(&MPUData[0], &MPUData[1], &MPUData[2], &MPUData[3], &MPUData[4], &MPUData[5]);
 8000290:	4c0a      	ldr	r4, [pc, #40]	; (80002bc <StartTask02+0x34>)
 8000292:	4a0b      	ldr	r2, [pc, #44]	; (80002c0 <StartTask02+0x38>)
 8000294:	490b      	ldr	r1, [pc, #44]	; (80002c4 <StartTask02+0x3c>)
 8000296:	480c      	ldr	r0, [pc, #48]	; (80002c8 <StartTask02+0x40>)
 8000298:	4b0c      	ldr	r3, [pc, #48]	; (80002cc <StartTask02+0x44>)
 800029a:	9301      	str	r3, [sp, #4]
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <StartTask02+0x48>)
 800029e:	9300      	str	r3, [sp, #0]
 80002a0:	0023      	movs	r3, r4
 80002a2:	f000 fa89 	bl	80007b8 <MPUReadAll>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 80002a6:	2390      	movs	r3, #144	; 0x90
 80002a8:	05db      	lsls	r3, r3, #23
 80002aa:	2104      	movs	r1, #4
 80002ac:	0018      	movs	r0, r3
 80002ae:	f000 fe4c 	bl	8000f4a <HAL_GPIO_TogglePin>
	  osDelay(100);
 80002b2:	2064      	movs	r0, #100	; 0x64
 80002b4:	f003 f806 	bl	80032c4 <osDelay>
	  MPUReadAll(&MPUData[0], &MPUData[1], &MPUData[2], &MPUData[3], &MPUData[4], &MPUData[5]);
 80002b8:	e7ea      	b.n	8000290 <StartTask02+0x8>
 80002ba:	46c0      	nop			; (mov r8, r8)
 80002bc:	20001632 	.word	0x20001632
 80002c0:	20001630 	.word	0x20001630
 80002c4:	2000162e 	.word	0x2000162e
 80002c8:	2000162c 	.word	0x2000162c
 80002cc:	20001636 	.word	0x20001636
 80002d0:	20001634 	.word	0x20001634

080002d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b089      	sub	sp, #36	; 0x24
 80002d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002da:	240c      	movs	r4, #12
 80002dc:	193b      	adds	r3, r7, r4
 80002de:	0018      	movs	r0, r3
 80002e0:	2314      	movs	r3, #20
 80002e2:	001a      	movs	r2, r3
 80002e4:	2100      	movs	r1, #0
 80002e6:	f005 f880 	bl	80053ea <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ea:	4b31      	ldr	r3, [pc, #196]	; (80003b0 <MX_GPIO_Init+0xdc>)
 80002ec:	695a      	ldr	r2, [r3, #20]
 80002ee:	4b30      	ldr	r3, [pc, #192]	; (80003b0 <MX_GPIO_Init+0xdc>)
 80002f0:	2180      	movs	r1, #128	; 0x80
 80002f2:	0289      	lsls	r1, r1, #10
 80002f4:	430a      	orrs	r2, r1
 80002f6:	615a      	str	r2, [r3, #20]
 80002f8:	4b2d      	ldr	r3, [pc, #180]	; (80003b0 <MX_GPIO_Init+0xdc>)
 80002fa:	695a      	ldr	r2, [r3, #20]
 80002fc:	2380      	movs	r3, #128	; 0x80
 80002fe:	029b      	lsls	r3, r3, #10
 8000300:	4013      	ands	r3, r2
 8000302:	60bb      	str	r3, [r7, #8]
 8000304:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000306:	4b2a      	ldr	r3, [pc, #168]	; (80003b0 <MX_GPIO_Init+0xdc>)
 8000308:	695a      	ldr	r2, [r3, #20]
 800030a:	4b29      	ldr	r3, [pc, #164]	; (80003b0 <MX_GPIO_Init+0xdc>)
 800030c:	2180      	movs	r1, #128	; 0x80
 800030e:	02c9      	lsls	r1, r1, #11
 8000310:	430a      	orrs	r2, r1
 8000312:	615a      	str	r2, [r3, #20]
 8000314:	4b26      	ldr	r3, [pc, #152]	; (80003b0 <MX_GPIO_Init+0xdc>)
 8000316:	695a      	ldr	r2, [r3, #20]
 8000318:	2380      	movs	r3, #128	; 0x80
 800031a:	02db      	lsls	r3, r3, #11
 800031c:	4013      	ands	r3, r2
 800031e:	607b      	str	r3, [r7, #4]
 8000320:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000322:	2390      	movs	r3, #144	; 0x90
 8000324:	05db      	lsls	r3, r3, #23
 8000326:	2200      	movs	r2, #0
 8000328:	2104      	movs	r1, #4
 800032a:	0018      	movs	r0, r3
 800032c:	f000 fdf0 	bl	8000f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000330:	4b20      	ldr	r3, [pc, #128]	; (80003b4 <MX_GPIO_Init+0xe0>)
 8000332:	2200      	movs	r2, #0
 8000334:	210c      	movs	r1, #12
 8000336:	0018      	movs	r0, r3
 8000338:	f000 fdea 	bl	8000f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800033c:	193b      	adds	r3, r7, r4
 800033e:	2204      	movs	r2, #4
 8000340:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	193b      	adds	r3, r7, r4
 8000344:	2201      	movs	r2, #1
 8000346:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000348:	193b      	adds	r3, r7, r4
 800034a:	2200      	movs	r2, #0
 800034c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034e:	193b      	adds	r3, r7, r4
 8000350:	2200      	movs	r2, #0
 8000352:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000354:	193a      	adds	r2, r7, r4
 8000356:	2390      	movs	r3, #144	; 0x90
 8000358:	05db      	lsls	r3, r3, #23
 800035a:	0011      	movs	r1, r2
 800035c:	0018      	movs	r0, r3
 800035e:	f000 fc67 	bl	8000c30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000362:	193b      	adds	r3, r7, r4
 8000364:	2202      	movs	r2, #2
 8000366:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000368:	193b      	adds	r3, r7, r4
 800036a:	2200      	movs	r2, #0
 800036c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036e:	193b      	adds	r3, r7, r4
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000374:	193b      	adds	r3, r7, r4
 8000376:	4a0f      	ldr	r2, [pc, #60]	; (80003b4 <MX_GPIO_Init+0xe0>)
 8000378:	0019      	movs	r1, r3
 800037a:	0010      	movs	r0, r2
 800037c:	f000 fc58 	bl	8000c30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000380:	0021      	movs	r1, r4
 8000382:	187b      	adds	r3, r7, r1
 8000384:	220c      	movs	r2, #12
 8000386:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000388:	187b      	adds	r3, r7, r1
 800038a:	2201      	movs	r2, #1
 800038c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	187b      	adds	r3, r7, r1
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000394:	187b      	adds	r3, r7, r1
 8000396:	2200      	movs	r2, #0
 8000398:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800039a:	187b      	adds	r3, r7, r1
 800039c:	4a05      	ldr	r2, [pc, #20]	; (80003b4 <MX_GPIO_Init+0xe0>)
 800039e:	0019      	movs	r1, r3
 80003a0:	0010      	movs	r0, r2
 80003a2:	f000 fc45 	bl	8000c30 <HAL_GPIO_Init>

}
 80003a6:	46c0      	nop			; (mov r8, r8)
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b009      	add	sp, #36	; 0x24
 80003ac:	bd90      	pop	{r4, r7, pc}
 80003ae:	46c0      	nop			; (mov r8, r8)
 80003b0:	40021000 	.word	0x40021000
 80003b4:	48000400 	.word	0x48000400

080003b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003bc:	4b1b      	ldr	r3, [pc, #108]	; (800042c <MX_I2C1_Init+0x74>)
 80003be:	4a1c      	ldr	r2, [pc, #112]	; (8000430 <MX_I2C1_Init+0x78>)
 80003c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80003c2:	4b1a      	ldr	r3, [pc, #104]	; (800042c <MX_I2C1_Init+0x74>)
 80003c4:	4a1b      	ldr	r2, [pc, #108]	; (8000434 <MX_I2C1_Init+0x7c>)
 80003c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80003c8:	4b18      	ldr	r3, [pc, #96]	; (800042c <MX_I2C1_Init+0x74>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003ce:	4b17      	ldr	r3, [pc, #92]	; (800042c <MX_I2C1_Init+0x74>)
 80003d0:	2201      	movs	r2, #1
 80003d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003d4:	4b15      	ldr	r3, [pc, #84]	; (800042c <MX_I2C1_Init+0x74>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003da:	4b14      	ldr	r3, [pc, #80]	; (800042c <MX_I2C1_Init+0x74>)
 80003dc:	2200      	movs	r2, #0
 80003de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003e0:	4b12      	ldr	r3, [pc, #72]	; (800042c <MX_I2C1_Init+0x74>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003e6:	4b11      	ldr	r3, [pc, #68]	; (800042c <MX_I2C1_Init+0x74>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003ec:	4b0f      	ldr	r3, [pc, #60]	; (800042c <MX_I2C1_Init+0x74>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003f2:	4b0e      	ldr	r3, [pc, #56]	; (800042c <MX_I2C1_Init+0x74>)
 80003f4:	0018      	movs	r0, r3
 80003f6:	f000 fdc3 	bl	8000f80 <HAL_I2C_Init>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003fe:	f000 f8eb 	bl	80005d8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000402:	4b0a      	ldr	r3, [pc, #40]	; (800042c <MX_I2C1_Init+0x74>)
 8000404:	2100      	movs	r1, #0
 8000406:	0018      	movs	r0, r3
 8000408:	f001 faf0 	bl	80019ec <HAL_I2CEx_ConfigAnalogFilter>
 800040c:	1e03      	subs	r3, r0, #0
 800040e:	d001      	beq.n	8000414 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000410:	f000 f8e2 	bl	80005d8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000414:	4b05      	ldr	r3, [pc, #20]	; (800042c <MX_I2C1_Init+0x74>)
 8000416:	2100      	movs	r1, #0
 8000418:	0018      	movs	r0, r3
 800041a:	f001 fb33 	bl	8001a84 <HAL_I2CEx_ConfigDigitalFilter>
 800041e:	1e03      	subs	r3, r0, #0
 8000420:	d001      	beq.n	8000426 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000422:	f000 f8d9 	bl	80005d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	2000163c 	.word	0x2000163c
 8000430:	40005400 	.word	0x40005400
 8000434:	2000090e 	.word	0x2000090e

08000438 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000438:	b590      	push	{r4, r7, lr}
 800043a:	b08b      	sub	sp, #44	; 0x2c
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000440:	2414      	movs	r4, #20
 8000442:	193b      	adds	r3, r7, r4
 8000444:	0018      	movs	r0, r3
 8000446:	2314      	movs	r3, #20
 8000448:	001a      	movs	r2, r3
 800044a:	2100      	movs	r1, #0
 800044c:	f004 ffcd 	bl	80053ea <memset>
  if(i2cHandle->Instance==I2C1)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a1c      	ldr	r2, [pc, #112]	; (80004c8 <HAL_I2C_MspInit+0x90>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d131      	bne.n	80004be <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800045a:	4b1c      	ldr	r3, [pc, #112]	; (80004cc <HAL_I2C_MspInit+0x94>)
 800045c:	695a      	ldr	r2, [r3, #20]
 800045e:	4b1b      	ldr	r3, [pc, #108]	; (80004cc <HAL_I2C_MspInit+0x94>)
 8000460:	2180      	movs	r1, #128	; 0x80
 8000462:	02c9      	lsls	r1, r1, #11
 8000464:	430a      	orrs	r2, r1
 8000466:	615a      	str	r2, [r3, #20]
 8000468:	4b18      	ldr	r3, [pc, #96]	; (80004cc <HAL_I2C_MspInit+0x94>)
 800046a:	695a      	ldr	r2, [r3, #20]
 800046c:	2380      	movs	r3, #128	; 0x80
 800046e:	02db      	lsls	r3, r3, #11
 8000470:	4013      	ands	r3, r2
 8000472:	613b      	str	r3, [r7, #16]
 8000474:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000476:	0021      	movs	r1, r4
 8000478:	187b      	adds	r3, r7, r1
 800047a:	22c0      	movs	r2, #192	; 0xc0
 800047c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800047e:	187b      	adds	r3, r7, r1
 8000480:	2212      	movs	r2, #18
 8000482:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000484:	187b      	adds	r3, r7, r1
 8000486:	2201      	movs	r2, #1
 8000488:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2203      	movs	r2, #3
 800048e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2201      	movs	r2, #1
 8000494:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000496:	187b      	adds	r3, r7, r1
 8000498:	4a0d      	ldr	r2, [pc, #52]	; (80004d0 <HAL_I2C_MspInit+0x98>)
 800049a:	0019      	movs	r1, r3
 800049c:	0010      	movs	r0, r2
 800049e:	f000 fbc7 	bl	8000c30 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004a2:	4b0a      	ldr	r3, [pc, #40]	; (80004cc <HAL_I2C_MspInit+0x94>)
 80004a4:	69da      	ldr	r2, [r3, #28]
 80004a6:	4b09      	ldr	r3, [pc, #36]	; (80004cc <HAL_I2C_MspInit+0x94>)
 80004a8:	2180      	movs	r1, #128	; 0x80
 80004aa:	0389      	lsls	r1, r1, #14
 80004ac:	430a      	orrs	r2, r1
 80004ae:	61da      	str	r2, [r3, #28]
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <HAL_I2C_MspInit+0x94>)
 80004b2:	69da      	ldr	r2, [r3, #28]
 80004b4:	2380      	movs	r3, #128	; 0x80
 80004b6:	039b      	lsls	r3, r3, #14
 80004b8:	4013      	ands	r3, r2
 80004ba:	60fb      	str	r3, [r7, #12]
 80004bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	b00b      	add	sp, #44	; 0x2c
 80004c4:	bd90      	pop	{r4, r7, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	40005400 	.word	0x40005400
 80004cc:	40021000 	.word	0x40021000
 80004d0:	48000400 	.word	0x48000400

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 facc 	bl	8000a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f80f 	bl	80004fe <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e0:	f7ff fef8 	bl	80002d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004e4:	f7ff ff68 	bl	80003b8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80004e8:	f000 fa1c 	bl	8000924 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  MPU6050Init();
 80004ec:	f000 f87a 	bl	80005e4 <MPU6050Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80004f0:	f002 fde6 	bl	80030c0 <osKernelInitialize>
  MX_FREERTOS_Init();
 80004f4:	f7ff fe94 	bl	8000220 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80004f8:	f002 fe0e 	bl	8003118 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004fc:	e7fe      	b.n	80004fc <main+0x28>

080004fe <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004fe:	b590      	push	{r4, r7, lr}
 8000500:	b095      	sub	sp, #84	; 0x54
 8000502:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000504:	2420      	movs	r4, #32
 8000506:	193b      	adds	r3, r7, r4
 8000508:	0018      	movs	r0, r3
 800050a:	2330      	movs	r3, #48	; 0x30
 800050c:	001a      	movs	r2, r3
 800050e:	2100      	movs	r1, #0
 8000510:	f004 ff6b 	bl	80053ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000514:	2310      	movs	r3, #16
 8000516:	18fb      	adds	r3, r7, r3
 8000518:	0018      	movs	r0, r3
 800051a:	2310      	movs	r3, #16
 800051c:	001a      	movs	r2, r3
 800051e:	2100      	movs	r1, #0
 8000520:	f004 ff63 	bl	80053ea <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000524:	003b      	movs	r3, r7
 8000526:	0018      	movs	r0, r3
 8000528:	2310      	movs	r3, #16
 800052a:	001a      	movs	r2, r3
 800052c:	2100      	movs	r1, #0
 800052e:	f004 ff5c 	bl	80053ea <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000532:	0021      	movs	r1, r4
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2202      	movs	r2, #2
 8000538:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2201      	movs	r2, #1
 800053e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2210      	movs	r2, #16
 8000544:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054c:	187b      	adds	r3, r7, r1
 800054e:	0018      	movs	r0, r3
 8000550:	f001 fae4 	bl	8001b1c <HAL_RCC_OscConfig>
 8000554:	1e03      	subs	r3, r0, #0
 8000556:	d001      	beq.n	800055c <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000558:	f000 f83e 	bl	80005d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800055c:	2110      	movs	r1, #16
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2207      	movs	r2, #7
 8000562:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2200      	movs	r2, #0
 8000568:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2200      	movs	r2, #0
 8000574:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2100      	movs	r1, #0
 800057a:	0018      	movs	r0, r3
 800057c:	f001 fde8 	bl	8002150 <HAL_RCC_ClockConfig>
 8000580:	1e03      	subs	r3, r0, #0
 8000582:	d001      	beq.n	8000588 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000584:	f000 f828 	bl	80005d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000588:	003b      	movs	r3, r7
 800058a:	2221      	movs	r2, #33	; 0x21
 800058c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800058e:	003b      	movs	r3, r7
 8000590:	2200      	movs	r2, #0
 8000592:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000594:	003b      	movs	r3, r7
 8000596:	2200      	movs	r2, #0
 8000598:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800059a:	003b      	movs	r3, r7
 800059c:	0018      	movs	r0, r3
 800059e:	f001 ff53 	bl	8002448 <HAL_RCCEx_PeriphCLKConfig>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0xac>
  {
    Error_Handler();
 80005a6:	f000 f817 	bl	80005d8 <Error_Handler>
  }
}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	46bd      	mov	sp, r7
 80005ae:	b015      	add	sp, #84	; 0x54
 80005b0:	bd90      	pop	{r4, r7, pc}
	...

080005b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a04      	ldr	r2, [pc, #16]	; (80005d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d101      	bne.n	80005ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80005c6:	f000 fa69 	bl	8000a9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b002      	add	sp, #8
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	40000400 	.word	0x40000400

080005d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005dc:	b672      	cpsid	i
}
 80005de:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e0:	e7fe      	b.n	80005e0 <Error_Handler+0x8>
	...

080005e4 <MPU6050Init>:
#include "mpu.h"

uint8_t currentAccelScale, currentGyroScale;

bool MPU6050Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b086      	sub	sp, #24
 80005e8:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 80005ea:	4830      	ldr	r0, [pc, #192]	; (80006ac <MPU6050Init+0xc8>)
 80005ec:	23fa      	movs	r3, #250	; 0xfa
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	9302      	str	r3, [sp, #8]
 80005f2:	2301      	movs	r3, #1
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	1dfb      	adds	r3, r7, #7
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	2301      	movs	r3, #1
 80005fc:	2275      	movs	r2, #117	; 0x75
 80005fe:	21d0      	movs	r1, #208	; 0xd0
 8000600:	f000 fe82 	bl	8001308 <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8000604:	1dfb      	adds	r3, r7, #7
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b68      	cmp	r3, #104	; 0x68
 800060a:	d149      	bne.n	80006a0 <MPU6050Init+0xbc>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		data = 0;
 800060c:	1dbb      	adds	r3, r7, #6
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&data, 1, 1000);
 8000612:	4826      	ldr	r0, [pc, #152]	; (80006ac <MPU6050Init+0xc8>)
 8000614:	23fa      	movs	r3, #250	; 0xfa
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	9302      	str	r3, [sp, #8]
 800061a:	2301      	movs	r3, #1
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	1dbb      	adds	r3, r7, #6
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	2301      	movs	r3, #1
 8000624:	226b      	movs	r2, #107	; 0x6b
 8000626:	21d0      	movs	r1, #208	; 0xd0
 8000628:	f000 fd40 	bl	80010ac <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		data = 0x07;
 800062c:	1dbb      	adds	r3, r7, #6
 800062e:	2207      	movs	r2, #7
 8000630:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 8000632:	481e      	ldr	r0, [pc, #120]	; (80006ac <MPU6050Init+0xc8>)
 8000634:	23fa      	movs	r3, #250	; 0xfa
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	9302      	str	r3, [sp, #8]
 800063a:	2301      	movs	r3, #1
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	1dbb      	adds	r3, r7, #6
 8000640:	9300      	str	r3, [sp, #0]
 8000642:	2301      	movs	r3, #1
 8000644:	2219      	movs	r2, #25
 8000646:	21d0      	movs	r1, #208	; 0xd0
 8000648:	f000 fd30 	bl	80010ac <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> ± 2g
		data = MPU_A2G;
 800064c:	1dbb      	adds	r3, r7, #6
 800064e:	2200      	movs	r2, #0
 8000650:	701a      	strb	r2, [r3, #0]
		currentAccelScale = data;
 8000652:	1dbb      	adds	r3, r7, #6
 8000654:	781a      	ldrb	r2, [r3, #0]
 8000656:	4b16      	ldr	r3, [pc, #88]	; (80006b0 <MPU6050Init+0xcc>)
 8000658:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 800065a:	4814      	ldr	r0, [pc, #80]	; (80006ac <MPU6050Init+0xc8>)
 800065c:	23fa      	movs	r3, #250	; 0xfa
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	9302      	str	r3, [sp, #8]
 8000662:	2301      	movs	r3, #1
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	1dbb      	adds	r3, r7, #6
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2301      	movs	r3, #1
 800066c:	221c      	movs	r2, #28
 800066e:	21d0      	movs	r1, #208	; 0xd0
 8000670:	f000 fd1c 	bl	80010ac <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> ± 250 °/s
		data = MPU_G250G;
 8000674:	1dbb      	adds	r3, r7, #6
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]
		currentGyroScale = data;
 800067a:	1dbb      	adds	r3, r7, #6
 800067c:	781a      	ldrb	r2, [r3, #0]
 800067e:	4b0d      	ldr	r3, [pc, #52]	; (80006b4 <MPU6050Init+0xd0>)
 8000680:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 8000682:	480a      	ldr	r0, [pc, #40]	; (80006ac <MPU6050Init+0xc8>)
 8000684:	23fa      	movs	r3, #250	; 0xfa
 8000686:	009b      	lsls	r3, r3, #2
 8000688:	9302      	str	r3, [sp, #8]
 800068a:	2301      	movs	r3, #1
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	1dbb      	adds	r3, r7, #6
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	221b      	movs	r2, #27
 8000696:	21d0      	movs	r1, #208	; 0xd0
 8000698:	f000 fd08 	bl	80010ac <HAL_I2C_Mem_Write>
		return true;
 800069c:	2301      	movs	r3, #1
 800069e:	e000      	b.n	80006a2 <MPU6050Init+0xbe>
	} else 
	{
		return false;
 80006a0:	2300      	movs	r3, #0
	}

}
 80006a2:	0018      	movs	r0, r3
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	2000163c 	.word	0x2000163c
 80006b0:	20001689 	.word	0x20001689
 80006b4:	20001688 	.word	0x20001688

080006b8 <MPU6050ReadAccel>:

void MPU6050ReadAccel(uint16_t *aXRaw, uint16_t *aYRaw, uint16_t *aZRaw)
{
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b08b      	sub	sp, #44	; 0x2c
 80006bc:	af04      	add	r7, sp, #16
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]
	uint8_t RecData[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, RecData, 6, 1000);
 80006c4:	481b      	ldr	r0, [pc, #108]	; (8000734 <MPU6050ReadAccel+0x7c>)
 80006c6:	23fa      	movs	r3, #250	; 0xfa
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	9302      	str	r3, [sp, #8]
 80006cc:	2306      	movs	r3, #6
 80006ce:	9301      	str	r3, [sp, #4]
 80006d0:	2410      	movs	r4, #16
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	9300      	str	r3, [sp, #0]
 80006d6:	2301      	movs	r3, #1
 80006d8:	223b      	movs	r2, #59	; 0x3b
 80006da:	21d0      	movs	r1, #208	; 0xd0
 80006dc:	f000 fe14 	bl	8001308 <HAL_I2C_Mem_Read>

	*aXRaw = (int16_t)(RecData[0] << 8 | RecData [1]);
 80006e0:	0021      	movs	r1, r4
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	021b      	lsls	r3, r3, #8
 80006e8:	b21a      	sxth	r2, r3
 80006ea:	187b      	adds	r3, r7, r1
 80006ec:	785b      	ldrb	r3, [r3, #1]
 80006ee:	b21b      	sxth	r3, r3
 80006f0:	4313      	orrs	r3, r2
 80006f2:	b21b      	sxth	r3, r3
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	801a      	strh	r2, [r3, #0]
	*aYRaw = (int16_t)(RecData[2] << 8 | RecData [3]);
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	789b      	ldrb	r3, [r3, #2]
 80006fe:	021b      	lsls	r3, r3, #8
 8000700:	b21a      	sxth	r2, r3
 8000702:	187b      	adds	r3, r7, r1
 8000704:	78db      	ldrb	r3, [r3, #3]
 8000706:	b21b      	sxth	r3, r3
 8000708:	4313      	orrs	r3, r2
 800070a:	b21b      	sxth	r3, r3
 800070c:	b29a      	uxth	r2, r3
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	801a      	strh	r2, [r3, #0]
	*aZRaw = (int16_t)(RecData[4] << 8 | RecData [5]);
 8000712:	187b      	adds	r3, r7, r1
 8000714:	791b      	ldrb	r3, [r3, #4]
 8000716:	021b      	lsls	r3, r3, #8
 8000718:	b21a      	sxth	r2, r3
 800071a:	187b      	adds	r3, r7, r1
 800071c:	795b      	ldrb	r3, [r3, #5]
 800071e:	b21b      	sxth	r3, r3
 8000720:	4313      	orrs	r3, r2
 8000722:	b21b      	sxth	r3, r3
 8000724:	b29a      	uxth	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	801a      	strh	r2, [r3, #0]
	     for more details check ACCEL_CONFIG Register              ****/

	//Ax = Accel_X_RAW/16384.0;
	//Ay = Accel_Y_RAW/16384.0;
	//Az = Accel_Z_RAW/16384.0;
}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b007      	add	sp, #28
 8000730:	bd90      	pop	{r4, r7, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	2000163c 	.word	0x2000163c

08000738 <MPU6050ReadGyro>:

void MPU6050ReadGyro(uint16_t *gXRaw, uint16_t *gYRaw, uint16_t *gZRaw)
{
 8000738:	b590      	push	{r4, r7, lr}
 800073a:	b08b      	sub	sp, #44	; 0x2c
 800073c:	af04      	add	r7, sp, #16
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
	uint8_t RecData[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, RecData, 6, 1000);
 8000744:	481b      	ldr	r0, [pc, #108]	; (80007b4 <MPU6050ReadGyro+0x7c>)
 8000746:	23fa      	movs	r3, #250	; 0xfa
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	9302      	str	r3, [sp, #8]
 800074c:	2306      	movs	r3, #6
 800074e:	9301      	str	r3, [sp, #4]
 8000750:	2410      	movs	r4, #16
 8000752:	193b      	adds	r3, r7, r4
 8000754:	9300      	str	r3, [sp, #0]
 8000756:	2301      	movs	r3, #1
 8000758:	2243      	movs	r2, #67	; 0x43
 800075a:	21d0      	movs	r1, #208	; 0xd0
 800075c:	f000 fdd4 	bl	8001308 <HAL_I2C_Mem_Read>

	*gXRaw = (int16_t)(RecData[0] << 8 | RecData [1]);
 8000760:	0021      	movs	r1, r4
 8000762:	187b      	adds	r3, r7, r1
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	021b      	lsls	r3, r3, #8
 8000768:	b21a      	sxth	r2, r3
 800076a:	187b      	adds	r3, r7, r1
 800076c:	785b      	ldrb	r3, [r3, #1]
 800076e:	b21b      	sxth	r3, r3
 8000770:	4313      	orrs	r3, r2
 8000772:	b21b      	sxth	r3, r3
 8000774:	b29a      	uxth	r2, r3
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	801a      	strh	r2, [r3, #0]
	*gYRaw = (int16_t)(RecData[2] << 8 | RecData [3]);
 800077a:	187b      	adds	r3, r7, r1
 800077c:	789b      	ldrb	r3, [r3, #2]
 800077e:	021b      	lsls	r3, r3, #8
 8000780:	b21a      	sxth	r2, r3
 8000782:	187b      	adds	r3, r7, r1
 8000784:	78db      	ldrb	r3, [r3, #3]
 8000786:	b21b      	sxth	r3, r3
 8000788:	4313      	orrs	r3, r2
 800078a:	b21b      	sxth	r3, r3
 800078c:	b29a      	uxth	r2, r3
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	801a      	strh	r2, [r3, #0]
	*gZRaw = (int16_t)(RecData[4] << 8 | RecData [5]);
 8000792:	187b      	adds	r3, r7, r1
 8000794:	791b      	ldrb	r3, [r3, #4]
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	b21a      	sxth	r2, r3
 800079a:	187b      	adds	r3, r7, r1
 800079c:	795b      	ldrb	r3, [r3, #5]
 800079e:	b21b      	sxth	r3, r3
 80007a0:	4313      	orrs	r3, r2
 80007a2:	b21b      	sxth	r3, r3
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	801a      	strh	r2, [r3, #0]
	     for more details check GYRO_CONFIG Register              ****/

	//Gx = Gyro_X_RAW/131.0;
	//Gy = Gyro_Y_RAW/131.0;
	//Gz = Gyro_Z_RAW/131.0;
}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	46bd      	mov	sp, r7
 80007ae:	b007      	add	sp, #28
 80007b0:	bd90      	pop	{r4, r7, pc}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	2000163c 	.word	0x2000163c

080007b8 <MPUReadAll>:

void MPUReadAll(uint16_t *aXRaw, uint16_t *aYRaw, uint16_t *aZRaw, uint16_t *gXRaw, uint16_t *gYRaw, uint16_t *gZRaw)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]
 80007c4:	603b      	str	r3, [r7, #0]
	MPU6050ReadAccel(aXRaw, aYRaw, aZRaw);
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	0018      	movs	r0, r3
 80007ce:	f7ff ff73 	bl	80006b8 <MPU6050ReadAccel>
	MPU6050ReadGyro(gXRaw, gYRaw, gZRaw);
 80007d2:	69fa      	ldr	r2, [r7, #28]
 80007d4:	69b9      	ldr	r1, [r7, #24]
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	0018      	movs	r0, r3
 80007da:	f7ff ffad 	bl	8000738 <MPU6050ReadGyro>
}
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	46bd      	mov	sp, r7
 80007e2:	b004      	add	sp, #16
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ee:	4b12      	ldr	r3, [pc, #72]	; (8000838 <HAL_MspInit+0x50>)
 80007f0:	699a      	ldr	r2, [r3, #24]
 80007f2:	4b11      	ldr	r3, [pc, #68]	; (8000838 <HAL_MspInit+0x50>)
 80007f4:	2101      	movs	r1, #1
 80007f6:	430a      	orrs	r2, r1
 80007f8:	619a      	str	r2, [r3, #24]
 80007fa:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <HAL_MspInit+0x50>)
 80007fc:	699b      	ldr	r3, [r3, #24]
 80007fe:	2201      	movs	r2, #1
 8000800:	4013      	ands	r3, r2
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000806:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <HAL_MspInit+0x50>)
 8000808:	69da      	ldr	r2, [r3, #28]
 800080a:	4b0b      	ldr	r3, [pc, #44]	; (8000838 <HAL_MspInit+0x50>)
 800080c:	2180      	movs	r1, #128	; 0x80
 800080e:	0549      	lsls	r1, r1, #21
 8000810:	430a      	orrs	r2, r1
 8000812:	61da      	str	r2, [r3, #28]
 8000814:	4b08      	ldr	r3, [pc, #32]	; (8000838 <HAL_MspInit+0x50>)
 8000816:	69da      	ldr	r2, [r3, #28]
 8000818:	2380      	movs	r3, #128	; 0x80
 800081a:	055b      	lsls	r3, r3, #21
 800081c:	4013      	ands	r3, r2
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000822:	2302      	movs	r3, #2
 8000824:	425b      	negs	r3, r3
 8000826:	2200      	movs	r2, #0
 8000828:	2103      	movs	r1, #3
 800082a:	0018      	movs	r0, r3
 800082c:	f000 f9da 	bl	8000be4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b002      	add	sp, #8
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40021000 	.word	0x40021000

0800083c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b08a      	sub	sp, #40	; 0x28
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2200      	movs	r2, #0
 8000850:	0019      	movs	r1, r3
 8000852:	2010      	movs	r0, #16
 8000854:	f000 f9c6 	bl	8000be4 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000858:	2010      	movs	r0, #16
 800085a:	f000 f9d8 	bl	8000c0e <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800085e:	4b20      	ldr	r3, [pc, #128]	; (80008e0 <HAL_InitTick+0xa4>)
 8000860:	69da      	ldr	r2, [r3, #28]
 8000862:	4b1f      	ldr	r3, [pc, #124]	; (80008e0 <HAL_InitTick+0xa4>)
 8000864:	2102      	movs	r1, #2
 8000866:	430a      	orrs	r2, r1
 8000868:	61da      	str	r2, [r3, #28]
 800086a:	4b1d      	ldr	r3, [pc, #116]	; (80008e0 <HAL_InitTick+0xa4>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	2202      	movs	r2, #2
 8000870:	4013      	ands	r3, r2
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000876:	230c      	movs	r3, #12
 8000878:	18fa      	adds	r2, r7, r3
 800087a:	2310      	movs	r3, #16
 800087c:	18fb      	adds	r3, r7, r3
 800087e:	0011      	movs	r1, r2
 8000880:	0018      	movs	r0, r3
 8000882:	f001 fdb7 	bl	80023f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000886:	f001 fd9f 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 800088a:	0003      	movs	r3, r0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800088e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000890:	4914      	ldr	r1, [pc, #80]	; (80008e4 <HAL_InitTick+0xa8>)
 8000892:	0018      	movs	r0, r3
 8000894:	f7ff fc38 	bl	8000108 <__udivsi3>
 8000898:	0003      	movs	r3, r0
 800089a:	3b01      	subs	r3, #1
 800089c:	623b      	str	r3, [r7, #32]

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 800089e:	4b12      	ldr	r3, [pc, #72]	; (80008e8 <HAL_InitTick+0xac>)
 80008a0:	4a12      	ldr	r2, [pc, #72]	; (80008ec <HAL_InitTick+0xb0>)
 80008a2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80008a4:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <HAL_InitTick+0xac>)
 80008a6:	4a12      	ldr	r2, [pc, #72]	; (80008f0 <HAL_InitTick+0xb4>)
 80008a8:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80008aa:	4b0f      	ldr	r3, [pc, #60]	; (80008e8 <HAL_InitTick+0xac>)
 80008ac:	6a3a      	ldr	r2, [r7, #32]
 80008ae:	605a      	str	r2, [r3, #4]
  htim3.Init.ClockDivision = 0;
 80008b0:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <HAL_InitTick+0xac>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b6:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <HAL_InitTick+0xac>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80008bc:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <HAL_InitTick+0xac>)
 80008be:	0018      	movs	r0, r3
 80008c0:	f001 fe90 	bl	80025e4 <HAL_TIM_Base_Init>
 80008c4:	1e03      	subs	r3, r0, #0
 80008c6:	d105      	bne.n	80008d4 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80008c8:	4b07      	ldr	r3, [pc, #28]	; (80008e8 <HAL_InitTick+0xac>)
 80008ca:	0018      	movs	r0, r3
 80008cc:	f001 fee2 	bl	8002694 <HAL_TIM_Base_Start_IT>
 80008d0:	0003      	movs	r3, r0
 80008d2:	e000      	b.n	80008d6 <HAL_InitTick+0x9a>
  }

  /* Return function status */
  return HAL_ERROR;
 80008d4:	2301      	movs	r3, #1
}
 80008d6:	0018      	movs	r0, r3
 80008d8:	46bd      	mov	sp, r7
 80008da:	b00a      	add	sp, #40	; 0x28
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	40021000 	.word	0x40021000
 80008e4:	000f4240 	.word	0x000f4240
 80008e8:	2000168c 	.word	0x2000168c
 80008ec:	40000400 	.word	0x40000400
 80008f0:	000003e7 	.word	0x000003e7

080008f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <NMI_Handler+0x4>

080008fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008fe:	e7fe      	b.n	80008fe <HardFault_Handler+0x4>

08000900 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000904:	4b03      	ldr	r3, [pc, #12]	; (8000914 <TIM3_IRQHandler+0x14>)
 8000906:	0018      	movs	r0, r3
 8000908:	f001 ff10 	bl	800272c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800090c:	46c0      	nop			; (mov r8, r8)
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	2000168c 	.word	0x2000168c

08000918 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
	...

08000924 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000928:	4b14      	ldr	r3, [pc, #80]	; (800097c <MX_USART1_UART_Init+0x58>)
 800092a:	4a15      	ldr	r2, [pc, #84]	; (8000980 <MX_USART1_UART_Init+0x5c>)
 800092c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800092e:	4b13      	ldr	r3, [pc, #76]	; (800097c <MX_USART1_UART_Init+0x58>)
 8000930:	22e1      	movs	r2, #225	; 0xe1
 8000932:	0252      	lsls	r2, r2, #9
 8000934:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_USART1_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <MX_USART1_UART_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_USART1_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_USART1_UART_Init+0x58>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <MX_USART1_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_USART1_UART_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <MX_USART1_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_USART1_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000966:	4b05      	ldr	r3, [pc, #20]	; (800097c <MX_USART1_UART_Init+0x58>)
 8000968:	0018      	movs	r0, r3
 800096a:	f002 f89b 	bl	8002aa4 <HAL_UART_Init>
 800096e:	1e03      	subs	r3, r0, #0
 8000970:	d001      	beq.n	8000976 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000972:	f7ff fe31 	bl	80005d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000976:	46c0      	nop			; (mov r8, r8)
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	200016d4 	.word	0x200016d4
 8000980:	40013800 	.word	0x40013800

08000984 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b08b      	sub	sp, #44	; 0x2c
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	2414      	movs	r4, #20
 800098e:	193b      	adds	r3, r7, r4
 8000990:	0018      	movs	r0, r3
 8000992:	2314      	movs	r3, #20
 8000994:	001a      	movs	r2, r3
 8000996:	2100      	movs	r1, #0
 8000998:	f004 fd27 	bl	80053ea <memset>
  if(uartHandle->Instance==USART1)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a1d      	ldr	r2, [pc, #116]	; (8000a18 <HAL_UART_MspInit+0x94>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d133      	bne.n	8000a0e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009a6:	4b1d      	ldr	r3, [pc, #116]	; (8000a1c <HAL_UART_MspInit+0x98>)
 80009a8:	699a      	ldr	r2, [r3, #24]
 80009aa:	4b1c      	ldr	r3, [pc, #112]	; (8000a1c <HAL_UART_MspInit+0x98>)
 80009ac:	2180      	movs	r1, #128	; 0x80
 80009ae:	01c9      	lsls	r1, r1, #7
 80009b0:	430a      	orrs	r2, r1
 80009b2:	619a      	str	r2, [r3, #24]
 80009b4:	4b19      	ldr	r3, [pc, #100]	; (8000a1c <HAL_UART_MspInit+0x98>)
 80009b6:	699a      	ldr	r2, [r3, #24]
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	01db      	lsls	r3, r3, #7
 80009bc:	4013      	ands	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	4b16      	ldr	r3, [pc, #88]	; (8000a1c <HAL_UART_MspInit+0x98>)
 80009c4:	695a      	ldr	r2, [r3, #20]
 80009c6:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <HAL_UART_MspInit+0x98>)
 80009c8:	2180      	movs	r1, #128	; 0x80
 80009ca:	0289      	lsls	r1, r1, #10
 80009cc:	430a      	orrs	r2, r1
 80009ce:	615a      	str	r2, [r3, #20]
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <HAL_UART_MspInit+0x98>)
 80009d2:	695a      	ldr	r2, [r3, #20]
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	029b      	lsls	r3, r3, #10
 80009d8:	4013      	ands	r3, r2
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009de:	193b      	adds	r3, r7, r4
 80009e0:	22c0      	movs	r2, #192	; 0xc0
 80009e2:	00d2      	lsls	r2, r2, #3
 80009e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e6:	0021      	movs	r1, r4
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2202      	movs	r2, #2
 80009ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2203      	movs	r2, #3
 80009f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2201      	movs	r2, #1
 80009fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a00:	187a      	adds	r2, r7, r1
 8000a02:	2390      	movs	r3, #144	; 0x90
 8000a04:	05db      	lsls	r3, r3, #23
 8000a06:	0011      	movs	r1, r2
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f000 f911 	bl	8000c30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b00b      	add	sp, #44	; 0x2c
 8000a14:	bd90      	pop	{r4, r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	40013800 	.word	0x40013800
 8000a1c:	40021000 	.word	0x40021000

08000a20 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a20:	480d      	ldr	r0, [pc, #52]	; (8000a58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a22:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a24:	480d      	ldr	r0, [pc, #52]	; (8000a5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a26:	490e      	ldr	r1, [pc, #56]	; (8000a60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a28:	4a0e      	ldr	r2, [pc, #56]	; (8000a64 <LoopForever+0xe>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a2c:	e002      	b.n	8000a34 <LoopCopyDataInit>

08000a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a32:	3304      	adds	r3, #4

08000a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a38:	d3f9      	bcc.n	8000a2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3a:	4a0b      	ldr	r2, [pc, #44]	; (8000a68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a3c:	4c0b      	ldr	r4, [pc, #44]	; (8000a6c <LoopForever+0x16>)
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a40:	e001      	b.n	8000a46 <LoopFillZerobss>

08000a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a44:	3204      	adds	r2, #4

08000a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a48:	d3fb      	bcc.n	8000a42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a4a:	f7ff ff65 	bl	8000918 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a4e:	f004 fc9f 	bl	8005390 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a52:	f7ff fd3f 	bl	80004d4 <main>

08000a56 <LoopForever>:

LoopForever:
    b LoopForever
 8000a56:	e7fe      	b.n	8000a56 <LoopForever>
  ldr   r0, =_estack
 8000a58:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a60:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000a64:	080054f4 	.word	0x080054f4
  ldr r2, =_sbss
 8000a68:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000a6c:	2000179c 	.word	0x2000179c

08000a70 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a70:	e7fe      	b.n	8000a70 <ADC1_IRQHandler>
	...

08000a74 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a78:	4b07      	ldr	r3, [pc, #28]	; (8000a98 <HAL_Init+0x24>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <HAL_Init+0x24>)
 8000a7e:	2110      	movs	r1, #16
 8000a80:	430a      	orrs	r2, r1
 8000a82:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a84:	2000      	movs	r0, #0
 8000a86:	f7ff fed9 	bl	800083c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a8a:	f7ff fead 	bl	80007e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a8e:	2300      	movs	r3, #0
}
 8000a90:	0018      	movs	r0, r3
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	40022000 	.word	0x40022000

08000a9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <HAL_IncTick+0x1c>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	001a      	movs	r2, r3
 8000aa6:	4b05      	ldr	r3, [pc, #20]	; (8000abc <HAL_IncTick+0x20>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	18d2      	adds	r2, r2, r3
 8000aac:	4b03      	ldr	r3, [pc, #12]	; (8000abc <HAL_IncTick+0x20>)
 8000aae:	601a      	str	r2, [r3, #0]
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	20000004 	.word	0x20000004
 8000abc:	20001758 	.word	0x20001758

08000ac0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac4:	4b02      	ldr	r3, [pc, #8]	; (8000ad0 <HAL_GetTick+0x10>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
}
 8000ac8:	0018      	movs	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	20001758 	.word	0x20001758

08000ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	0002      	movs	r2, r0
 8000adc:	1dfb      	adds	r3, r7, #7
 8000ade:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ae0:	1dfb      	adds	r3, r7, #7
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b7f      	cmp	r3, #127	; 0x7f
 8000ae6:	d809      	bhi.n	8000afc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ae8:	1dfb      	adds	r3, r7, #7
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	001a      	movs	r2, r3
 8000aee:	231f      	movs	r3, #31
 8000af0:	401a      	ands	r2, r3
 8000af2:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <__NVIC_EnableIRQ+0x30>)
 8000af4:	2101      	movs	r1, #1
 8000af6:	4091      	lsls	r1, r2
 8000af8:	000a      	movs	r2, r1
 8000afa:	601a      	str	r2, [r3, #0]
  }
}
 8000afc:	46c0      	nop			; (mov r8, r8)
 8000afe:	46bd      	mov	sp, r7
 8000b00:	b002      	add	sp, #8
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	e000e100 	.word	0xe000e100

08000b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b08:	b590      	push	{r4, r7, lr}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	0002      	movs	r2, r0
 8000b10:	6039      	str	r1, [r7, #0]
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b16:	1dfb      	adds	r3, r7, #7
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b7f      	cmp	r3, #127	; 0x7f
 8000b1c:	d828      	bhi.n	8000b70 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b1e:	4a2f      	ldr	r2, [pc, #188]	; (8000bdc <__NVIC_SetPriority+0xd4>)
 8000b20:	1dfb      	adds	r3, r7, #7
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	b25b      	sxtb	r3, r3
 8000b26:	089b      	lsrs	r3, r3, #2
 8000b28:	33c0      	adds	r3, #192	; 0xc0
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	589b      	ldr	r3, [r3, r2]
 8000b2e:	1dfa      	adds	r2, r7, #7
 8000b30:	7812      	ldrb	r2, [r2, #0]
 8000b32:	0011      	movs	r1, r2
 8000b34:	2203      	movs	r2, #3
 8000b36:	400a      	ands	r2, r1
 8000b38:	00d2      	lsls	r2, r2, #3
 8000b3a:	21ff      	movs	r1, #255	; 0xff
 8000b3c:	4091      	lsls	r1, r2
 8000b3e:	000a      	movs	r2, r1
 8000b40:	43d2      	mvns	r2, r2
 8000b42:	401a      	ands	r2, r3
 8000b44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	019b      	lsls	r3, r3, #6
 8000b4a:	22ff      	movs	r2, #255	; 0xff
 8000b4c:	401a      	ands	r2, r3
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	0018      	movs	r0, r3
 8000b54:	2303      	movs	r3, #3
 8000b56:	4003      	ands	r3, r0
 8000b58:	00db      	lsls	r3, r3, #3
 8000b5a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b5c:	481f      	ldr	r0, [pc, #124]	; (8000bdc <__NVIC_SetPriority+0xd4>)
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b25b      	sxtb	r3, r3
 8000b64:	089b      	lsrs	r3, r3, #2
 8000b66:	430a      	orrs	r2, r1
 8000b68:	33c0      	adds	r3, #192	; 0xc0
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b6e:	e031      	b.n	8000bd4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b70:	4a1b      	ldr	r2, [pc, #108]	; (8000be0 <__NVIC_SetPriority+0xd8>)
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	0019      	movs	r1, r3
 8000b78:	230f      	movs	r3, #15
 8000b7a:	400b      	ands	r3, r1
 8000b7c:	3b08      	subs	r3, #8
 8000b7e:	089b      	lsrs	r3, r3, #2
 8000b80:	3306      	adds	r3, #6
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	18d3      	adds	r3, r2, r3
 8000b86:	3304      	adds	r3, #4
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	1dfa      	adds	r2, r7, #7
 8000b8c:	7812      	ldrb	r2, [r2, #0]
 8000b8e:	0011      	movs	r1, r2
 8000b90:	2203      	movs	r2, #3
 8000b92:	400a      	ands	r2, r1
 8000b94:	00d2      	lsls	r2, r2, #3
 8000b96:	21ff      	movs	r1, #255	; 0xff
 8000b98:	4091      	lsls	r1, r2
 8000b9a:	000a      	movs	r2, r1
 8000b9c:	43d2      	mvns	r2, r2
 8000b9e:	401a      	ands	r2, r3
 8000ba0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	019b      	lsls	r3, r3, #6
 8000ba6:	22ff      	movs	r2, #255	; 0xff
 8000ba8:	401a      	ands	r2, r3
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	0018      	movs	r0, r3
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	4003      	ands	r3, r0
 8000bb4:	00db      	lsls	r3, r3, #3
 8000bb6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bb8:	4809      	ldr	r0, [pc, #36]	; (8000be0 <__NVIC_SetPriority+0xd8>)
 8000bba:	1dfb      	adds	r3, r7, #7
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	001c      	movs	r4, r3
 8000bc0:	230f      	movs	r3, #15
 8000bc2:	4023      	ands	r3, r4
 8000bc4:	3b08      	subs	r3, #8
 8000bc6:	089b      	lsrs	r3, r3, #2
 8000bc8:	430a      	orrs	r2, r1
 8000bca:	3306      	adds	r3, #6
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	18c3      	adds	r3, r0, r3
 8000bd0:	3304      	adds	r3, #4
 8000bd2:	601a      	str	r2, [r3, #0]
}
 8000bd4:	46c0      	nop			; (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	b003      	add	sp, #12
 8000bda:	bd90      	pop	{r4, r7, pc}
 8000bdc:	e000e100 	.word	0xe000e100
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60b9      	str	r1, [r7, #8]
 8000bec:	607a      	str	r2, [r7, #4]
 8000bee:	210f      	movs	r1, #15
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	1c02      	adds	r2, r0, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000bf6:	68ba      	ldr	r2, [r7, #8]
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	b25b      	sxtb	r3, r3
 8000bfe:	0011      	movs	r1, r2
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff ff81 	bl	8000b08 <__NVIC_SetPriority>
}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b004      	add	sp, #16
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	0002      	movs	r2, r0
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c1a:	1dfb      	adds	r3, r7, #7
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	b25b      	sxtb	r3, r3
 8000c20:	0018      	movs	r0, r3
 8000c22:	f7ff ff57 	bl	8000ad4 <__NVIC_EnableIRQ>
}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	b002      	add	sp, #8
 8000c2c:	bd80      	pop	{r7, pc}
	...

08000c30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c3e:	e14f      	b.n	8000ee0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2101      	movs	r1, #1
 8000c46:	697a      	ldr	r2, [r7, #20]
 8000c48:	4091      	lsls	r1, r2
 8000c4a:	000a      	movs	r2, r1
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d100      	bne.n	8000c58 <HAL_GPIO_Init+0x28>
 8000c56:	e140      	b.n	8000eda <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d00b      	beq.n	8000c78 <HAL_GPIO_Init+0x48>
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d007      	beq.n	8000c78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c6c:	2b11      	cmp	r3, #17
 8000c6e:	d003      	beq.n	8000c78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2b12      	cmp	r3, #18
 8000c76:	d130      	bne.n	8000cda <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	2203      	movs	r2, #3
 8000c84:	409a      	lsls	r2, r3
 8000c86:	0013      	movs	r3, r2
 8000c88:	43da      	mvns	r2, r3
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	68da      	ldr	r2, [r3, #12]
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	409a      	lsls	r2, r3
 8000c9a:	0013      	movs	r3, r2
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cae:	2201      	movs	r2, #1
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	409a      	lsls	r2, r3
 8000cb4:	0013      	movs	r3, r2
 8000cb6:	43da      	mvns	r2, r3
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	091b      	lsrs	r3, r3, #4
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	401a      	ands	r2, r3
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	409a      	lsls	r2, r3
 8000ccc:	0013      	movs	r3, r2
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	2203      	movs	r2, #3
 8000ce6:	409a      	lsls	r2, r3
 8000ce8:	0013      	movs	r3, r2
 8000cea:	43da      	mvns	r2, r3
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	409a      	lsls	r2, r3
 8000cfc:	0013      	movs	r3, r2
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d003      	beq.n	8000d1a <HAL_GPIO_Init+0xea>
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	2b12      	cmp	r3, #18
 8000d18:	d123      	bne.n	8000d62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	08da      	lsrs	r2, r3, #3
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	3208      	adds	r2, #8
 8000d22:	0092      	lsls	r2, r2, #2
 8000d24:	58d3      	ldr	r3, [r2, r3]
 8000d26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	2207      	movs	r2, #7
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	220f      	movs	r2, #15
 8000d32:	409a      	lsls	r2, r3
 8000d34:	0013      	movs	r3, r2
 8000d36:	43da      	mvns	r2, r3
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	691a      	ldr	r2, [r3, #16]
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	2107      	movs	r1, #7
 8000d46:	400b      	ands	r3, r1
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	409a      	lsls	r2, r3
 8000d4c:	0013      	movs	r3, r2
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	08da      	lsrs	r2, r3, #3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3208      	adds	r2, #8
 8000d5c:	0092      	lsls	r2, r2, #2
 8000d5e:	6939      	ldr	r1, [r7, #16]
 8000d60:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	2203      	movs	r2, #3
 8000d6e:	409a      	lsls	r2, r3
 8000d70:	0013      	movs	r3, r2
 8000d72:	43da      	mvns	r2, r3
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	4013      	ands	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	2203      	movs	r2, #3
 8000d80:	401a      	ands	r2, r3
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	409a      	lsls	r2, r3
 8000d88:	0013      	movs	r3, r2
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	685a      	ldr	r2, [r3, #4]
 8000d9a:	2380      	movs	r3, #128	; 0x80
 8000d9c:	055b      	lsls	r3, r3, #21
 8000d9e:	4013      	ands	r3, r2
 8000da0:	d100      	bne.n	8000da4 <HAL_GPIO_Init+0x174>
 8000da2:	e09a      	b.n	8000eda <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da4:	4b54      	ldr	r3, [pc, #336]	; (8000ef8 <HAL_GPIO_Init+0x2c8>)
 8000da6:	699a      	ldr	r2, [r3, #24]
 8000da8:	4b53      	ldr	r3, [pc, #332]	; (8000ef8 <HAL_GPIO_Init+0x2c8>)
 8000daa:	2101      	movs	r1, #1
 8000dac:	430a      	orrs	r2, r1
 8000dae:	619a      	str	r2, [r3, #24]
 8000db0:	4b51      	ldr	r3, [pc, #324]	; (8000ef8 <HAL_GPIO_Init+0x2c8>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	2201      	movs	r2, #1
 8000db6:	4013      	ands	r3, r2
 8000db8:	60bb      	str	r3, [r7, #8]
 8000dba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000dbc:	4a4f      	ldr	r2, [pc, #316]	; (8000efc <HAL_GPIO_Init+0x2cc>)
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	089b      	lsrs	r3, r3, #2
 8000dc2:	3302      	adds	r3, #2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	589b      	ldr	r3, [r3, r2]
 8000dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	2203      	movs	r2, #3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	220f      	movs	r2, #15
 8000dd4:	409a      	lsls	r2, r3
 8000dd6:	0013      	movs	r3, r2
 8000dd8:	43da      	mvns	r2, r3
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000de0:	687a      	ldr	r2, [r7, #4]
 8000de2:	2390      	movs	r3, #144	; 0x90
 8000de4:	05db      	lsls	r3, r3, #23
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d013      	beq.n	8000e12 <HAL_GPIO_Init+0x1e2>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a44      	ldr	r2, [pc, #272]	; (8000f00 <HAL_GPIO_Init+0x2d0>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d00d      	beq.n	8000e0e <HAL_GPIO_Init+0x1de>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a43      	ldr	r2, [pc, #268]	; (8000f04 <HAL_GPIO_Init+0x2d4>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d007      	beq.n	8000e0a <HAL_GPIO_Init+0x1da>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a42      	ldr	r2, [pc, #264]	; (8000f08 <HAL_GPIO_Init+0x2d8>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d101      	bne.n	8000e06 <HAL_GPIO_Init+0x1d6>
 8000e02:	2303      	movs	r3, #3
 8000e04:	e006      	b.n	8000e14 <HAL_GPIO_Init+0x1e4>
 8000e06:	2305      	movs	r3, #5
 8000e08:	e004      	b.n	8000e14 <HAL_GPIO_Init+0x1e4>
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	e002      	b.n	8000e14 <HAL_GPIO_Init+0x1e4>
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e000      	b.n	8000e14 <HAL_GPIO_Init+0x1e4>
 8000e12:	2300      	movs	r3, #0
 8000e14:	697a      	ldr	r2, [r7, #20]
 8000e16:	2103      	movs	r1, #3
 8000e18:	400a      	ands	r2, r1
 8000e1a:	0092      	lsls	r2, r2, #2
 8000e1c:	4093      	lsls	r3, r2
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e24:	4935      	ldr	r1, [pc, #212]	; (8000efc <HAL_GPIO_Init+0x2cc>)
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	089b      	lsrs	r3, r3, #2
 8000e2a:	3302      	adds	r3, #2
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e32:	4b36      	ldr	r3, [pc, #216]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685a      	ldr	r2, [r3, #4]
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	025b      	lsls	r3, r3, #9
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	d003      	beq.n	8000e56 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e56:	4b2d      	ldr	r3, [pc, #180]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000e5c:	4b2b      	ldr	r3, [pc, #172]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	43da      	mvns	r2, r3
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685a      	ldr	r2, [r3, #4]
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	029b      	lsls	r3, r3, #10
 8000e74:	4013      	ands	r3, r2
 8000e76:	d003      	beq.n	8000e80 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e80:	4b22      	ldr	r3, [pc, #136]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e86:	4b21      	ldr	r3, [pc, #132]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	035b      	lsls	r3, r3, #13
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	d003      	beq.n	8000eaa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000eaa:	4b18      	ldr	r3, [pc, #96]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000eb0:	4b16      	ldr	r3, [pc, #88]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	43da      	mvns	r2, r3
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	039b      	lsls	r3, r3, #14
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d003      	beq.n	8000ed4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ed4:	4b0d      	ldr	r3, [pc, #52]	; (8000f0c <HAL_GPIO_Init+0x2dc>)
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	3301      	adds	r3, #1
 8000ede:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	40da      	lsrs	r2, r3
 8000ee8:	1e13      	subs	r3, r2, #0
 8000eea:	d000      	beq.n	8000eee <HAL_GPIO_Init+0x2be>
 8000eec:	e6a8      	b.n	8000c40 <HAL_GPIO_Init+0x10>
  } 
}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b006      	add	sp, #24
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	40010000 	.word	0x40010000
 8000f00:	48000400 	.word	0x48000400
 8000f04:	48000800 	.word	0x48000800
 8000f08:	48000c00 	.word	0x48000c00
 8000f0c:	40010400 	.word	0x40010400

08000f10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	0008      	movs	r0, r1
 8000f1a:	0011      	movs	r1, r2
 8000f1c:	1cbb      	adds	r3, r7, #2
 8000f1e:	1c02      	adds	r2, r0, #0
 8000f20:	801a      	strh	r2, [r3, #0]
 8000f22:	1c7b      	adds	r3, r7, #1
 8000f24:	1c0a      	adds	r2, r1, #0
 8000f26:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f28:	1c7b      	adds	r3, r7, #1
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d004      	beq.n	8000f3a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f30:	1cbb      	adds	r3, r7, #2
 8000f32:	881a      	ldrh	r2, [r3, #0]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f38:	e003      	b.n	8000f42 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f3a:	1cbb      	adds	r3, r7, #2
 8000f3c:	881a      	ldrh	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b002      	add	sp, #8
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b084      	sub	sp, #16
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	000a      	movs	r2, r1
 8000f54:	1cbb      	adds	r3, r7, #2
 8000f56:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	695b      	ldr	r3, [r3, #20]
 8000f5c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f5e:	1cbb      	adds	r3, r7, #2
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	4013      	ands	r3, r2
 8000f66:	041a      	lsls	r2, r3, #16
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	1cb9      	adds	r1, r7, #2
 8000f6e:	8809      	ldrh	r1, [r1, #0]
 8000f70:	400b      	ands	r3, r1
 8000f72:	431a      	orrs	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	619a      	str	r2, [r3, #24]
}
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b004      	add	sp, #16
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d101      	bne.n	8000f92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e082      	b.n	8001098 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2241      	movs	r2, #65	; 0x41
 8000f96:	5c9b      	ldrb	r3, [r3, r2]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d107      	bne.n	8000fae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2240      	movs	r2, #64	; 0x40
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff fa45 	bl	8000438 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2241      	movs	r2, #65	; 0x41
 8000fb2:	2124      	movs	r1, #36	; 0x24
 8000fb4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	438a      	bics	r2, r1
 8000fc4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685a      	ldr	r2, [r3, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4934      	ldr	r1, [pc, #208]	; (80010a0 <HAL_I2C_Init+0x120>)
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	689a      	ldr	r2, [r3, #8]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4931      	ldr	r1, [pc, #196]	; (80010a4 <HAL_I2C_Init+0x124>)
 8000fe0:	400a      	ands	r2, r1
 8000fe2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d108      	bne.n	8000ffe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689a      	ldr	r2, [r3, #8]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2180      	movs	r1, #128	; 0x80
 8000ff6:	0209      	lsls	r1, r1, #8
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	e007      	b.n	800100e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2184      	movs	r1, #132	; 0x84
 8001008:	0209      	lsls	r1, r1, #8
 800100a:	430a      	orrs	r2, r1
 800100c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	2b02      	cmp	r3, #2
 8001014:	d104      	bne.n	8001020 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2280      	movs	r2, #128	; 0x80
 800101c:	0112      	lsls	r2, r2, #4
 800101e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	685a      	ldr	r2, [r3, #4]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	491f      	ldr	r1, [pc, #124]	; (80010a8 <HAL_I2C_Init+0x128>)
 800102c:	430a      	orrs	r2, r1
 800102e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	68da      	ldr	r2, [r3, #12]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	491a      	ldr	r1, [pc, #104]	; (80010a4 <HAL_I2C_Init+0x124>)
 800103c:	400a      	ands	r2, r1
 800103e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	691a      	ldr	r2, [r3, #16]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	695b      	ldr	r3, [r3, #20]
 8001048:	431a      	orrs	r2, r3
 800104a:	0011      	movs	r1, r2
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	021a      	lsls	r2, r3, #8
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	430a      	orrs	r2, r1
 8001058:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69d9      	ldr	r1, [r3, #28]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6a1a      	ldr	r2, [r3, #32]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	430a      	orrs	r2, r1
 8001068:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2101      	movs	r1, #1
 8001076:	430a      	orrs	r2, r1
 8001078:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2241      	movs	r2, #65	; 0x41
 8001084:	2120      	movs	r1, #32
 8001086:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2242      	movs	r2, #66	; 0x42
 8001092:	2100      	movs	r1, #0
 8001094:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001096:	2300      	movs	r3, #0
}
 8001098:	0018      	movs	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	b002      	add	sp, #8
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	f0ffffff 	.word	0xf0ffffff
 80010a4:	ffff7fff 	.word	0xffff7fff
 80010a8:	02008000 	.word	0x02008000

080010ac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010ac:	b590      	push	{r4, r7, lr}
 80010ae:	b089      	sub	sp, #36	; 0x24
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	000c      	movs	r4, r1
 80010b6:	0010      	movs	r0, r2
 80010b8:	0019      	movs	r1, r3
 80010ba:	230a      	movs	r3, #10
 80010bc:	18fb      	adds	r3, r7, r3
 80010be:	1c22      	adds	r2, r4, #0
 80010c0:	801a      	strh	r2, [r3, #0]
 80010c2:	2308      	movs	r3, #8
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	1c02      	adds	r2, r0, #0
 80010c8:	801a      	strh	r2, [r3, #0]
 80010ca:	1dbb      	adds	r3, r7, #6
 80010cc:	1c0a      	adds	r2, r1, #0
 80010ce:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2241      	movs	r2, #65	; 0x41
 80010d4:	5c9b      	ldrb	r3, [r3, r2]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b20      	cmp	r3, #32
 80010da:	d000      	beq.n	80010de <HAL_I2C_Mem_Write+0x32>
 80010dc:	e10c      	b.n	80012f8 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80010de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d004      	beq.n	80010ee <HAL_I2C_Mem_Write+0x42>
 80010e4:	232c      	movs	r3, #44	; 0x2c
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d105      	bne.n	80010fa <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	2280      	movs	r2, #128	; 0x80
 80010f2:	0092      	lsls	r2, r2, #2
 80010f4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e0ff      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	2240      	movs	r2, #64	; 0x40
 80010fe:	5c9b      	ldrb	r3, [r3, r2]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d101      	bne.n	8001108 <HAL_I2C_Mem_Write+0x5c>
 8001104:	2302      	movs	r3, #2
 8001106:	e0f8      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	2240      	movs	r2, #64	; 0x40
 800110c:	2101      	movs	r1, #1
 800110e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001110:	f7ff fcd6 	bl	8000ac0 <HAL_GetTick>
 8001114:	0003      	movs	r3, r0
 8001116:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	0219      	lsls	r1, r3, #8
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2319      	movs	r3, #25
 8001124:	2201      	movs	r2, #1
 8001126:	f000 fb0b 	bl	8001740 <I2C_WaitOnFlagUntilTimeout>
 800112a:	1e03      	subs	r3, r0, #0
 800112c:	d001      	beq.n	8001132 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e0e3      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2241      	movs	r2, #65	; 0x41
 8001136:	2121      	movs	r1, #33	; 0x21
 8001138:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	2242      	movs	r2, #66	; 0x42
 800113e:	2140      	movs	r1, #64	; 0x40
 8001140:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2200      	movs	r2, #0
 8001146:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800114c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	222c      	movs	r2, #44	; 0x2c
 8001152:	18ba      	adds	r2, r7, r2
 8001154:	8812      	ldrh	r2, [r2, #0]
 8001156:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2200      	movs	r2, #0
 800115c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800115e:	1dbb      	adds	r3, r7, #6
 8001160:	881c      	ldrh	r4, [r3, #0]
 8001162:	2308      	movs	r3, #8
 8001164:	18fb      	adds	r3, r7, r3
 8001166:	881a      	ldrh	r2, [r3, #0]
 8001168:	230a      	movs	r3, #10
 800116a:	18fb      	adds	r3, r7, r3
 800116c:	8819      	ldrh	r1, [r3, #0]
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	0023      	movs	r3, r4
 800117a:	f000 f9f9 	bl	8001570 <I2C_RequestMemoryWrite>
 800117e:	1e03      	subs	r3, r0, #0
 8001180:	d005      	beq.n	800118e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2240      	movs	r2, #64	; 0x40
 8001186:	2100      	movs	r1, #0
 8001188:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e0b5      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001192:	b29b      	uxth	r3, r3
 8001194:	2bff      	cmp	r3, #255	; 0xff
 8001196:	d911      	bls.n	80011bc <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	22ff      	movs	r2, #255	; 0xff
 800119c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	2380      	movs	r3, #128	; 0x80
 80011a6:	045c      	lsls	r4, r3, #17
 80011a8:	230a      	movs	r3, #10
 80011aa:	18fb      	adds	r3, r7, r3
 80011ac:	8819      	ldrh	r1, [r3, #0]
 80011ae:	68f8      	ldr	r0, [r7, #12]
 80011b0:	2300      	movs	r3, #0
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	0023      	movs	r3, r4
 80011b6:	f000 fbe3 	bl	8001980 <I2C_TransferConfig>
 80011ba:	e012      	b.n	80011e2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	2380      	movs	r3, #128	; 0x80
 80011ce:	049c      	lsls	r4, r3, #18
 80011d0:	230a      	movs	r3, #10
 80011d2:	18fb      	adds	r3, r7, r3
 80011d4:	8819      	ldrh	r1, [r3, #0]
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	2300      	movs	r3, #0
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	0023      	movs	r3, r4
 80011de:	f000 fbcf 	bl	8001980 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	0018      	movs	r0, r3
 80011ea:	f000 fae8 	bl	80017be <I2C_WaitOnTXISFlagUntilTimeout>
 80011ee:	1e03      	subs	r3, r0, #0
 80011f0:	d001      	beq.n	80011f6 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e081      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fa:	781a      	ldrb	r2, [r3, #0]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001206:	1c5a      	adds	r2, r3, #1
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001210:	b29b      	uxth	r3, r3
 8001212:	3b01      	subs	r3, #1
 8001214:	b29a      	uxth	r2, r3
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800121e:	3b01      	subs	r3, #1
 8001220:	b29a      	uxth	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800122a:	b29b      	uxth	r3, r3
 800122c:	2b00      	cmp	r3, #0
 800122e:	d03a      	beq.n	80012a6 <HAL_I2C_Mem_Write+0x1fa>
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001234:	2b00      	cmp	r3, #0
 8001236:	d136      	bne.n	80012a6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001238:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	0013      	movs	r3, r2
 8001242:	2200      	movs	r2, #0
 8001244:	2180      	movs	r1, #128	; 0x80
 8001246:	f000 fa7b 	bl	8001740 <I2C_WaitOnFlagUntilTimeout>
 800124a:	1e03      	subs	r3, r0, #0
 800124c:	d001      	beq.n	8001252 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e053      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001256:	b29b      	uxth	r3, r3
 8001258:	2bff      	cmp	r3, #255	; 0xff
 800125a:	d911      	bls.n	8001280 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	22ff      	movs	r2, #255	; 0xff
 8001260:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001266:	b2da      	uxtb	r2, r3
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	045c      	lsls	r4, r3, #17
 800126c:	230a      	movs	r3, #10
 800126e:	18fb      	adds	r3, r7, r3
 8001270:	8819      	ldrh	r1, [r3, #0]
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	2300      	movs	r3, #0
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	0023      	movs	r3, r4
 800127a:	f000 fb81 	bl	8001980 <I2C_TransferConfig>
 800127e:	e012      	b.n	80012a6 <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001284:	b29a      	uxth	r2, r3
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800128e:	b2da      	uxtb	r2, r3
 8001290:	2380      	movs	r3, #128	; 0x80
 8001292:	049c      	lsls	r4, r3, #18
 8001294:	230a      	movs	r3, #10
 8001296:	18fb      	adds	r3, r7, r3
 8001298:	8819      	ldrh	r1, [r3, #0]
 800129a:	68f8      	ldr	r0, [r7, #12]
 800129c:	2300      	movs	r3, #0
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	0023      	movs	r3, r4
 80012a2:	f000 fb6d 	bl	8001980 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d198      	bne.n	80011e2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	0018      	movs	r0, r3
 80012b8:	f000 fac0 	bl	800183c <I2C_WaitOnSTOPFlagUntilTimeout>
 80012bc:	1e03      	subs	r3, r0, #0
 80012be:	d001      	beq.n	80012c4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e01a      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2220      	movs	r2, #32
 80012ca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	490b      	ldr	r1, [pc, #44]	; (8001304 <HAL_I2C_Mem_Write+0x258>)
 80012d8:	400a      	ands	r2, r1
 80012da:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2241      	movs	r2, #65	; 0x41
 80012e0:	2120      	movs	r1, #32
 80012e2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2242      	movs	r2, #66	; 0x42
 80012e8:	2100      	movs	r1, #0
 80012ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2240      	movs	r2, #64	; 0x40
 80012f0:	2100      	movs	r1, #0
 80012f2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80012f4:	2300      	movs	r3, #0
 80012f6:	e000      	b.n	80012fa <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80012f8:	2302      	movs	r3, #2
  }
}
 80012fa:	0018      	movs	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	b007      	add	sp, #28
 8001300:	bd90      	pop	{r4, r7, pc}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	fe00e800 	.word	0xfe00e800

08001308 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b089      	sub	sp, #36	; 0x24
 800130c:	af02      	add	r7, sp, #8
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	000c      	movs	r4, r1
 8001312:	0010      	movs	r0, r2
 8001314:	0019      	movs	r1, r3
 8001316:	230a      	movs	r3, #10
 8001318:	18fb      	adds	r3, r7, r3
 800131a:	1c22      	adds	r2, r4, #0
 800131c:	801a      	strh	r2, [r3, #0]
 800131e:	2308      	movs	r3, #8
 8001320:	18fb      	adds	r3, r7, r3
 8001322:	1c02      	adds	r2, r0, #0
 8001324:	801a      	strh	r2, [r3, #0]
 8001326:	1dbb      	adds	r3, r7, #6
 8001328:	1c0a      	adds	r2, r1, #0
 800132a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2241      	movs	r2, #65	; 0x41
 8001330:	5c9b      	ldrb	r3, [r3, r2]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2b20      	cmp	r3, #32
 8001336:	d000      	beq.n	800133a <HAL_I2C_Mem_Read+0x32>
 8001338:	e110      	b.n	800155c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800133a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800133c:	2b00      	cmp	r3, #0
 800133e:	d004      	beq.n	800134a <HAL_I2C_Mem_Read+0x42>
 8001340:	232c      	movs	r3, #44	; 0x2c
 8001342:	18fb      	adds	r3, r7, r3
 8001344:	881b      	ldrh	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d105      	bne.n	8001356 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2280      	movs	r2, #128	; 0x80
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e103      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2240      	movs	r2, #64	; 0x40
 800135a:	5c9b      	ldrb	r3, [r3, r2]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_I2C_Mem_Read+0x5c>
 8001360:	2302      	movs	r3, #2
 8001362:	e0fc      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2240      	movs	r2, #64	; 0x40
 8001368:	2101      	movs	r1, #1
 800136a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800136c:	f7ff fba8 	bl	8000ac0 <HAL_GetTick>
 8001370:	0003      	movs	r3, r0
 8001372:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	0219      	lsls	r1, r3, #8
 8001378:	68f8      	ldr	r0, [r7, #12]
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2319      	movs	r3, #25
 8001380:	2201      	movs	r2, #1
 8001382:	f000 f9dd 	bl	8001740 <I2C_WaitOnFlagUntilTimeout>
 8001386:	1e03      	subs	r3, r0, #0
 8001388:	d001      	beq.n	800138e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e0e7      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2241      	movs	r2, #65	; 0x41
 8001392:	2122      	movs	r1, #34	; 0x22
 8001394:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	2242      	movs	r2, #66	; 0x42
 800139a:	2140      	movs	r1, #64	; 0x40
 800139c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	2200      	movs	r2, #0
 80013a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	222c      	movs	r2, #44	; 0x2c
 80013ae:	18ba      	adds	r2, r7, r2
 80013b0:	8812      	ldrh	r2, [r2, #0]
 80013b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2200      	movs	r2, #0
 80013b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80013ba:	1dbb      	adds	r3, r7, #6
 80013bc:	881c      	ldrh	r4, [r3, #0]
 80013be:	2308      	movs	r3, #8
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	881a      	ldrh	r2, [r3, #0]
 80013c4:	230a      	movs	r3, #10
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	8819      	ldrh	r1, [r3, #0]
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	9301      	str	r3, [sp, #4]
 80013d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	0023      	movs	r3, r4
 80013d6:	f000 f92f 	bl	8001638 <I2C_RequestMemoryRead>
 80013da:	1e03      	subs	r3, r0, #0
 80013dc:	d005      	beq.n	80013ea <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2240      	movs	r2, #64	; 0x40
 80013e2:	2100      	movs	r1, #0
 80013e4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e0b9      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	2bff      	cmp	r3, #255	; 0xff
 80013f2:	d911      	bls.n	8001418 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	22ff      	movs	r2, #255	; 0xff
 80013f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	2380      	movs	r3, #128	; 0x80
 8001402:	045c      	lsls	r4, r3, #17
 8001404:	230a      	movs	r3, #10
 8001406:	18fb      	adds	r3, r7, r3
 8001408:	8819      	ldrh	r1, [r3, #0]
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	4b56      	ldr	r3, [pc, #344]	; (8001568 <HAL_I2C_Mem_Read+0x260>)
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	0023      	movs	r3, r4
 8001412:	f000 fab5 	bl	8001980 <I2C_TransferConfig>
 8001416:	e012      	b.n	800143e <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800141c:	b29a      	uxth	r2, r3
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001426:	b2da      	uxtb	r2, r3
 8001428:	2380      	movs	r3, #128	; 0x80
 800142a:	049c      	lsls	r4, r3, #18
 800142c:	230a      	movs	r3, #10
 800142e:	18fb      	adds	r3, r7, r3
 8001430:	8819      	ldrh	r1, [r3, #0]
 8001432:	68f8      	ldr	r0, [r7, #12]
 8001434:	4b4c      	ldr	r3, [pc, #304]	; (8001568 <HAL_I2C_Mem_Read+0x260>)
 8001436:	9300      	str	r3, [sp, #0]
 8001438:	0023      	movs	r3, r4
 800143a:	f000 faa1 	bl	8001980 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800143e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	0013      	movs	r3, r2
 8001448:	2200      	movs	r2, #0
 800144a:	2104      	movs	r1, #4
 800144c:	f000 f978 	bl	8001740 <I2C_WaitOnFlagUntilTimeout>
 8001450:	1e03      	subs	r3, r0, #0
 8001452:	d001      	beq.n	8001458 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e082      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001462:	b2d2      	uxtb	r2, r2
 8001464:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146a:	1c5a      	adds	r2, r3, #1
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001474:	3b01      	subs	r3, #1
 8001476:	b29a      	uxth	r2, r3
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001480:	b29b      	uxth	r3, r3
 8001482:	3b01      	subs	r3, #1
 8001484:	b29a      	uxth	r2, r3
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800148e:	b29b      	uxth	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	d03a      	beq.n	800150a <HAL_I2C_Mem_Read+0x202>
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001498:	2b00      	cmp	r3, #0
 800149a:	d136      	bne.n	800150a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800149c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	0013      	movs	r3, r2
 80014a6:	2200      	movs	r2, #0
 80014a8:	2180      	movs	r1, #128	; 0x80
 80014aa:	f000 f949 	bl	8001740 <I2C_WaitOnFlagUntilTimeout>
 80014ae:	1e03      	subs	r3, r0, #0
 80014b0:	d001      	beq.n	80014b6 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e053      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	2bff      	cmp	r3, #255	; 0xff
 80014be:	d911      	bls.n	80014e4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	22ff      	movs	r2, #255	; 0xff
 80014c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	045c      	lsls	r4, r3, #17
 80014d0:	230a      	movs	r3, #10
 80014d2:	18fb      	adds	r3, r7, r3
 80014d4:	8819      	ldrh	r1, [r3, #0]
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	2300      	movs	r3, #0
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	0023      	movs	r3, r4
 80014de:	f000 fa4f 	bl	8001980 <I2C_TransferConfig>
 80014e2:	e012      	b.n	800150a <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	2380      	movs	r3, #128	; 0x80
 80014f6:	049c      	lsls	r4, r3, #18
 80014f8:	230a      	movs	r3, #10
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	8819      	ldrh	r1, [r3, #0]
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	2300      	movs	r3, #0
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	0023      	movs	r3, r4
 8001506:	f000 fa3b 	bl	8001980 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800150e:	b29b      	uxth	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	d194      	bne.n	800143e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	0018      	movs	r0, r3
 800151c:	f000 f98e 	bl	800183c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001520:	1e03      	subs	r3, r0, #0
 8001522:	d001      	beq.n	8001528 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e01a      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2220      	movs	r2, #32
 800152e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	685a      	ldr	r2, [r3, #4]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	490c      	ldr	r1, [pc, #48]	; (800156c <HAL_I2C_Mem_Read+0x264>)
 800153c:	400a      	ands	r2, r1
 800153e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2241      	movs	r2, #65	; 0x41
 8001544:	2120      	movs	r1, #32
 8001546:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2242      	movs	r2, #66	; 0x42
 800154c:	2100      	movs	r1, #0
 800154e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2240      	movs	r2, #64	; 0x40
 8001554:	2100      	movs	r1, #0
 8001556:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001558:	2300      	movs	r3, #0
 800155a:	e000      	b.n	800155e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800155c:	2302      	movs	r3, #2
  }
}
 800155e:	0018      	movs	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	b007      	add	sp, #28
 8001564:	bd90      	pop	{r4, r7, pc}
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	80002400 	.word	0x80002400
 800156c:	fe00e800 	.word	0xfe00e800

08001570 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af02      	add	r7, sp, #8
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	000c      	movs	r4, r1
 800157a:	0010      	movs	r0, r2
 800157c:	0019      	movs	r1, r3
 800157e:	250a      	movs	r5, #10
 8001580:	197b      	adds	r3, r7, r5
 8001582:	1c22      	adds	r2, r4, #0
 8001584:	801a      	strh	r2, [r3, #0]
 8001586:	2308      	movs	r3, #8
 8001588:	18fb      	adds	r3, r7, r3
 800158a:	1c02      	adds	r2, r0, #0
 800158c:	801a      	strh	r2, [r3, #0]
 800158e:	1dbb      	adds	r3, r7, #6
 8001590:	1c0a      	adds	r2, r1, #0
 8001592:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001594:	1dbb      	adds	r3, r7, #6
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	b2da      	uxtb	r2, r3
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	045c      	lsls	r4, r3, #17
 800159e:	197b      	adds	r3, r7, r5
 80015a0:	8819      	ldrh	r1, [r3, #0]
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	4b23      	ldr	r3, [pc, #140]	; (8001634 <I2C_RequestMemoryWrite+0xc4>)
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	0023      	movs	r3, r4
 80015aa:	f000 f9e9 	bl	8001980 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b0:	6a39      	ldr	r1, [r7, #32]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	0018      	movs	r0, r3
 80015b6:	f000 f902 	bl	80017be <I2C_WaitOnTXISFlagUntilTimeout>
 80015ba:	1e03      	subs	r3, r0, #0
 80015bc:	d001      	beq.n	80015c2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e033      	b.n	800162a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80015c2:	1dbb      	adds	r3, r7, #6
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d107      	bne.n	80015da <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80015ca:	2308      	movs	r3, #8
 80015cc:	18fb      	adds	r3, r7, r3
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	b2da      	uxtb	r2, r3
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	629a      	str	r2, [r3, #40]	; 0x28
 80015d8:	e019      	b.n	800160e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80015da:	2308      	movs	r3, #8
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	0a1b      	lsrs	r3, r3, #8
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ee:	6a39      	ldr	r1, [r7, #32]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	0018      	movs	r0, r3
 80015f4:	f000 f8e3 	bl	80017be <I2C_WaitOnTXISFlagUntilTimeout>
 80015f8:	1e03      	subs	r3, r0, #0
 80015fa:	d001      	beq.n	8001600 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e014      	b.n	800162a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001600:	2308      	movs	r3, #8
 8001602:	18fb      	adds	r3, r7, r3
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	b2da      	uxtb	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800160e:	6a3a      	ldr	r2, [r7, #32]
 8001610:	68f8      	ldr	r0, [r7, #12]
 8001612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	0013      	movs	r3, r2
 8001618:	2200      	movs	r2, #0
 800161a:	2180      	movs	r1, #128	; 0x80
 800161c:	f000 f890 	bl	8001740 <I2C_WaitOnFlagUntilTimeout>
 8001620:	1e03      	subs	r3, r0, #0
 8001622:	d001      	beq.n	8001628 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e000      	b.n	800162a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	0018      	movs	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	b004      	add	sp, #16
 8001630:	bdb0      	pop	{r4, r5, r7, pc}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	80002000 	.word	0x80002000

08001638 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001638:	b5b0      	push	{r4, r5, r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af02      	add	r7, sp, #8
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	000c      	movs	r4, r1
 8001642:	0010      	movs	r0, r2
 8001644:	0019      	movs	r1, r3
 8001646:	250a      	movs	r5, #10
 8001648:	197b      	adds	r3, r7, r5
 800164a:	1c22      	adds	r2, r4, #0
 800164c:	801a      	strh	r2, [r3, #0]
 800164e:	2308      	movs	r3, #8
 8001650:	18fb      	adds	r3, r7, r3
 8001652:	1c02      	adds	r2, r0, #0
 8001654:	801a      	strh	r2, [r3, #0]
 8001656:	1dbb      	adds	r3, r7, #6
 8001658:	1c0a      	adds	r2, r1, #0
 800165a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800165c:	1dbb      	adds	r3, r7, #6
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	b2da      	uxtb	r2, r3
 8001662:	197b      	adds	r3, r7, r5
 8001664:	8819      	ldrh	r1, [r3, #0]
 8001666:	68f8      	ldr	r0, [r7, #12]
 8001668:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <I2C_RequestMemoryRead+0xc0>)
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2300      	movs	r3, #0
 800166e:	f000 f987 	bl	8001980 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001674:	6a39      	ldr	r1, [r7, #32]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	0018      	movs	r0, r3
 800167a:	f000 f8a0 	bl	80017be <I2C_WaitOnTXISFlagUntilTimeout>
 800167e:	1e03      	subs	r3, r0, #0
 8001680:	d001      	beq.n	8001686 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e033      	b.n	80016ee <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001686:	1dbb      	adds	r3, r7, #6
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d107      	bne.n	800169e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800168e:	2308      	movs	r3, #8
 8001690:	18fb      	adds	r3, r7, r3
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	b2da      	uxtb	r2, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	629a      	str	r2, [r3, #40]	; 0x28
 800169c:	e019      	b.n	80016d2 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800169e:	2308      	movs	r3, #8
 80016a0:	18fb      	adds	r3, r7, r3
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	0a1b      	lsrs	r3, r3, #8
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016b2:	6a39      	ldr	r1, [r7, #32]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	0018      	movs	r0, r3
 80016b8:	f000 f881 	bl	80017be <I2C_WaitOnTXISFlagUntilTimeout>
 80016bc:	1e03      	subs	r3, r0, #0
 80016be:	d001      	beq.n	80016c4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e014      	b.n	80016ee <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016c4:	2308      	movs	r3, #8
 80016c6:	18fb      	adds	r3, r7, r3
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80016d2:	6a3a      	ldr	r2, [r7, #32]
 80016d4:	68f8      	ldr	r0, [r7, #12]
 80016d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	0013      	movs	r3, r2
 80016dc:	2200      	movs	r2, #0
 80016de:	2140      	movs	r1, #64	; 0x40
 80016e0:	f000 f82e 	bl	8001740 <I2C_WaitOnFlagUntilTimeout>
 80016e4:	1e03      	subs	r3, r0, #0
 80016e6:	d001      	beq.n	80016ec <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e000      	b.n	80016ee <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	0018      	movs	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	b004      	add	sp, #16
 80016f4:	bdb0      	pop	{r4, r5, r7, pc}
 80016f6:	46c0      	nop			; (mov r8, r8)
 80016f8:	80002000 	.word	0x80002000

080016fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	2202      	movs	r2, #2
 800170c:	4013      	ands	r3, r2
 800170e:	2b02      	cmp	r3, #2
 8001710:	d103      	bne.n	800171a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2200      	movs	r2, #0
 8001718:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	2201      	movs	r2, #1
 8001722:	4013      	ands	r3, r2
 8001724:	2b01      	cmp	r3, #1
 8001726:	d007      	beq.n	8001738 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	699a      	ldr	r2, [r3, #24]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2101      	movs	r1, #1
 8001734:	430a      	orrs	r2, r1
 8001736:	619a      	str	r2, [r3, #24]
  }
}
 8001738:	46c0      	nop			; (mov r8, r8)
 800173a:	46bd      	mov	sp, r7
 800173c:	b002      	add	sp, #8
 800173e:	bd80      	pop	{r7, pc}

08001740 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001750:	e021      	b.n	8001796 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	3301      	adds	r3, #1
 8001756:	d01e      	beq.n	8001796 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001758:	f7ff f9b2 	bl	8000ac0 <HAL_GetTick>
 800175c:	0002      	movs	r2, r0
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	429a      	cmp	r2, r3
 8001766:	d302      	bcc.n	800176e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d113      	bne.n	8001796 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001772:	2220      	movs	r2, #32
 8001774:	431a      	orrs	r2, r3
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2241      	movs	r2, #65	; 0x41
 800177e:	2120      	movs	r1, #32
 8001780:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2242      	movs	r2, #66	; 0x42
 8001786:	2100      	movs	r1, #0
 8001788:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2240      	movs	r2, #64	; 0x40
 800178e:	2100      	movs	r1, #0
 8001790:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e00f      	b.n	80017b6 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	68ba      	ldr	r2, [r7, #8]
 800179e:	4013      	ands	r3, r2
 80017a0:	68ba      	ldr	r2, [r7, #8]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	425a      	negs	r2, r3
 80017a6:	4153      	adcs	r3, r2
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	001a      	movs	r2, r3
 80017ac:	1dfb      	adds	r3, r7, #7
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d0ce      	beq.n	8001752 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	0018      	movs	r0, r3
 80017b8:	46bd      	mov	sp, r7
 80017ba:	b004      	add	sp, #16
 80017bc:	bd80      	pop	{r7, pc}

080017be <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b084      	sub	sp, #16
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	60b9      	str	r1, [r7, #8]
 80017c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017ca:	e02b      	b.n	8001824 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	68b9      	ldr	r1, [r7, #8]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	0018      	movs	r0, r3
 80017d4:	f000 f86e 	bl	80018b4 <I2C_IsAcknowledgeFailed>
 80017d8:	1e03      	subs	r3, r0, #0
 80017da:	d001      	beq.n	80017e0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e029      	b.n	8001834 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	3301      	adds	r3, #1
 80017e4:	d01e      	beq.n	8001824 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017e6:	f7ff f96b 	bl	8000ac0 <HAL_GetTick>
 80017ea:	0002      	movs	r2, r0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	68ba      	ldr	r2, [r7, #8]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d302      	bcc.n	80017fc <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d113      	bne.n	8001824 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001800:	2220      	movs	r2, #32
 8001802:	431a      	orrs	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2241      	movs	r2, #65	; 0x41
 800180c:	2120      	movs	r1, #32
 800180e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2242      	movs	r2, #66	; 0x42
 8001814:	2100      	movs	r1, #0
 8001816:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2240      	movs	r2, #64	; 0x40
 800181c:	2100      	movs	r1, #0
 800181e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e007      	b.n	8001834 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	2202      	movs	r2, #2
 800182c:	4013      	ands	r3, r2
 800182e:	2b02      	cmp	r3, #2
 8001830:	d1cc      	bne.n	80017cc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	0018      	movs	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	b004      	add	sp, #16
 800183a:	bd80      	pop	{r7, pc}

0800183c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001848:	e028      	b.n	800189c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	0018      	movs	r0, r3
 8001852:	f000 f82f 	bl	80018b4 <I2C_IsAcknowledgeFailed>
 8001856:	1e03      	subs	r3, r0, #0
 8001858:	d001      	beq.n	800185e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e026      	b.n	80018ac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800185e:	f7ff f92f 	bl	8000ac0 <HAL_GetTick>
 8001862:	0002      	movs	r2, r0
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	429a      	cmp	r2, r3
 800186c:	d302      	bcc.n	8001874 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d113      	bne.n	800189c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001878:	2220      	movs	r2, #32
 800187a:	431a      	orrs	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2241      	movs	r2, #65	; 0x41
 8001884:	2120      	movs	r1, #32
 8001886:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2242      	movs	r2, #66	; 0x42
 800188c:	2100      	movs	r1, #0
 800188e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2240      	movs	r2, #64	; 0x40
 8001894:	2100      	movs	r1, #0
 8001896:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e007      	b.n	80018ac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	2220      	movs	r2, #32
 80018a4:	4013      	ands	r3, r2
 80018a6:	2b20      	cmp	r3, #32
 80018a8:	d1cf      	bne.n	800184a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	0018      	movs	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b004      	add	sp, #16
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	2210      	movs	r2, #16
 80018c8:	4013      	ands	r3, r2
 80018ca:	2b10      	cmp	r3, #16
 80018cc:	d151      	bne.n	8001972 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018ce:	e021      	b.n	8001914 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	3301      	adds	r3, #1
 80018d4:	d01e      	beq.n	8001914 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018d6:	f7ff f8f3 	bl	8000ac0 <HAL_GetTick>
 80018da:	0002      	movs	r2, r0
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d302      	bcc.n	80018ec <I2C_IsAcknowledgeFailed+0x38>
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d113      	bne.n	8001914 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f0:	2220      	movs	r2, #32
 80018f2:	431a      	orrs	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2241      	movs	r2, #65	; 0x41
 80018fc:	2120      	movs	r1, #32
 80018fe:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2242      	movs	r2, #66	; 0x42
 8001904:	2100      	movs	r1, #0
 8001906:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2240      	movs	r2, #64	; 0x40
 800190c:	2100      	movs	r1, #0
 800190e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e02f      	b.n	8001974 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	2220      	movs	r2, #32
 800191c:	4013      	ands	r3, r2
 800191e:	2b20      	cmp	r3, #32
 8001920:	d1d6      	bne.n	80018d0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2210      	movs	r2, #16
 8001928:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2220      	movs	r2, #32
 8001930:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	0018      	movs	r0, r3
 8001936:	f7ff fee1 	bl	80016fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	490d      	ldr	r1, [pc, #52]	; (800197c <I2C_IsAcknowledgeFailed+0xc8>)
 8001946:	400a      	ands	r2, r1
 8001948:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194e:	2204      	movs	r2, #4
 8001950:	431a      	orrs	r2, r3
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2241      	movs	r2, #65	; 0x41
 800195a:	2120      	movs	r1, #32
 800195c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2242      	movs	r2, #66	; 0x42
 8001962:	2100      	movs	r1, #0
 8001964:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2240      	movs	r2, #64	; 0x40
 800196a:	2100      	movs	r1, #0
 800196c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	0018      	movs	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	b004      	add	sp, #16
 800197a:	bd80      	pop	{r7, pc}
 800197c:	fe00e800 	.word	0xfe00e800

08001980 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	0008      	movs	r0, r1
 800198a:	0011      	movs	r1, r2
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	240a      	movs	r4, #10
 8001990:	193b      	adds	r3, r7, r4
 8001992:	1c02      	adds	r2, r0, #0
 8001994:	801a      	strh	r2, [r3, #0]
 8001996:	2009      	movs	r0, #9
 8001998:	183b      	adds	r3, r7, r0
 800199a:	1c0a      	adds	r2, r1, #0
 800199c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	6a3a      	ldr	r2, [r7, #32]
 80019a6:	0d51      	lsrs	r1, r2, #21
 80019a8:	2280      	movs	r2, #128	; 0x80
 80019aa:	00d2      	lsls	r2, r2, #3
 80019ac:	400a      	ands	r2, r1
 80019ae:	490e      	ldr	r1, [pc, #56]	; (80019e8 <I2C_TransferConfig+0x68>)
 80019b0:	430a      	orrs	r2, r1
 80019b2:	43d2      	mvns	r2, r2
 80019b4:	401a      	ands	r2, r3
 80019b6:	0011      	movs	r1, r2
 80019b8:	193b      	adds	r3, r7, r4
 80019ba:	881b      	ldrh	r3, [r3, #0]
 80019bc:	059b      	lsls	r3, r3, #22
 80019be:	0d9a      	lsrs	r2, r3, #22
 80019c0:	183b      	adds	r3, r7, r0
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	0418      	lsls	r0, r3, #16
 80019c6:	23ff      	movs	r3, #255	; 0xff
 80019c8:	041b      	lsls	r3, r3, #16
 80019ca:	4003      	ands	r3, r0
 80019cc:	431a      	orrs	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	431a      	orrs	r2, r3
 80019d2:	6a3b      	ldr	r3, [r7, #32]
 80019d4:	431a      	orrs	r2, r3
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	430a      	orrs	r2, r1
 80019dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	46bd      	mov	sp, r7
 80019e2:	b005      	add	sp, #20
 80019e4:	bd90      	pop	{r4, r7, pc}
 80019e6:	46c0      	nop			; (mov r8, r8)
 80019e8:	03ff63ff 	.word	0x03ff63ff

080019ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2241      	movs	r2, #65	; 0x41
 80019fa:	5c9b      	ldrb	r3, [r3, r2]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b20      	cmp	r3, #32
 8001a00:	d138      	bne.n	8001a74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2240      	movs	r2, #64	; 0x40
 8001a06:	5c9b      	ldrb	r3, [r3, r2]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d101      	bne.n	8001a10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	e032      	b.n	8001a76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2240      	movs	r2, #64	; 0x40
 8001a14:	2101      	movs	r1, #1
 8001a16:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2241      	movs	r2, #65	; 0x41
 8001a1c:	2124      	movs	r1, #36	; 0x24
 8001a1e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	438a      	bics	r2, r1
 8001a2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4911      	ldr	r1, [pc, #68]	; (8001a80 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001a3c:	400a      	ands	r2, r1
 8001a3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6819      	ldr	r1, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	683a      	ldr	r2, [r7, #0]
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2241      	movs	r2, #65	; 0x41
 8001a64:	2120      	movs	r1, #32
 8001a66:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2240      	movs	r2, #64	; 0x40
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a70:	2300      	movs	r3, #0
 8001a72:	e000      	b.n	8001a76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a74:	2302      	movs	r3, #2
  }
}
 8001a76:	0018      	movs	r0, r3
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	b002      	add	sp, #8
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	ffffefff 	.word	0xffffefff

08001a84 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2241      	movs	r2, #65	; 0x41
 8001a92:	5c9b      	ldrb	r3, [r3, r2]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b20      	cmp	r3, #32
 8001a98:	d139      	bne.n	8001b0e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2240      	movs	r2, #64	; 0x40
 8001a9e:	5c9b      	ldrb	r3, [r3, r2]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d101      	bne.n	8001aa8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	e033      	b.n	8001b10 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2240      	movs	r2, #64	; 0x40
 8001aac:	2101      	movs	r1, #1
 8001aae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2241      	movs	r2, #65	; 0x41
 8001ab4:	2124      	movs	r1, #36	; 0x24
 8001ab6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4a11      	ldr	r2, [pc, #68]	; (8001b18 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	021b      	lsls	r3, r3, #8
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2101      	movs	r1, #1
 8001af6:	430a      	orrs	r2, r1
 8001af8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2241      	movs	r2, #65	; 0x41
 8001afe:	2120      	movs	r1, #32
 8001b00:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2240      	movs	r2, #64	; 0x40
 8001b06:	2100      	movs	r1, #0
 8001b08:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e000      	b.n	8001b10 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001b0e:	2302      	movs	r3, #2
  }
}
 8001b10:	0018      	movs	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b004      	add	sp, #16
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	fffff0ff 	.word	0xfffff0ff

08001b1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e301      	b.n	8002132 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2201      	movs	r2, #1
 8001b34:	4013      	ands	r3, r2
 8001b36:	d100      	bne.n	8001b3a <HAL_RCC_OscConfig+0x1e>
 8001b38:	e08d      	b.n	8001c56 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b3a:	4bc3      	ldr	r3, [pc, #780]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	220c      	movs	r2, #12
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	d00e      	beq.n	8001b64 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b46:	4bc0      	ldr	r3, [pc, #768]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	220c      	movs	r2, #12
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	2b08      	cmp	r3, #8
 8001b50:	d116      	bne.n	8001b80 <HAL_RCC_OscConfig+0x64>
 8001b52:	4bbd      	ldr	r3, [pc, #756]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	2380      	movs	r3, #128	; 0x80
 8001b58:	025b      	lsls	r3, r3, #9
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	2380      	movs	r3, #128	; 0x80
 8001b5e:	025b      	lsls	r3, r3, #9
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d10d      	bne.n	8001b80 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b64:	4bb8      	ldr	r3, [pc, #736]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	2380      	movs	r3, #128	; 0x80
 8001b6a:	029b      	lsls	r3, r3, #10
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d100      	bne.n	8001b72 <HAL_RCC_OscConfig+0x56>
 8001b70:	e070      	b.n	8001c54 <HAL_RCC_OscConfig+0x138>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d000      	beq.n	8001b7c <HAL_RCC_OscConfig+0x60>
 8001b7a:	e06b      	b.n	8001c54 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e2d8      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d107      	bne.n	8001b98 <HAL_RCC_OscConfig+0x7c>
 8001b88:	4baf      	ldr	r3, [pc, #700]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4bae      	ldr	r3, [pc, #696]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001b8e:	2180      	movs	r1, #128	; 0x80
 8001b90:	0249      	lsls	r1, r1, #9
 8001b92:	430a      	orrs	r2, r1
 8001b94:	601a      	str	r2, [r3, #0]
 8001b96:	e02f      	b.n	8001bf8 <HAL_RCC_OscConfig+0xdc>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d10c      	bne.n	8001bba <HAL_RCC_OscConfig+0x9e>
 8001ba0:	4ba9      	ldr	r3, [pc, #676]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	4ba8      	ldr	r3, [pc, #672]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001ba6:	49a9      	ldr	r1, [pc, #676]	; (8001e4c <HAL_RCC_OscConfig+0x330>)
 8001ba8:	400a      	ands	r2, r1
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	4ba6      	ldr	r3, [pc, #664]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4ba5      	ldr	r3, [pc, #660]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bb2:	49a7      	ldr	r1, [pc, #668]	; (8001e50 <HAL_RCC_OscConfig+0x334>)
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	e01e      	b.n	8001bf8 <HAL_RCC_OscConfig+0xdc>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b05      	cmp	r3, #5
 8001bc0:	d10e      	bne.n	8001be0 <HAL_RCC_OscConfig+0xc4>
 8001bc2:	4ba1      	ldr	r3, [pc, #644]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4ba0      	ldr	r3, [pc, #640]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bc8:	2180      	movs	r1, #128	; 0x80
 8001bca:	02c9      	lsls	r1, r1, #11
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	4b9d      	ldr	r3, [pc, #628]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4b9c      	ldr	r3, [pc, #624]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bd6:	2180      	movs	r1, #128	; 0x80
 8001bd8:	0249      	lsls	r1, r1, #9
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	e00b      	b.n	8001bf8 <HAL_RCC_OscConfig+0xdc>
 8001be0:	4b99      	ldr	r3, [pc, #612]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b98      	ldr	r3, [pc, #608]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001be6:	4999      	ldr	r1, [pc, #612]	; (8001e4c <HAL_RCC_OscConfig+0x330>)
 8001be8:	400a      	ands	r2, r1
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	4b96      	ldr	r3, [pc, #600]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b95      	ldr	r3, [pc, #596]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001bf2:	4997      	ldr	r1, [pc, #604]	; (8001e50 <HAL_RCC_OscConfig+0x334>)
 8001bf4:	400a      	ands	r2, r1
 8001bf6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d014      	beq.n	8001c2a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c00:	f7fe ff5e 	bl	8000ac0 <HAL_GetTick>
 8001c04:	0003      	movs	r3, r0
 8001c06:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c0a:	f7fe ff59 	bl	8000ac0 <HAL_GetTick>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b64      	cmp	r3, #100	; 0x64
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e28a      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1c:	4b8a      	ldr	r3, [pc, #552]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	2380      	movs	r3, #128	; 0x80
 8001c22:	029b      	lsls	r3, r3, #10
 8001c24:	4013      	ands	r3, r2
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0xee>
 8001c28:	e015      	b.n	8001c56 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2a:	f7fe ff49 	bl	8000ac0 <HAL_GetTick>
 8001c2e:	0003      	movs	r3, r0
 8001c30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c34:	f7fe ff44 	bl	8000ac0 <HAL_GetTick>
 8001c38:	0002      	movs	r2, r0
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b64      	cmp	r3, #100	; 0x64
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e275      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c46:	4b80      	ldr	r3, [pc, #512]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	2380      	movs	r3, #128	; 0x80
 8001c4c:	029b      	lsls	r3, r3, #10
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0x118>
 8001c52:	e000      	b.n	8001c56 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c54:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d100      	bne.n	8001c62 <HAL_RCC_OscConfig+0x146>
 8001c60:	e069      	b.n	8001d36 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c62:	4b79      	ldr	r3, [pc, #484]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	220c      	movs	r2, #12
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d00b      	beq.n	8001c84 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c6c:	4b76      	ldr	r3, [pc, #472]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	220c      	movs	r2, #12
 8001c72:	4013      	ands	r3, r2
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d11c      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x196>
 8001c78:	4b73      	ldr	r3, [pc, #460]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	2380      	movs	r3, #128	; 0x80
 8001c7e:	025b      	lsls	r3, r3, #9
 8001c80:	4013      	ands	r3, r2
 8001c82:	d116      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c84:	4b70      	ldr	r3, [pc, #448]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2202      	movs	r2, #2
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d005      	beq.n	8001c9a <HAL_RCC_OscConfig+0x17e>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e24b      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9a:	4b6b      	ldr	r3, [pc, #428]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	22f8      	movs	r2, #248	; 0xf8
 8001ca0:	4393      	bics	r3, r2
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	00da      	lsls	r2, r3, #3
 8001caa:	4b67      	ldr	r3, [pc, #412]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001cac:	430a      	orrs	r2, r1
 8001cae:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb0:	e041      	b.n	8001d36 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d024      	beq.n	8001d04 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cba:	4b63      	ldr	r3, [pc, #396]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	4b62      	ldr	r3, [pc, #392]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7fe fefb 	bl	8000ac0 <HAL_GetTick>
 8001cca:	0003      	movs	r3, r0
 8001ccc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cd0:	f7fe fef6 	bl	8000ac0 <HAL_GetTick>
 8001cd4:	0002      	movs	r2, r0
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e227      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce2:	4b59      	ldr	r3, [pc, #356]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d0f1      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cec:	4b56      	ldr	r3, [pc, #344]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	22f8      	movs	r2, #248	; 0xf8
 8001cf2:	4393      	bics	r3, r2
 8001cf4:	0019      	movs	r1, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	00da      	lsls	r2, r3, #3
 8001cfc:	4b52      	ldr	r3, [pc, #328]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	e018      	b.n	8001d36 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d04:	4b50      	ldr	r3, [pc, #320]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	4b4f      	ldr	r3, [pc, #316]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	438a      	bics	r2, r1
 8001d0e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d10:	f7fe fed6 	bl	8000ac0 <HAL_GetTick>
 8001d14:	0003      	movs	r3, r0
 8001d16:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d18:	e008      	b.n	8001d2c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d1a:	f7fe fed1 	bl	8000ac0 <HAL_GetTick>
 8001d1e:	0002      	movs	r2, r0
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e202      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2c:	4b46      	ldr	r3, [pc, #280]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2202      	movs	r2, #2
 8001d32:	4013      	ands	r3, r2
 8001d34:	d1f1      	bne.n	8001d1a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d036      	beq.n	8001dae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d019      	beq.n	8001d7c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d48:	4b3f      	ldr	r3, [pc, #252]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d4c:	4b3e      	ldr	r3, [pc, #248]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d4e:	2101      	movs	r1, #1
 8001d50:	430a      	orrs	r2, r1
 8001d52:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d54:	f7fe feb4 	bl	8000ac0 <HAL_GetTick>
 8001d58:	0003      	movs	r3, r0
 8001d5a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5c:	e008      	b.n	8001d70 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d5e:	f7fe feaf 	bl	8000ac0 <HAL_GetTick>
 8001d62:	0002      	movs	r2, r0
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e1e0      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d70:	4b35      	ldr	r3, [pc, #212]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d74:	2202      	movs	r2, #2
 8001d76:	4013      	ands	r3, r2
 8001d78:	d0f1      	beq.n	8001d5e <HAL_RCC_OscConfig+0x242>
 8001d7a:	e018      	b.n	8001dae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d7c:	4b32      	ldr	r3, [pc, #200]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d80:	4b31      	ldr	r3, [pc, #196]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001d82:	2101      	movs	r1, #1
 8001d84:	438a      	bics	r2, r1
 8001d86:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d88:	f7fe fe9a 	bl	8000ac0 <HAL_GetTick>
 8001d8c:	0003      	movs	r3, r0
 8001d8e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d90:	e008      	b.n	8001da4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d92:	f7fe fe95 	bl	8000ac0 <HAL_GetTick>
 8001d96:	0002      	movs	r2, r0
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e1c6      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da4:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da8:	2202      	movs	r2, #2
 8001daa:	4013      	ands	r3, r2
 8001dac:	d1f1      	bne.n	8001d92 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2204      	movs	r2, #4
 8001db4:	4013      	ands	r3, r2
 8001db6:	d100      	bne.n	8001dba <HAL_RCC_OscConfig+0x29e>
 8001db8:	e0b4      	b.n	8001f24 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dba:	201f      	movs	r0, #31
 8001dbc:	183b      	adds	r3, r7, r0
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dc2:	4b21      	ldr	r3, [pc, #132]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001dc4:	69da      	ldr	r2, [r3, #28]
 8001dc6:	2380      	movs	r3, #128	; 0x80
 8001dc8:	055b      	lsls	r3, r3, #21
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d110      	bne.n	8001df0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dce:	4b1e      	ldr	r3, [pc, #120]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001dd0:	69da      	ldr	r2, [r3, #28]
 8001dd2:	4b1d      	ldr	r3, [pc, #116]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001dd4:	2180      	movs	r1, #128	; 0x80
 8001dd6:	0549      	lsls	r1, r1, #21
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	61da      	str	r2, [r3, #28]
 8001ddc:	4b1a      	ldr	r3, [pc, #104]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001dde:	69da      	ldr	r2, [r3, #28]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	055b      	lsls	r3, r3, #21
 8001de4:	4013      	ands	r3, r2
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001dea:	183b      	adds	r3, r7, r0
 8001dec:	2201      	movs	r2, #1
 8001dee:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df0:	4b18      	ldr	r3, [pc, #96]	; (8001e54 <HAL_RCC_OscConfig+0x338>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	2380      	movs	r3, #128	; 0x80
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d11a      	bne.n	8001e32 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dfc:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <HAL_RCC_OscConfig+0x338>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <HAL_RCC_OscConfig+0x338>)
 8001e02:	2180      	movs	r1, #128	; 0x80
 8001e04:	0049      	lsls	r1, r1, #1
 8001e06:	430a      	orrs	r2, r1
 8001e08:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e0a:	f7fe fe59 	bl	8000ac0 <HAL_GetTick>
 8001e0e:	0003      	movs	r3, r0
 8001e10:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e14:	f7fe fe54 	bl	8000ac0 <HAL_GetTick>
 8001e18:	0002      	movs	r2, r0
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b64      	cmp	r3, #100	; 0x64
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e185      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <HAL_RCC_OscConfig+0x338>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d0f0      	beq.n	8001e14 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d10e      	bne.n	8001e58 <HAL_RCC_OscConfig+0x33c>
 8001e3a:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001e3c:	6a1a      	ldr	r2, [r3, #32]
 8001e3e:	4b02      	ldr	r3, [pc, #8]	; (8001e48 <HAL_RCC_OscConfig+0x32c>)
 8001e40:	2101      	movs	r1, #1
 8001e42:	430a      	orrs	r2, r1
 8001e44:	621a      	str	r2, [r3, #32]
 8001e46:	e035      	b.n	8001eb4 <HAL_RCC_OscConfig+0x398>
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	fffeffff 	.word	0xfffeffff
 8001e50:	fffbffff 	.word	0xfffbffff
 8001e54:	40007000 	.word	0x40007000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d10c      	bne.n	8001e7a <HAL_RCC_OscConfig+0x35e>
 8001e60:	4bb6      	ldr	r3, [pc, #728]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e62:	6a1a      	ldr	r2, [r3, #32]
 8001e64:	4bb5      	ldr	r3, [pc, #724]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e66:	2101      	movs	r1, #1
 8001e68:	438a      	bics	r2, r1
 8001e6a:	621a      	str	r2, [r3, #32]
 8001e6c:	4bb3      	ldr	r3, [pc, #716]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e6e:	6a1a      	ldr	r2, [r3, #32]
 8001e70:	4bb2      	ldr	r3, [pc, #712]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e72:	2104      	movs	r1, #4
 8001e74:	438a      	bics	r2, r1
 8001e76:	621a      	str	r2, [r3, #32]
 8001e78:	e01c      	b.n	8001eb4 <HAL_RCC_OscConfig+0x398>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	2b05      	cmp	r3, #5
 8001e80:	d10c      	bne.n	8001e9c <HAL_RCC_OscConfig+0x380>
 8001e82:	4bae      	ldr	r3, [pc, #696]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e84:	6a1a      	ldr	r2, [r3, #32]
 8001e86:	4bad      	ldr	r3, [pc, #692]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e88:	2104      	movs	r1, #4
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	621a      	str	r2, [r3, #32]
 8001e8e:	4bab      	ldr	r3, [pc, #684]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e90:	6a1a      	ldr	r2, [r3, #32]
 8001e92:	4baa      	ldr	r3, [pc, #680]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e94:	2101      	movs	r1, #1
 8001e96:	430a      	orrs	r2, r1
 8001e98:	621a      	str	r2, [r3, #32]
 8001e9a:	e00b      	b.n	8001eb4 <HAL_RCC_OscConfig+0x398>
 8001e9c:	4ba7      	ldr	r3, [pc, #668]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001e9e:	6a1a      	ldr	r2, [r3, #32]
 8001ea0:	4ba6      	ldr	r3, [pc, #664]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	438a      	bics	r2, r1
 8001ea6:	621a      	str	r2, [r3, #32]
 8001ea8:	4ba4      	ldr	r3, [pc, #656]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001eaa:	6a1a      	ldr	r2, [r3, #32]
 8001eac:	4ba3      	ldr	r3, [pc, #652]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001eae:	2104      	movs	r1, #4
 8001eb0:	438a      	bics	r2, r1
 8001eb2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d014      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ebc:	f7fe fe00 	bl	8000ac0 <HAL_GetTick>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec4:	e009      	b.n	8001eda <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec6:	f7fe fdfb 	bl	8000ac0 <HAL_GetTick>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	4a9b      	ldr	r2, [pc, #620]	; (8002140 <HAL_RCC_OscConfig+0x624>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e12b      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eda:	4b98      	ldr	r3, [pc, #608]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001edc:	6a1b      	ldr	r3, [r3, #32]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d0f0      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x3aa>
 8001ee4:	e013      	b.n	8001f0e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee6:	f7fe fdeb 	bl	8000ac0 <HAL_GetTick>
 8001eea:	0003      	movs	r3, r0
 8001eec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eee:	e009      	b.n	8001f04 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ef0:	f7fe fde6 	bl	8000ac0 <HAL_GetTick>
 8001ef4:	0002      	movs	r2, r0
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	4a91      	ldr	r2, [pc, #580]	; (8002140 <HAL_RCC_OscConfig+0x624>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e116      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f04:	4b8d      	ldr	r3, [pc, #564]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	2202      	movs	r2, #2
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	d1f0      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f0e:	231f      	movs	r3, #31
 8001f10:	18fb      	adds	r3, r7, r3
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d105      	bne.n	8001f24 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f18:	4b88      	ldr	r3, [pc, #544]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f1a:	69da      	ldr	r2, [r3, #28]
 8001f1c:	4b87      	ldr	r3, [pc, #540]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f1e:	4989      	ldr	r1, [pc, #548]	; (8002144 <HAL_RCC_OscConfig+0x628>)
 8001f20:	400a      	ands	r2, r1
 8001f22:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2210      	movs	r2, #16
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d063      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d12a      	bne.n	8001f8c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f36:	4b81      	ldr	r3, [pc, #516]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f3a:	4b80      	ldr	r3, [pc, #512]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f3c:	2104      	movs	r1, #4
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001f42:	4b7e      	ldr	r3, [pc, #504]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f46:	4b7d      	ldr	r3, [pc, #500]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f48:	2101      	movs	r1, #1
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4e:	f7fe fdb7 	bl	8000ac0 <HAL_GetTick>
 8001f52:	0003      	movs	r3, r0
 8001f54:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f58:	f7fe fdb2 	bl	8000ac0 <HAL_GetTick>
 8001f5c:	0002      	movs	r2, r0
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e0e3      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f6a:	4b74      	ldr	r3, [pc, #464]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f6e:	2202      	movs	r2, #2
 8001f70:	4013      	ands	r3, r2
 8001f72:	d0f1      	beq.n	8001f58 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f74:	4b71      	ldr	r3, [pc, #452]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f78:	22f8      	movs	r2, #248	; 0xf8
 8001f7a:	4393      	bics	r3, r2
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	00da      	lsls	r2, r3, #3
 8001f84:	4b6d      	ldr	r3, [pc, #436]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f86:	430a      	orrs	r2, r1
 8001f88:	635a      	str	r2, [r3, #52]	; 0x34
 8001f8a:	e034      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	695b      	ldr	r3, [r3, #20]
 8001f90:	3305      	adds	r3, #5
 8001f92:	d111      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001f94:	4b69      	ldr	r3, [pc, #420]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f98:	4b68      	ldr	r3, [pc, #416]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001f9a:	2104      	movs	r1, #4
 8001f9c:	438a      	bics	r2, r1
 8001f9e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001fa0:	4b66      	ldr	r3, [pc, #408]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001fa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa4:	22f8      	movs	r2, #248	; 0xf8
 8001fa6:	4393      	bics	r3, r2
 8001fa8:	0019      	movs	r1, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	00da      	lsls	r2, r3, #3
 8001fb0:	4b62      	ldr	r3, [pc, #392]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	635a      	str	r2, [r3, #52]	; 0x34
 8001fb6:	e01e      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001fb8:	4b60      	ldr	r3, [pc, #384]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001fba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fbc:	4b5f      	ldr	r3, [pc, #380]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001fbe:	2104      	movs	r1, #4
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001fc4:	4b5d      	ldr	r3, [pc, #372]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001fc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fc8:	4b5c      	ldr	r3, [pc, #368]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001fca:	2101      	movs	r1, #1
 8001fcc:	438a      	bics	r2, r1
 8001fce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd0:	f7fe fd76 	bl	8000ac0 <HAL_GetTick>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001fda:	f7fe fd71 	bl	8000ac0 <HAL_GetTick>
 8001fde:	0002      	movs	r2, r0
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e0a2      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fec:	4b53      	ldr	r3, [pc, #332]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8001fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d1f1      	bne.n	8001fda <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d100      	bne.n	8002000 <HAL_RCC_OscConfig+0x4e4>
 8001ffe:	e097      	b.n	8002130 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002000:	4b4e      	ldr	r3, [pc, #312]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	220c      	movs	r2, #12
 8002006:	4013      	ands	r3, r2
 8002008:	2b08      	cmp	r3, #8
 800200a:	d100      	bne.n	800200e <HAL_RCC_OscConfig+0x4f2>
 800200c:	e06b      	b.n	80020e6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	2b02      	cmp	r3, #2
 8002014:	d14c      	bne.n	80020b0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002016:	4b49      	ldr	r3, [pc, #292]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4b48      	ldr	r3, [pc, #288]	; (800213c <HAL_RCC_OscConfig+0x620>)
 800201c:	494a      	ldr	r1, [pc, #296]	; (8002148 <HAL_RCC_OscConfig+0x62c>)
 800201e:	400a      	ands	r2, r1
 8002020:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002022:	f7fe fd4d 	bl	8000ac0 <HAL_GetTick>
 8002026:	0003      	movs	r3, r0
 8002028:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800202c:	f7fe fd48 	bl	8000ac0 <HAL_GetTick>
 8002030:	0002      	movs	r2, r0
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e079      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800203e:	4b3f      	ldr	r3, [pc, #252]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	049b      	lsls	r3, r3, #18
 8002046:	4013      	ands	r3, r2
 8002048:	d1f0      	bne.n	800202c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800204a:	4b3c      	ldr	r3, [pc, #240]	; (800213c <HAL_RCC_OscConfig+0x620>)
 800204c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204e:	220f      	movs	r2, #15
 8002050:	4393      	bics	r3, r2
 8002052:	0019      	movs	r1, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002058:	4b38      	ldr	r3, [pc, #224]	; (800213c <HAL_RCC_OscConfig+0x620>)
 800205a:	430a      	orrs	r2, r1
 800205c:	62da      	str	r2, [r3, #44]	; 0x2c
 800205e:	4b37      	ldr	r3, [pc, #220]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	4a3a      	ldr	r2, [pc, #232]	; (800214c <HAL_RCC_OscConfig+0x630>)
 8002064:	4013      	ands	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002070:	431a      	orrs	r2, r3
 8002072:	4b32      	ldr	r3, [pc, #200]	; (800213c <HAL_RCC_OscConfig+0x620>)
 8002074:	430a      	orrs	r2, r1
 8002076:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002078:	4b30      	ldr	r3, [pc, #192]	; (800213c <HAL_RCC_OscConfig+0x620>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	4b2f      	ldr	r3, [pc, #188]	; (800213c <HAL_RCC_OscConfig+0x620>)
 800207e:	2180      	movs	r1, #128	; 0x80
 8002080:	0449      	lsls	r1, r1, #17
 8002082:	430a      	orrs	r2, r1
 8002084:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002086:	f7fe fd1b 	bl	8000ac0 <HAL_GetTick>
 800208a:	0003      	movs	r3, r0
 800208c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002090:	f7fe fd16 	bl	8000ac0 <HAL_GetTick>
 8002094:	0002      	movs	r2, r0
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e047      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020a2:	4b26      	ldr	r3, [pc, #152]	; (800213c <HAL_RCC_OscConfig+0x620>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	049b      	lsls	r3, r3, #18
 80020aa:	4013      	ands	r3, r2
 80020ac:	d0f0      	beq.n	8002090 <HAL_RCC_OscConfig+0x574>
 80020ae:	e03f      	b.n	8002130 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b0:	4b22      	ldr	r3, [pc, #136]	; (800213c <HAL_RCC_OscConfig+0x620>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b21      	ldr	r3, [pc, #132]	; (800213c <HAL_RCC_OscConfig+0x620>)
 80020b6:	4924      	ldr	r1, [pc, #144]	; (8002148 <HAL_RCC_OscConfig+0x62c>)
 80020b8:	400a      	ands	r2, r1
 80020ba:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020bc:	f7fe fd00 	bl	8000ac0 <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c4:	e008      	b.n	80020d8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c6:	f7fe fcfb 	bl	8000ac0 <HAL_GetTick>
 80020ca:	0002      	movs	r2, r0
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e02c      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d8:	4b18      	ldr	r3, [pc, #96]	; (800213c <HAL_RCC_OscConfig+0x620>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	2380      	movs	r3, #128	; 0x80
 80020de:	049b      	lsls	r3, r3, #18
 80020e0:	4013      	ands	r3, r2
 80020e2:	d1f0      	bne.n	80020c6 <HAL_RCC_OscConfig+0x5aa>
 80020e4:	e024      	b.n	8002130 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e01f      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80020f2:	4b12      	ldr	r3, [pc, #72]	; (800213c <HAL_RCC_OscConfig+0x620>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80020f8:	4b10      	ldr	r3, [pc, #64]	; (800213c <HAL_RCC_OscConfig+0x620>)
 80020fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020fc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	2380      	movs	r3, #128	; 0x80
 8002102:	025b      	lsls	r3, r3, #9
 8002104:	401a      	ands	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210a:	429a      	cmp	r2, r3
 800210c:	d10e      	bne.n	800212c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	220f      	movs	r2, #15
 8002112:	401a      	ands	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002118:	429a      	cmp	r2, r3
 800211a:	d107      	bne.n	800212c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	23f0      	movs	r3, #240	; 0xf0
 8002120:	039b      	lsls	r3, r3, #14
 8002122:	401a      	ands	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002128:	429a      	cmp	r2, r3
 800212a:	d001      	beq.n	8002130 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e000      	b.n	8002132 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	0018      	movs	r0, r3
 8002134:	46bd      	mov	sp, r7
 8002136:	b008      	add	sp, #32
 8002138:	bd80      	pop	{r7, pc}
 800213a:	46c0      	nop			; (mov r8, r8)
 800213c:	40021000 	.word	0x40021000
 8002140:	00001388 	.word	0x00001388
 8002144:	efffffff 	.word	0xefffffff
 8002148:	feffffff 	.word	0xfeffffff
 800214c:	ffc2ffff 	.word	0xffc2ffff

08002150 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e0b3      	b.n	80022cc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002164:	4b5b      	ldr	r3, [pc, #364]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2201      	movs	r2, #1
 800216a:	4013      	ands	r3, r2
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d911      	bls.n	8002196 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002172:	4b58      	ldr	r3, [pc, #352]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2201      	movs	r2, #1
 8002178:	4393      	bics	r3, r2
 800217a:	0019      	movs	r1, r3
 800217c:	4b55      	ldr	r3, [pc, #340]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	430a      	orrs	r2, r1
 8002182:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002184:	4b53      	ldr	r3, [pc, #332]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2201      	movs	r2, #1
 800218a:	4013      	ands	r3, r2
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	429a      	cmp	r2, r3
 8002190:	d001      	beq.n	8002196 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e09a      	b.n	80022cc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2202      	movs	r2, #2
 800219c:	4013      	ands	r3, r2
 800219e:	d015      	beq.n	80021cc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2204      	movs	r2, #4
 80021a6:	4013      	ands	r3, r2
 80021a8:	d006      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80021aa:	4b4b      	ldr	r3, [pc, #300]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	4b4a      	ldr	r3, [pc, #296]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80021b0:	21e0      	movs	r1, #224	; 0xe0
 80021b2:	00c9      	lsls	r1, r1, #3
 80021b4:	430a      	orrs	r2, r1
 80021b6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b8:	4b47      	ldr	r3, [pc, #284]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	22f0      	movs	r2, #240	; 0xf0
 80021be:	4393      	bics	r3, r2
 80021c0:	0019      	movs	r1, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	4b44      	ldr	r3, [pc, #272]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80021c8:	430a      	orrs	r2, r1
 80021ca:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2201      	movs	r2, #1
 80021d2:	4013      	ands	r3, r2
 80021d4:	d040      	beq.n	8002258 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d107      	bne.n	80021ee <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021de:	4b3e      	ldr	r3, [pc, #248]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	2380      	movs	r3, #128	; 0x80
 80021e4:	029b      	lsls	r3, r3, #10
 80021e6:	4013      	ands	r3, r2
 80021e8:	d114      	bne.n	8002214 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e06e      	b.n	80022cc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d107      	bne.n	8002206 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f6:	4b38      	ldr	r3, [pc, #224]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	2380      	movs	r3, #128	; 0x80
 80021fc:	049b      	lsls	r3, r3, #18
 80021fe:	4013      	ands	r3, r2
 8002200:	d108      	bne.n	8002214 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e062      	b.n	80022cc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002206:	4b34      	ldr	r3, [pc, #208]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2202      	movs	r2, #2
 800220c:	4013      	ands	r3, r2
 800220e:	d101      	bne.n	8002214 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e05b      	b.n	80022cc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002214:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2203      	movs	r2, #3
 800221a:	4393      	bics	r3, r2
 800221c:	0019      	movs	r1, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685a      	ldr	r2, [r3, #4]
 8002222:	4b2d      	ldr	r3, [pc, #180]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 8002224:	430a      	orrs	r2, r1
 8002226:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002228:	f7fe fc4a 	bl	8000ac0 <HAL_GetTick>
 800222c:	0003      	movs	r3, r0
 800222e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002230:	e009      	b.n	8002246 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002232:	f7fe fc45 	bl	8000ac0 <HAL_GetTick>
 8002236:	0002      	movs	r2, r0
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	4a27      	ldr	r2, [pc, #156]	; (80022dc <HAL_RCC_ClockConfig+0x18c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e042      	b.n	80022cc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002246:	4b24      	ldr	r3, [pc, #144]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	220c      	movs	r2, #12
 800224c:	401a      	ands	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	429a      	cmp	r2, r3
 8002256:	d1ec      	bne.n	8002232 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002258:	4b1e      	ldr	r3, [pc, #120]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2201      	movs	r2, #1
 800225e:	4013      	ands	r3, r2
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d211      	bcs.n	800228a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002266:	4b1b      	ldr	r3, [pc, #108]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2201      	movs	r2, #1
 800226c:	4393      	bics	r3, r2
 800226e:	0019      	movs	r1, r3
 8002270:	4b18      	ldr	r3, [pc, #96]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002278:	4b16      	ldr	r3, [pc, #88]	; (80022d4 <HAL_RCC_ClockConfig+0x184>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2201      	movs	r2, #1
 800227e:	4013      	ands	r3, r2
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	429a      	cmp	r2, r3
 8002284:	d001      	beq.n	800228a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e020      	b.n	80022cc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2204      	movs	r2, #4
 8002290:	4013      	ands	r3, r2
 8002292:	d009      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002294:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	4a11      	ldr	r2, [pc, #68]	; (80022e0 <HAL_RCC_ClockConfig+0x190>)
 800229a:	4013      	ands	r3, r2
 800229c:	0019      	movs	r1, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80022a4:	430a      	orrs	r2, r1
 80022a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022a8:	f000 f820 	bl	80022ec <HAL_RCC_GetSysClockFreq>
 80022ac:	0001      	movs	r1, r0
 80022ae:	4b0a      	ldr	r3, [pc, #40]	; (80022d8 <HAL_RCC_ClockConfig+0x188>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	091b      	lsrs	r3, r3, #4
 80022b4:	220f      	movs	r2, #15
 80022b6:	4013      	ands	r3, r2
 80022b8:	4a0a      	ldr	r2, [pc, #40]	; (80022e4 <HAL_RCC_ClockConfig+0x194>)
 80022ba:	5cd3      	ldrb	r3, [r2, r3]
 80022bc:	000a      	movs	r2, r1
 80022be:	40da      	lsrs	r2, r3
 80022c0:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <HAL_RCC_ClockConfig+0x198>)
 80022c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022c4:	2000      	movs	r0, #0
 80022c6:	f7fe fab9 	bl	800083c <HAL_InitTick>
  
  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	0018      	movs	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	b004      	add	sp, #16
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40022000 	.word	0x40022000
 80022d8:	40021000 	.word	0x40021000
 80022dc:	00001388 	.word	0x00001388
 80022e0:	fffff8ff 	.word	0xfffff8ff
 80022e4:	080054ac 	.word	0x080054ac
 80022e8:	20000000 	.word	0x20000000

080022ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022ec:	b590      	push	{r4, r7, lr}
 80022ee:	b08f      	sub	sp, #60	; 0x3c
 80022f0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80022f2:	2314      	movs	r3, #20
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	4a2b      	ldr	r2, [pc, #172]	; (80023a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022f8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80022fa:	c313      	stmia	r3!, {r0, r1, r4}
 80022fc:	6812      	ldr	r2, [r2, #0]
 80022fe:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002300:	1d3b      	adds	r3, r7, #4
 8002302:	4a29      	ldr	r2, [pc, #164]	; (80023a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002304:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002306:	c313      	stmia	r3!, {r0, r1, r4}
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002310:	2300      	movs	r3, #0
 8002312:	62bb      	str	r3, [r7, #40]	; 0x28
 8002314:	2300      	movs	r3, #0
 8002316:	637b      	str	r3, [r7, #52]	; 0x34
 8002318:	2300      	movs	r3, #0
 800231a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800231c:	2300      	movs	r3, #0
 800231e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002320:	4b22      	ldr	r3, [pc, #136]	; (80023ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002328:	220c      	movs	r2, #12
 800232a:	4013      	ands	r3, r2
 800232c:	2b04      	cmp	r3, #4
 800232e:	d002      	beq.n	8002336 <HAL_RCC_GetSysClockFreq+0x4a>
 8002330:	2b08      	cmp	r3, #8
 8002332:	d003      	beq.n	800233c <HAL_RCC_GetSysClockFreq+0x50>
 8002334:	e02d      	b.n	8002392 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002336:	4b1e      	ldr	r3, [pc, #120]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002338:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800233a:	e02d      	b.n	8002398 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800233c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233e:	0c9b      	lsrs	r3, r3, #18
 8002340:	220f      	movs	r2, #15
 8002342:	4013      	ands	r3, r2
 8002344:	2214      	movs	r2, #20
 8002346:	18ba      	adds	r2, r7, r2
 8002348:	5cd3      	ldrb	r3, [r2, r3]
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800234c:	4b17      	ldr	r3, [pc, #92]	; (80023ac <HAL_RCC_GetSysClockFreq+0xc0>)
 800234e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002350:	220f      	movs	r2, #15
 8002352:	4013      	ands	r3, r2
 8002354:	1d3a      	adds	r2, r7, #4
 8002356:	5cd3      	ldrb	r3, [r2, r3]
 8002358:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800235a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800235c:	2380      	movs	r3, #128	; 0x80
 800235e:	025b      	lsls	r3, r3, #9
 8002360:	4013      	ands	r3, r2
 8002362:	d009      	beq.n	8002378 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002364:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002366:	4812      	ldr	r0, [pc, #72]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002368:	f7fd fece 	bl	8000108 <__udivsi3>
 800236c:	0003      	movs	r3, r0
 800236e:	001a      	movs	r2, r3
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	4353      	muls	r3, r2
 8002374:	637b      	str	r3, [r7, #52]	; 0x34
 8002376:	e009      	b.n	800238c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002378:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800237a:	000a      	movs	r2, r1
 800237c:	0152      	lsls	r2, r2, #5
 800237e:	1a52      	subs	r2, r2, r1
 8002380:	0193      	lsls	r3, r2, #6
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	185b      	adds	r3, r3, r1
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800238c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800238e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002390:	e002      	b.n	8002398 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002392:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002394:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002396:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800239a:	0018      	movs	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	b00f      	add	sp, #60	; 0x3c
 80023a0:	bd90      	pop	{r4, r7, pc}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	0800542c 	.word	0x0800542c
 80023a8:	0800543c 	.word	0x0800543c
 80023ac:	40021000 	.word	0x40021000
 80023b0:	007a1200 	.word	0x007a1200

080023b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023b8:	4b02      	ldr	r3, [pc, #8]	; (80023c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	0018      	movs	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	20000000 	.word	0x20000000

080023c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80023cc:	f7ff fff2 	bl	80023b4 <HAL_RCC_GetHCLKFreq>
 80023d0:	0001      	movs	r1, r0
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	0a1b      	lsrs	r3, r3, #8
 80023d8:	2207      	movs	r2, #7
 80023da:	4013      	ands	r3, r2
 80023dc:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023de:	5cd3      	ldrb	r3, [r2, r3]
 80023e0:	40d9      	lsrs	r1, r3
 80023e2:	000b      	movs	r3, r1
}    
 80023e4:	0018      	movs	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	46c0      	nop			; (mov r8, r8)
 80023ec:	40021000 	.word	0x40021000
 80023f0:	080054bc 	.word	0x080054bc

080023f4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2207      	movs	r2, #7
 8002402:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002404:	4b0e      	ldr	r3, [pc, #56]	; (8002440 <HAL_RCC_GetClockConfig+0x4c>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	2203      	movs	r2, #3
 800240a:	401a      	ands	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002410:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <HAL_RCC_GetClockConfig+0x4c>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	22f0      	movs	r2, #240	; 0xf0
 8002416:	401a      	ands	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 800241c:	4b08      	ldr	r3, [pc, #32]	; (8002440 <HAL_RCC_GetClockConfig+0x4c>)
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	23e0      	movs	r3, #224	; 0xe0
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	401a      	ands	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 800242a:	4b06      	ldr	r3, [pc, #24]	; (8002444 <HAL_RCC_GetClockConfig+0x50>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2201      	movs	r2, #1
 8002430:	401a      	ands	r2, r3
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	601a      	str	r2, [r3, #0]
}
 8002436:	46c0      	nop			; (mov r8, r8)
 8002438:	46bd      	mov	sp, r7
 800243a:	b002      	add	sp, #8
 800243c:	bd80      	pop	{r7, pc}
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	40021000 	.word	0x40021000
 8002444:	40022000 	.word	0x40022000

08002448 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002450:	2300      	movs	r3, #0
 8002452:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	2380      	movs	r3, #128	; 0x80
 800245e:	025b      	lsls	r3, r3, #9
 8002460:	4013      	ands	r3, r2
 8002462:	d100      	bne.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002464:	e08e      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002466:	2017      	movs	r0, #23
 8002468:	183b      	adds	r3, r7, r0
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800246e:	4b57      	ldr	r3, [pc, #348]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002470:	69da      	ldr	r2, [r3, #28]
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	055b      	lsls	r3, r3, #21
 8002476:	4013      	ands	r3, r2
 8002478:	d110      	bne.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800247a:	4b54      	ldr	r3, [pc, #336]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800247c:	69da      	ldr	r2, [r3, #28]
 800247e:	4b53      	ldr	r3, [pc, #332]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002480:	2180      	movs	r1, #128	; 0x80
 8002482:	0549      	lsls	r1, r1, #21
 8002484:	430a      	orrs	r2, r1
 8002486:	61da      	str	r2, [r3, #28]
 8002488:	4b50      	ldr	r3, [pc, #320]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800248a:	69da      	ldr	r2, [r3, #28]
 800248c:	2380      	movs	r3, #128	; 0x80
 800248e:	055b      	lsls	r3, r3, #21
 8002490:	4013      	ands	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002496:	183b      	adds	r3, r7, r0
 8002498:	2201      	movs	r2, #1
 800249a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249c:	4b4c      	ldr	r3, [pc, #304]	; (80025d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	4013      	ands	r3, r2
 80024a6:	d11a      	bne.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024a8:	4b49      	ldr	r3, [pc, #292]	; (80025d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4b48      	ldr	r3, [pc, #288]	; (80025d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80024ae:	2180      	movs	r1, #128	; 0x80
 80024b0:	0049      	lsls	r1, r1, #1
 80024b2:	430a      	orrs	r2, r1
 80024b4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024b6:	f7fe fb03 	bl	8000ac0 <HAL_GetTick>
 80024ba:	0003      	movs	r3, r0
 80024bc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024be:	e008      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024c0:	f7fe fafe 	bl	8000ac0 <HAL_GetTick>
 80024c4:	0002      	movs	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	; 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e077      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d2:	4b3f      	ldr	r3, [pc, #252]	; (80025d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4013      	ands	r3, r2
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024de:	4b3b      	ldr	r3, [pc, #236]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80024e0:	6a1a      	ldr	r2, [r3, #32]
 80024e2:	23c0      	movs	r3, #192	; 0xc0
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	4013      	ands	r3, r2
 80024e8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d034      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	23c0      	movs	r3, #192	; 0xc0
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4013      	ands	r3, r2
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d02c      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002500:	4b32      	ldr	r3, [pc, #200]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	4a33      	ldr	r2, [pc, #204]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002506:	4013      	ands	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800250a:	4b30      	ldr	r3, [pc, #192]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800250c:	6a1a      	ldr	r2, [r3, #32]
 800250e:	4b2f      	ldr	r3, [pc, #188]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002510:	2180      	movs	r1, #128	; 0x80
 8002512:	0249      	lsls	r1, r1, #9
 8002514:	430a      	orrs	r2, r1
 8002516:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002518:	4b2c      	ldr	r3, [pc, #176]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800251a:	6a1a      	ldr	r2, [r3, #32]
 800251c:	4b2b      	ldr	r3, [pc, #172]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800251e:	492e      	ldr	r1, [pc, #184]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002520:	400a      	ands	r2, r1
 8002522:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002524:	4b29      	ldr	r3, [pc, #164]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2201      	movs	r2, #1
 800252e:	4013      	ands	r3, r2
 8002530:	d013      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002532:	f7fe fac5 	bl	8000ac0 <HAL_GetTick>
 8002536:	0003      	movs	r3, r0
 8002538:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800253a:	e009      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800253c:	f7fe fac0 	bl	8000ac0 <HAL_GetTick>
 8002540:	0002      	movs	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	4a25      	ldr	r2, [pc, #148]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d901      	bls.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e038      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002550:	4b1e      	ldr	r3, [pc, #120]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	2202      	movs	r2, #2
 8002556:	4013      	ands	r3, r2
 8002558:	d0f0      	beq.n	800253c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800255a:	4b1c      	ldr	r3, [pc, #112]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	4a1d      	ldr	r2, [pc, #116]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002560:	4013      	ands	r3, r2
 8002562:	0019      	movs	r1, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685a      	ldr	r2, [r3, #4]
 8002568:	4b18      	ldr	r3, [pc, #96]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800256a:	430a      	orrs	r2, r1
 800256c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800256e:	2317      	movs	r3, #23
 8002570:	18fb      	adds	r3, r7, r3
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d105      	bne.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800257a:	69da      	ldr	r2, [r3, #28]
 800257c:	4b13      	ldr	r3, [pc, #76]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800257e:	4918      	ldr	r1, [pc, #96]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002580:	400a      	ands	r2, r1
 8002582:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2201      	movs	r2, #1
 800258a:	4013      	ands	r3, r2
 800258c:	d009      	beq.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800258e:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	2203      	movs	r2, #3
 8002594:	4393      	bics	r3, r2
 8002596:	0019      	movs	r1, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800259e:	430a      	orrs	r2, r1
 80025a0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2220      	movs	r2, #32
 80025a8:	4013      	ands	r3, r2
 80025aa:	d009      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025ac:	4b07      	ldr	r3, [pc, #28]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b0:	2210      	movs	r2, #16
 80025b2:	4393      	bics	r3, r2
 80025b4:	0019      	movs	r1, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	4b04      	ldr	r3, [pc, #16]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80025bc:	430a      	orrs	r2, r1
 80025be:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	0018      	movs	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b006      	add	sp, #24
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40007000 	.word	0x40007000
 80025d4:	fffffcff 	.word	0xfffffcff
 80025d8:	fffeffff 	.word	0xfffeffff
 80025dc:	00001388 	.word	0x00001388
 80025e0:	efffffff 	.word	0xefffffff

080025e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e042      	b.n	800267c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	223d      	movs	r2, #61	; 0x3d
 80025fa:	5c9b      	ldrb	r3, [r3, r2]
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d107      	bne.n	8002612 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	223c      	movs	r2, #60	; 0x3c
 8002606:	2100      	movs	r1, #0
 8002608:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	0018      	movs	r0, r3
 800260e:	f000 f839 	bl	8002684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	223d      	movs	r2, #61	; 0x3d
 8002616:	2102      	movs	r1, #2
 8002618:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3304      	adds	r3, #4
 8002622:	0019      	movs	r1, r3
 8002624:	0010      	movs	r0, r2
 8002626:	f000 f9b7 	bl	8002998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2246      	movs	r2, #70	; 0x46
 800262e:	2101      	movs	r1, #1
 8002630:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	223e      	movs	r2, #62	; 0x3e
 8002636:	2101      	movs	r1, #1
 8002638:	5499      	strb	r1, [r3, r2]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	223f      	movs	r2, #63	; 0x3f
 800263e:	2101      	movs	r1, #1
 8002640:	5499      	strb	r1, [r3, r2]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2240      	movs	r2, #64	; 0x40
 8002646:	2101      	movs	r1, #1
 8002648:	5499      	strb	r1, [r3, r2]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2241      	movs	r2, #65	; 0x41
 800264e:	2101      	movs	r1, #1
 8002650:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2242      	movs	r2, #66	; 0x42
 8002656:	2101      	movs	r1, #1
 8002658:	5499      	strb	r1, [r3, r2]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2243      	movs	r2, #67	; 0x43
 800265e:	2101      	movs	r1, #1
 8002660:	5499      	strb	r1, [r3, r2]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2244      	movs	r2, #68	; 0x44
 8002666:	2101      	movs	r1, #1
 8002668:	5499      	strb	r1, [r3, r2]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2245      	movs	r2, #69	; 0x45
 800266e:	2101      	movs	r1, #1
 8002670:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	223d      	movs	r2, #61	; 0x3d
 8002676:	2101      	movs	r1, #1
 8002678:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	0018      	movs	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	b002      	add	sp, #8
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800268c:	46c0      	nop			; (mov r8, r8)
 800268e:	46bd      	mov	sp, r7
 8002690:	b002      	add	sp, #8
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	223d      	movs	r2, #61	; 0x3d
 80026a0:	5c9b      	ldrb	r3, [r3, r2]
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d001      	beq.n	80026ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e035      	b.n	8002718 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	223d      	movs	r2, #61	; 0x3d
 80026b0:	2102      	movs	r1, #2
 80026b2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68da      	ldr	r2, [r3, #12]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2101      	movs	r1, #1
 80026c0:	430a      	orrs	r2, r1
 80026c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a15      	ldr	r2, [pc, #84]	; (8002720 <HAL_TIM_Base_Start_IT+0x8c>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d009      	beq.n	80026e2 <HAL_TIM_Base_Start_IT+0x4e>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a14      	ldr	r2, [pc, #80]	; (8002724 <HAL_TIM_Base_Start_IT+0x90>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d004      	beq.n	80026e2 <HAL_TIM_Base_Start_IT+0x4e>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a12      	ldr	r2, [pc, #72]	; (8002728 <HAL_TIM_Base_Start_IT+0x94>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d111      	bne.n	8002706 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2207      	movs	r2, #7
 80026ea:	4013      	ands	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2b06      	cmp	r3, #6
 80026f2:	d010      	beq.n	8002716 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2101      	movs	r1, #1
 8002700:	430a      	orrs	r2, r1
 8002702:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002704:	e007      	b.n	8002716 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2101      	movs	r1, #1
 8002712:	430a      	orrs	r2, r1
 8002714:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	0018      	movs	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	b004      	add	sp, #16
 800271e:	bd80      	pop	{r7, pc}
 8002720:	40012c00 	.word	0x40012c00
 8002724:	40000400 	.word	0x40000400
 8002728:	40014000 	.word	0x40014000

0800272c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	2202      	movs	r2, #2
 800273c:	4013      	ands	r3, r2
 800273e:	2b02      	cmp	r3, #2
 8002740:	d124      	bne.n	800278c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	2202      	movs	r2, #2
 800274a:	4013      	ands	r3, r2
 800274c:	2b02      	cmp	r3, #2
 800274e:	d11d      	bne.n	800278c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2203      	movs	r2, #3
 8002756:	4252      	negs	r2, r2
 8002758:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	2203      	movs	r2, #3
 8002768:	4013      	ands	r3, r2
 800276a:	d004      	beq.n	8002776 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	0018      	movs	r0, r3
 8002770:	f000 f8fa 	bl	8002968 <HAL_TIM_IC_CaptureCallback>
 8002774:	e007      	b.n	8002786 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	0018      	movs	r0, r3
 800277a:	f000 f8ed 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	0018      	movs	r0, r3
 8002782:	f000 f8f9 	bl	8002978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	2204      	movs	r2, #4
 8002794:	4013      	ands	r3, r2
 8002796:	2b04      	cmp	r3, #4
 8002798:	d125      	bne.n	80027e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	2204      	movs	r2, #4
 80027a2:	4013      	ands	r3, r2
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	d11e      	bne.n	80027e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2205      	movs	r2, #5
 80027ae:	4252      	negs	r2, r2
 80027b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2202      	movs	r2, #2
 80027b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	699a      	ldr	r2, [r3, #24]
 80027be:	23c0      	movs	r3, #192	; 0xc0
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	4013      	ands	r3, r2
 80027c4:	d004      	beq.n	80027d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	0018      	movs	r0, r3
 80027ca:	f000 f8cd 	bl	8002968 <HAL_TIM_IC_CaptureCallback>
 80027ce:	e007      	b.n	80027e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	0018      	movs	r0, r3
 80027d4:	f000 f8c0 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	0018      	movs	r0, r3
 80027dc:	f000 f8cc 	bl	8002978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	2208      	movs	r2, #8
 80027ee:	4013      	ands	r3, r2
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d124      	bne.n	800283e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	2208      	movs	r2, #8
 80027fc:	4013      	ands	r3, r2
 80027fe:	2b08      	cmp	r3, #8
 8002800:	d11d      	bne.n	800283e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2209      	movs	r2, #9
 8002808:	4252      	negs	r2, r2
 800280a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2204      	movs	r2, #4
 8002810:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	2203      	movs	r2, #3
 800281a:	4013      	ands	r3, r2
 800281c:	d004      	beq.n	8002828 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	0018      	movs	r0, r3
 8002822:	f000 f8a1 	bl	8002968 <HAL_TIM_IC_CaptureCallback>
 8002826:	e007      	b.n	8002838 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	0018      	movs	r0, r3
 800282c:	f000 f894 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	0018      	movs	r0, r3
 8002834:	f000 f8a0 	bl	8002978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	2210      	movs	r2, #16
 8002846:	4013      	ands	r3, r2
 8002848:	2b10      	cmp	r3, #16
 800284a:	d125      	bne.n	8002898 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	2210      	movs	r2, #16
 8002854:	4013      	ands	r3, r2
 8002856:	2b10      	cmp	r3, #16
 8002858:	d11e      	bne.n	8002898 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2211      	movs	r2, #17
 8002860:	4252      	negs	r2, r2
 8002862:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2208      	movs	r2, #8
 8002868:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	69da      	ldr	r2, [r3, #28]
 8002870:	23c0      	movs	r3, #192	; 0xc0
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4013      	ands	r3, r2
 8002876:	d004      	beq.n	8002882 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	0018      	movs	r0, r3
 800287c:	f000 f874 	bl	8002968 <HAL_TIM_IC_CaptureCallback>
 8002880:	e007      	b.n	8002892 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	0018      	movs	r0, r3
 8002886:	f000 f867 	bl	8002958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	0018      	movs	r0, r3
 800288e:	f000 f873 	bl	8002978 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	2201      	movs	r2, #1
 80028a0:	4013      	ands	r3, r2
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d10f      	bne.n	80028c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	2201      	movs	r2, #1
 80028ae:	4013      	ands	r3, r2
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d108      	bne.n	80028c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2202      	movs	r2, #2
 80028ba:	4252      	negs	r2, r2
 80028bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	0018      	movs	r0, r3
 80028c2:	f7fd fe77 	bl	80005b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	2280      	movs	r2, #128	; 0x80
 80028ce:	4013      	ands	r3, r2
 80028d0:	2b80      	cmp	r3, #128	; 0x80
 80028d2:	d10f      	bne.n	80028f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	2280      	movs	r2, #128	; 0x80
 80028dc:	4013      	ands	r3, r2
 80028de:	2b80      	cmp	r3, #128	; 0x80
 80028e0:	d108      	bne.n	80028f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2281      	movs	r2, #129	; 0x81
 80028e8:	4252      	negs	r2, r2
 80028ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 f8d0 	bl	8002a94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	2240      	movs	r2, #64	; 0x40
 80028fc:	4013      	ands	r3, r2
 80028fe:	2b40      	cmp	r3, #64	; 0x40
 8002900:	d10f      	bne.n	8002922 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	2240      	movs	r2, #64	; 0x40
 800290a:	4013      	ands	r3, r2
 800290c:	2b40      	cmp	r3, #64	; 0x40
 800290e:	d108      	bne.n	8002922 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2241      	movs	r2, #65	; 0x41
 8002916:	4252      	negs	r2, r2
 8002918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	0018      	movs	r0, r3
 800291e:	f000 f833 	bl	8002988 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	2220      	movs	r2, #32
 800292a:	4013      	ands	r3, r2
 800292c:	2b20      	cmp	r3, #32
 800292e:	d10f      	bne.n	8002950 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	2220      	movs	r2, #32
 8002938:	4013      	ands	r3, r2
 800293a:	2b20      	cmp	r3, #32
 800293c:	d108      	bne.n	8002950 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2221      	movs	r2, #33	; 0x21
 8002944:	4252      	negs	r2, r2
 8002946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	0018      	movs	r0, r3
 800294c:	f000 f89a 	bl	8002a84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002950:	46c0      	nop			; (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	b002      	add	sp, #8
 8002956:	bd80      	pop	{r7, pc}

08002958 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002960:	46c0      	nop			; (mov r8, r8)
 8002962:	46bd      	mov	sp, r7
 8002964:	b002      	add	sp, #8
 8002966:	bd80      	pop	{r7, pc}

08002968 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002970:	46c0      	nop			; (mov r8, r8)
 8002972:	46bd      	mov	sp, r7
 8002974:	b002      	add	sp, #8
 8002976:	bd80      	pop	{r7, pc}

08002978 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002980:	46c0      	nop			; (mov r8, r8)
 8002982:	46bd      	mov	sp, r7
 8002984:	b002      	add	sp, #8
 8002986:	bd80      	pop	{r7, pc}

08002988 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b002      	add	sp, #8
 8002996:	bd80      	pop	{r7, pc}

08002998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a2f      	ldr	r2, [pc, #188]	; (8002a68 <TIM_Base_SetConfig+0xd0>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d003      	beq.n	80029b8 <TIM_Base_SetConfig+0x20>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a2e      	ldr	r2, [pc, #184]	; (8002a6c <TIM_Base_SetConfig+0xd4>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d108      	bne.n	80029ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2270      	movs	r2, #112	; 0x70
 80029bc:	4393      	bics	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a26      	ldr	r2, [pc, #152]	; (8002a68 <TIM_Base_SetConfig+0xd0>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d013      	beq.n	80029fa <TIM_Base_SetConfig+0x62>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a25      	ldr	r2, [pc, #148]	; (8002a6c <TIM_Base_SetConfig+0xd4>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d00f      	beq.n	80029fa <TIM_Base_SetConfig+0x62>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a24      	ldr	r2, [pc, #144]	; (8002a70 <TIM_Base_SetConfig+0xd8>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d00b      	beq.n	80029fa <TIM_Base_SetConfig+0x62>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a23      	ldr	r2, [pc, #140]	; (8002a74 <TIM_Base_SetConfig+0xdc>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d007      	beq.n	80029fa <TIM_Base_SetConfig+0x62>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a22      	ldr	r2, [pc, #136]	; (8002a78 <TIM_Base_SetConfig+0xe0>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d003      	beq.n	80029fa <TIM_Base_SetConfig+0x62>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a21      	ldr	r2, [pc, #132]	; (8002a7c <TIM_Base_SetConfig+0xe4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d108      	bne.n	8002a0c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	4a20      	ldr	r2, [pc, #128]	; (8002a80 <TIM_Base_SetConfig+0xe8>)
 80029fe:	4013      	ands	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2280      	movs	r2, #128	; 0x80
 8002a10:	4393      	bics	r3, r2
 8002a12:	001a      	movs	r2, r3
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <TIM_Base_SetConfig+0xd0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d00b      	beq.n	8002a52 <TIM_Base_SetConfig+0xba>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a0d      	ldr	r2, [pc, #52]	; (8002a74 <TIM_Base_SetConfig+0xdc>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d007      	beq.n	8002a52 <TIM_Base_SetConfig+0xba>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a0c      	ldr	r2, [pc, #48]	; (8002a78 <TIM_Base_SetConfig+0xe0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d003      	beq.n	8002a52 <TIM_Base_SetConfig+0xba>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a0b      	ldr	r2, [pc, #44]	; (8002a7c <TIM_Base_SetConfig+0xe4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d103      	bne.n	8002a5a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	691a      	ldr	r2, [r3, #16]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	615a      	str	r2, [r3, #20]
}
 8002a60:	46c0      	nop			; (mov r8, r8)
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b004      	add	sp, #16
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40000400 	.word	0x40000400
 8002a70:	40002000 	.word	0x40002000
 8002a74:	40014000 	.word	0x40014000
 8002a78:	40014400 	.word	0x40014400
 8002a7c:	40014800 	.word	0x40014800
 8002a80:	fffffcff 	.word	0xfffffcff

08002a84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a8c:	46c0      	nop			; (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b002      	add	sp, #8
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a9c:	46c0      	nop			; (mov r8, r8)
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	b002      	add	sp, #8
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e044      	b.n	8002b40 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d107      	bne.n	8002ace <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2274      	movs	r2, #116	; 0x74
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f7fd ff5b 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2224      	movs	r2, #36	; 0x24
 8002ad2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2101      	movs	r1, #1
 8002ae0:	438a      	bics	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f000 f830 	bl	8002b4c <UART_SetConfig>
 8002aec:	0003      	movs	r3, r0
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d101      	bne.n	8002af6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e024      	b.n	8002b40 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	0018      	movs	r0, r3
 8002b02:	f000 f963 	bl	8002dcc <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	490d      	ldr	r1, [pc, #52]	; (8002b48 <HAL_UART_Init+0xa4>)
 8002b12:	400a      	ands	r2, r1
 8002b14:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2108      	movs	r1, #8
 8002b22:	438a      	bics	r2, r1
 8002b24:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2101      	movs	r1, #1
 8002b32:	430a      	orrs	r2, r1
 8002b34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	0018      	movs	r0, r3
 8002b3a:	f000 f9fb 	bl	8002f34 <UART_CheckIdleState>
 8002b3e:	0003      	movs	r3, r0
}
 8002b40:	0018      	movs	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	b002      	add	sp, #8
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	fffff7ff 	.word	0xfffff7ff

08002b4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b088      	sub	sp, #32
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b54:	231e      	movs	r3, #30
 8002b56:	18fb      	adds	r3, r7, r3
 8002b58:	2200      	movs	r2, #0
 8002b5a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a8d      	ldr	r2, [pc, #564]	; (8002db0 <UART_SetConfig+0x264>)
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	0019      	movs	r1, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	697a      	ldr	r2, [r7, #20]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	4a88      	ldr	r2, [pc, #544]	; (8002db4 <UART_SetConfig+0x268>)
 8002b92:	4013      	ands	r3, r2
 8002b94:	0019      	movs	r1, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	4a7f      	ldr	r2, [pc, #508]	; (8002db8 <UART_SetConfig+0x26c>)
 8002bba:	4013      	ands	r3, r2
 8002bbc:	0019      	movs	r1, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a7b      	ldr	r2, [pc, #492]	; (8002dbc <UART_SetConfig+0x270>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d127      	bne.n	8002c22 <UART_SetConfig+0xd6>
 8002bd2:	4b7b      	ldr	r3, [pc, #492]	; (8002dc0 <UART_SetConfig+0x274>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	4013      	ands	r3, r2
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d00d      	beq.n	8002bfa <UART_SetConfig+0xae>
 8002bde:	d81b      	bhi.n	8002c18 <UART_SetConfig+0xcc>
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d014      	beq.n	8002c0e <UART_SetConfig+0xc2>
 8002be4:	d818      	bhi.n	8002c18 <UART_SetConfig+0xcc>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <UART_SetConfig+0xa4>
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d00a      	beq.n	8002c04 <UART_SetConfig+0xb8>
 8002bee:	e013      	b.n	8002c18 <UART_SetConfig+0xcc>
 8002bf0:	231f      	movs	r3, #31
 8002bf2:	18fb      	adds	r3, r7, r3
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
 8002bf8:	e021      	b.n	8002c3e <UART_SetConfig+0xf2>
 8002bfa:	231f      	movs	r3, #31
 8002bfc:	18fb      	adds	r3, r7, r3
 8002bfe:	2202      	movs	r2, #2
 8002c00:	701a      	strb	r2, [r3, #0]
 8002c02:	e01c      	b.n	8002c3e <UART_SetConfig+0xf2>
 8002c04:	231f      	movs	r3, #31
 8002c06:	18fb      	adds	r3, r7, r3
 8002c08:	2204      	movs	r2, #4
 8002c0a:	701a      	strb	r2, [r3, #0]
 8002c0c:	e017      	b.n	8002c3e <UART_SetConfig+0xf2>
 8002c0e:	231f      	movs	r3, #31
 8002c10:	18fb      	adds	r3, r7, r3
 8002c12:	2208      	movs	r2, #8
 8002c14:	701a      	strb	r2, [r3, #0]
 8002c16:	e012      	b.n	8002c3e <UART_SetConfig+0xf2>
 8002c18:	231f      	movs	r3, #31
 8002c1a:	18fb      	adds	r3, r7, r3
 8002c1c:	2210      	movs	r2, #16
 8002c1e:	701a      	strb	r2, [r3, #0]
 8002c20:	e00d      	b.n	8002c3e <UART_SetConfig+0xf2>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a67      	ldr	r2, [pc, #412]	; (8002dc4 <UART_SetConfig+0x278>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d104      	bne.n	8002c36 <UART_SetConfig+0xea>
 8002c2c:	231f      	movs	r3, #31
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	2200      	movs	r2, #0
 8002c32:	701a      	strb	r2, [r3, #0]
 8002c34:	e003      	b.n	8002c3e <UART_SetConfig+0xf2>
 8002c36:	231f      	movs	r3, #31
 8002c38:	18fb      	adds	r3, r7, r3
 8002c3a:	2210      	movs	r2, #16
 8002c3c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	2380      	movs	r3, #128	; 0x80
 8002c44:	021b      	lsls	r3, r3, #8
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d15d      	bne.n	8002d06 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8002c4a:	231f      	movs	r3, #31
 8002c4c:	18fb      	adds	r3, r7, r3
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b08      	cmp	r3, #8
 8002c52:	d015      	beq.n	8002c80 <UART_SetConfig+0x134>
 8002c54:	dc18      	bgt.n	8002c88 <UART_SetConfig+0x13c>
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d00d      	beq.n	8002c76 <UART_SetConfig+0x12a>
 8002c5a:	dc15      	bgt.n	8002c88 <UART_SetConfig+0x13c>
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d002      	beq.n	8002c66 <UART_SetConfig+0x11a>
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d005      	beq.n	8002c70 <UART_SetConfig+0x124>
 8002c64:	e010      	b.n	8002c88 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c66:	f7ff fbaf 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	61bb      	str	r3, [r7, #24]
        break;
 8002c6e:	e012      	b.n	8002c96 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c70:	4b55      	ldr	r3, [pc, #340]	; (8002dc8 <UART_SetConfig+0x27c>)
 8002c72:	61bb      	str	r3, [r7, #24]
        break;
 8002c74:	e00f      	b.n	8002c96 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c76:	f7ff fb39 	bl	80022ec <HAL_RCC_GetSysClockFreq>
 8002c7a:	0003      	movs	r3, r0
 8002c7c:	61bb      	str	r3, [r7, #24]
        break;
 8002c7e:	e00a      	b.n	8002c96 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	021b      	lsls	r3, r3, #8
 8002c84:	61bb      	str	r3, [r7, #24]
        break;
 8002c86:	e006      	b.n	8002c96 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c8c:	231e      	movs	r3, #30
 8002c8e:	18fb      	adds	r3, r7, r3
 8002c90:	2201      	movs	r2, #1
 8002c92:	701a      	strb	r2, [r3, #0]
        break;
 8002c94:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d100      	bne.n	8002c9e <UART_SetConfig+0x152>
 8002c9c:	e07b      	b.n	8002d96 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	005a      	lsls	r2, r3, #1
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	085b      	lsrs	r3, r3, #1
 8002ca8:	18d2      	adds	r2, r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	0019      	movs	r1, r3
 8002cb0:	0010      	movs	r0, r2
 8002cb2:	f7fd fa29 	bl	8000108 <__udivsi3>
 8002cb6:	0003      	movs	r3, r0
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	2b0f      	cmp	r3, #15
 8002cc0:	d91c      	bls.n	8002cfc <UART_SetConfig+0x1b0>
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	2380      	movs	r3, #128	; 0x80
 8002cc6:	025b      	lsls	r3, r3, #9
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d217      	bcs.n	8002cfc <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	200e      	movs	r0, #14
 8002cd2:	183b      	adds	r3, r7, r0
 8002cd4:	210f      	movs	r1, #15
 8002cd6:	438a      	bics	r2, r1
 8002cd8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	085b      	lsrs	r3, r3, #1
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	2207      	movs	r2, #7
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	b299      	uxth	r1, r3
 8002ce6:	183b      	adds	r3, r7, r0
 8002ce8:	183a      	adds	r2, r7, r0
 8002cea:	8812      	ldrh	r2, [r2, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	183a      	adds	r2, r7, r0
 8002cf6:	8812      	ldrh	r2, [r2, #0]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	e04c      	b.n	8002d96 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002cfc:	231e      	movs	r3, #30
 8002cfe:	18fb      	adds	r3, r7, r3
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
 8002d04:	e047      	b.n	8002d96 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d06:	231f      	movs	r3, #31
 8002d08:	18fb      	adds	r3, r7, r3
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b08      	cmp	r3, #8
 8002d0e:	d015      	beq.n	8002d3c <UART_SetConfig+0x1f0>
 8002d10:	dc18      	bgt.n	8002d44 <UART_SetConfig+0x1f8>
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	d00d      	beq.n	8002d32 <UART_SetConfig+0x1e6>
 8002d16:	dc15      	bgt.n	8002d44 <UART_SetConfig+0x1f8>
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <UART_SetConfig+0x1d6>
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d005      	beq.n	8002d2c <UART_SetConfig+0x1e0>
 8002d20:	e010      	b.n	8002d44 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d22:	f7ff fb51 	bl	80023c8 <HAL_RCC_GetPCLK1Freq>
 8002d26:	0003      	movs	r3, r0
 8002d28:	61bb      	str	r3, [r7, #24]
        break;
 8002d2a:	e012      	b.n	8002d52 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d2c:	4b26      	ldr	r3, [pc, #152]	; (8002dc8 <UART_SetConfig+0x27c>)
 8002d2e:	61bb      	str	r3, [r7, #24]
        break;
 8002d30:	e00f      	b.n	8002d52 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d32:	f7ff fadb 	bl	80022ec <HAL_RCC_GetSysClockFreq>
 8002d36:	0003      	movs	r3, r0
 8002d38:	61bb      	str	r3, [r7, #24]
        break;
 8002d3a:	e00a      	b.n	8002d52 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d3c:	2380      	movs	r3, #128	; 0x80
 8002d3e:	021b      	lsls	r3, r3, #8
 8002d40:	61bb      	str	r3, [r7, #24]
        break;
 8002d42:	e006      	b.n	8002d52 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d48:	231e      	movs	r3, #30
 8002d4a:	18fb      	adds	r3, r7, r3
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	701a      	strb	r2, [r3, #0]
        break;
 8002d50:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d01e      	beq.n	8002d96 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	085a      	lsrs	r2, r3, #1
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	18d2      	adds	r2, r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	0019      	movs	r1, r3
 8002d68:	0010      	movs	r0, r2
 8002d6a:	f7fd f9cd 	bl	8000108 <__udivsi3>
 8002d6e:	0003      	movs	r3, r0
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	2b0f      	cmp	r3, #15
 8002d78:	d909      	bls.n	8002d8e <UART_SetConfig+0x242>
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	2380      	movs	r3, #128	; 0x80
 8002d7e:	025b      	lsls	r3, r3, #9
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d204      	bcs.n	8002d8e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	60da      	str	r2, [r3, #12]
 8002d8c:	e003      	b.n	8002d96 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002d8e:	231e      	movs	r3, #30
 8002d90:	18fb      	adds	r3, r7, r3
 8002d92:	2201      	movs	r2, #1
 8002d94:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002da2:	231e      	movs	r3, #30
 8002da4:	18fb      	adds	r3, r7, r3
 8002da6:	781b      	ldrb	r3, [r3, #0]
}
 8002da8:	0018      	movs	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	b008      	add	sp, #32
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	ffff69f3 	.word	0xffff69f3
 8002db4:	ffffcfff 	.word	0xffffcfff
 8002db8:	fffff4ff 	.word	0xfffff4ff
 8002dbc:	40013800 	.word	0x40013800
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	40004400 	.word	0x40004400
 8002dc8:	007a1200 	.word	0x007a1200

08002dcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	2201      	movs	r2, #1
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d00b      	beq.n	8002df6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	4a4a      	ldr	r2, [pc, #296]	; (8002f10 <UART_AdvFeatureConfig+0x144>)
 8002de6:	4013      	ands	r3, r2
 8002de8:	0019      	movs	r1, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d00b      	beq.n	8002e18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	4a43      	ldr	r2, [pc, #268]	; (8002f14 <UART_AdvFeatureConfig+0x148>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	0019      	movs	r1, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1c:	2204      	movs	r2, #4
 8002e1e:	4013      	ands	r3, r2
 8002e20:	d00b      	beq.n	8002e3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4a3b      	ldr	r2, [pc, #236]	; (8002f18 <UART_AdvFeatureConfig+0x14c>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	0019      	movs	r1, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3e:	2208      	movs	r2, #8
 8002e40:	4013      	ands	r3, r2
 8002e42:	d00b      	beq.n	8002e5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	4a34      	ldr	r2, [pc, #208]	; (8002f1c <UART_AdvFeatureConfig+0x150>)
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	0019      	movs	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	2210      	movs	r2, #16
 8002e62:	4013      	ands	r3, r2
 8002e64:	d00b      	beq.n	8002e7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	4a2c      	ldr	r2, [pc, #176]	; (8002f20 <UART_AdvFeatureConfig+0x154>)
 8002e6e:	4013      	ands	r3, r2
 8002e70:	0019      	movs	r1, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e82:	2220      	movs	r2, #32
 8002e84:	4013      	ands	r3, r2
 8002e86:	d00b      	beq.n	8002ea0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	4a25      	ldr	r2, [pc, #148]	; (8002f24 <UART_AdvFeatureConfig+0x158>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea4:	2240      	movs	r2, #64	; 0x40
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d01d      	beq.n	8002ee6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	4a1d      	ldr	r2, [pc, #116]	; (8002f28 <UART_AdvFeatureConfig+0x15c>)
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	0019      	movs	r1, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ec6:	2380      	movs	r3, #128	; 0x80
 8002ec8:	035b      	lsls	r3, r3, #13
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d10b      	bne.n	8002ee6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	4a15      	ldr	r2, [pc, #84]	; (8002f2c <UART_AdvFeatureConfig+0x160>)
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	0019      	movs	r1, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	2280      	movs	r2, #128	; 0x80
 8002eec:	4013      	ands	r3, r2
 8002eee:	d00b      	beq.n	8002f08 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	4a0e      	ldr	r2, [pc, #56]	; (8002f30 <UART_AdvFeatureConfig+0x164>)
 8002ef8:	4013      	ands	r3, r2
 8002efa:	0019      	movs	r1, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	605a      	str	r2, [r3, #4]
  }
}
 8002f08:	46c0      	nop			; (mov r8, r8)
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	b002      	add	sp, #8
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	fffdffff 	.word	0xfffdffff
 8002f14:	fffeffff 	.word	0xfffeffff
 8002f18:	fffbffff 	.word	0xfffbffff
 8002f1c:	ffff7fff 	.word	0xffff7fff
 8002f20:	ffffefff 	.word	0xffffefff
 8002f24:	ffffdfff 	.word	0xffffdfff
 8002f28:	ffefffff 	.word	0xffefffff
 8002f2c:	ff9fffff 	.word	0xff9fffff
 8002f30:	fff7ffff 	.word	0xfff7ffff

08002f34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af02      	add	r7, sp, #8
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2280      	movs	r2, #128	; 0x80
 8002f40:	2100      	movs	r1, #0
 8002f42:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f44:	f7fd fdbc 	bl	8000ac0 <HAL_GetTick>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2208      	movs	r2, #8
 8002f54:	4013      	ands	r3, r2
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d10c      	bne.n	8002f74 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2280      	movs	r2, #128	; 0x80
 8002f5e:	0391      	lsls	r1, r2, #14
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4a17      	ldr	r2, [pc, #92]	; (8002fc0 <UART_CheckIdleState+0x8c>)
 8002f64:	9200      	str	r2, [sp, #0]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f000 f82c 	bl	8002fc4 <UART_WaitOnFlagUntilTimeout>
 8002f6c:	1e03      	subs	r3, r0, #0
 8002f6e:	d001      	beq.n	8002f74 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e021      	b.n	8002fb8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2204      	movs	r2, #4
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d10c      	bne.n	8002f9c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2280      	movs	r2, #128	; 0x80
 8002f86:	03d1      	lsls	r1, r2, #15
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	4a0d      	ldr	r2, [pc, #52]	; (8002fc0 <UART_CheckIdleState+0x8c>)
 8002f8c:	9200      	str	r2, [sp, #0]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f000 f818 	bl	8002fc4 <UART_WaitOnFlagUntilTimeout>
 8002f94:	1e03      	subs	r3, r0, #0
 8002f96:	d001      	beq.n	8002f9c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e00d      	b.n	8002fb8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2274      	movs	r2, #116	; 0x74
 8002fb2:	2100      	movs	r1, #0
 8002fb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	0018      	movs	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b004      	add	sp, #16
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	01ffffff 	.word	0x01ffffff

08002fc4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	603b      	str	r3, [r7, #0]
 8002fd0:	1dfb      	adds	r3, r7, #7
 8002fd2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fd4:	e05e      	b.n	8003094 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	d05b      	beq.n	8003094 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fdc:	f7fd fd70 	bl	8000ac0 <HAL_GetTick>
 8002fe0:	0002      	movs	r2, r0
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d302      	bcc.n	8002ff2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d11b      	bne.n	800302a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	492f      	ldr	r1, [pc, #188]	; (80030bc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002ffe:	400a      	ands	r2, r1
 8003000:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2101      	movs	r1, #1
 800300e:	438a      	bics	r2, r1
 8003010:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2220      	movs	r2, #32
 800301c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2274      	movs	r2, #116	; 0x74
 8003022:	2100      	movs	r1, #0
 8003024:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e044      	b.n	80030b4 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2204      	movs	r2, #4
 8003032:	4013      	ands	r3, r2
 8003034:	d02e      	beq.n	8003094 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	69da      	ldr	r2, [r3, #28]
 800303c:	2380      	movs	r3, #128	; 0x80
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	401a      	ands	r2, r3
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	429a      	cmp	r2, r3
 8003048:	d124      	bne.n	8003094 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2280      	movs	r2, #128	; 0x80
 8003050:	0112      	lsls	r2, r2, #4
 8003052:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4917      	ldr	r1, [pc, #92]	; (80030bc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003060:	400a      	ands	r2, r1
 8003062:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2101      	movs	r1, #1
 8003070:	438a      	bics	r2, r1
 8003072:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2220      	movs	r2, #32
 8003078:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2220      	movs	r2, #32
 800307e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2280      	movs	r2, #128	; 0x80
 8003084:	2120      	movs	r1, #32
 8003086:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2274      	movs	r2, #116	; 0x74
 800308c:	2100      	movs	r1, #0
 800308e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e00f      	b.n	80030b4 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	4013      	ands	r3, r2
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	425a      	negs	r2, r3
 80030a4:	4153      	adcs	r3, r2
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	001a      	movs	r2, r3
 80030aa:	1dfb      	adds	r3, r7, #7
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d091      	beq.n	8002fd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b004      	add	sp, #16
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	fffffe5f 	.word	0xfffffe5f

080030c0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80030c6:	f3ef 8305 	mrs	r3, IPSR
 80030ca:	60bb      	str	r3, [r7, #8]
  return(result);
 80030cc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d2:	f3ef 8310 	mrs	r3, PRIMASK
 80030d6:	607b      	str	r3, [r7, #4]
  return(result);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d007      	beq.n	80030ee <osKernelInitialize+0x2e>
 80030de:	4b0d      	ldr	r3, [pc, #52]	; (8003114 <osKernelInitialize+0x54>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d103      	bne.n	80030ee <osKernelInitialize+0x2e>
    stat = osErrorISR;
 80030e6:	2306      	movs	r3, #6
 80030e8:	425b      	negs	r3, r3
 80030ea:	60fb      	str	r3, [r7, #12]
 80030ec:	e00c      	b.n	8003108 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 80030ee:	4b09      	ldr	r3, [pc, #36]	; (8003114 <osKernelInitialize+0x54>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d105      	bne.n	8003102 <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80030f6:	4b07      	ldr	r3, [pc, #28]	; (8003114 <osKernelInitialize+0x54>)
 80030f8:	2201      	movs	r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80030fc:	2300      	movs	r3, #0
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	e002      	b.n	8003108 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8003102:	2301      	movs	r3, #1
 8003104:	425b      	negs	r3, r3
 8003106:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003108:	68fb      	ldr	r3, [r7, #12]
}
 800310a:	0018      	movs	r0, r3
 800310c:	46bd      	mov	sp, r7
 800310e:	b004      	add	sp, #16
 8003110:	bd80      	pop	{r7, pc}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	2000002c 	.word	0x2000002c

08003118 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800311e:	f3ef 8305 	mrs	r3, IPSR
 8003122:	60bb      	str	r3, [r7, #8]
  return(result);
 8003124:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003126:	2b00      	cmp	r3, #0
 8003128:	d109      	bne.n	800313e <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800312a:	f3ef 8310 	mrs	r3, PRIMASK
 800312e:	607b      	str	r3, [r7, #4]
  return(result);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d007      	beq.n	8003146 <osKernelStart+0x2e>
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <osKernelStart+0x58>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2b02      	cmp	r3, #2
 800313c:	d103      	bne.n	8003146 <osKernelStart+0x2e>
    stat = osErrorISR;
 800313e:	2306      	movs	r3, #6
 8003140:	425b      	negs	r3, r3
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	e00e      	b.n	8003164 <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003146:	4b0a      	ldr	r3, [pc, #40]	; (8003170 <osKernelStart+0x58>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d107      	bne.n	800315e <osKernelStart+0x46>
      KernelState = osKernelRunning;
 800314e:	4b08      	ldr	r3, [pc, #32]	; (8003170 <osKernelStart+0x58>)
 8003150:	2202      	movs	r2, #2
 8003152:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003154:	f000 ff7e 	bl	8004054 <vTaskStartScheduler>
      stat = osOK;
 8003158:	2300      	movs	r3, #0
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	e002      	b.n	8003164 <osKernelStart+0x4c>
    } else {
      stat = osError;
 800315e:	2301      	movs	r3, #1
 8003160:	425b      	negs	r3, r3
 8003162:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003164:	68fb      	ldr	r3, [r7, #12]
}
 8003166:	0018      	movs	r0, r3
 8003168:	46bd      	mov	sp, r7
 800316a:	b004      	add	sp, #16
 800316c:	bd80      	pop	{r7, pc}
 800316e:	46c0      	nop			; (mov r8, r8)
 8003170:	2000002c 	.word	0x2000002c

08003174 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003174:	b5b0      	push	{r4, r5, r7, lr}
 8003176:	b090      	sub	sp, #64	; 0x40
 8003178:	af04      	add	r7, sp, #16
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003180:	2300      	movs	r3, #0
 8003182:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003184:	f3ef 8305 	mrs	r3, IPSR
 8003188:	61fb      	str	r3, [r7, #28]
  return(result);
 800318a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800318c:	2b00      	cmp	r3, #0
 800318e:	d000      	beq.n	8003192 <osThreadNew+0x1e>
 8003190:	e090      	b.n	80032b4 <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003192:	f3ef 8310 	mrs	r3, PRIMASK
 8003196:	61bb      	str	r3, [r7, #24]
  return(result);
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d004      	beq.n	80031a8 <osThreadNew+0x34>
 800319e:	4b48      	ldr	r3, [pc, #288]	; (80032c0 <osThreadNew+0x14c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d100      	bne.n	80031a8 <osThreadNew+0x34>
 80031a6:	e085      	b.n	80032b4 <osThreadNew+0x140>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d100      	bne.n	80031b0 <osThreadNew+0x3c>
 80031ae:	e081      	b.n	80032b4 <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 80031b0:	2340      	movs	r3, #64	; 0x40
 80031b2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80031b4:	2318      	movs	r3, #24
 80031b6:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 80031b8:	2117      	movs	r1, #23
 80031ba:	187b      	adds	r3, r7, r1
 80031bc:	2200      	movs	r2, #0
 80031be:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 80031c4:	2301      	movs	r3, #1
 80031c6:	425b      	negs	r3, r3
 80031c8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d044      	beq.n	800325a <osThreadNew+0xe6>
      if (attr->name != NULL) {
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d002      	beq.n	80031de <osThreadNew+0x6a>
        name = attr->name;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d002      	beq.n	80031ec <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d007      	beq.n	8003202 <osThreadNew+0x8e>
 80031f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f4:	2b38      	cmp	r3, #56	; 0x38
 80031f6:	d804      	bhi.n	8003202 <osThreadNew+0x8e>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	4013      	ands	r3, r2
 8003200:	d001      	beq.n	8003206 <osThreadNew+0x92>
        return (NULL);
 8003202:	2300      	movs	r3, #0
 8003204:	e057      	b.n	80032b6 <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d003      	beq.n	8003216 <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	089b      	lsrs	r3, r3, #2
 8003214:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00e      	beq.n	800323c <osThreadNew+0xc8>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	2b5b      	cmp	r3, #91	; 0x5b
 8003224:	d90a      	bls.n	800323c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800322a:	2b00      	cmp	r3, #0
 800322c:	d006      	beq.n	800323c <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d002      	beq.n	800323c <osThreadNew+0xc8>
        mem = 1;
 8003236:	2301      	movs	r3, #1
 8003238:	623b      	str	r3, [r7, #32]
 800323a:	e010      	b.n	800325e <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d10c      	bne.n	800325e <osThreadNew+0xea>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d108      	bne.n	800325e <osThreadNew+0xea>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d104      	bne.n	800325e <osThreadNew+0xea>
          mem = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	623b      	str	r3, [r7, #32]
 8003258:	e001      	b.n	800325e <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 800325a:	2300      	movs	r3, #0
 800325c:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d112      	bne.n	800328a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800326c:	68bd      	ldr	r5, [r7, #8]
 800326e:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8003270:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	9302      	str	r3, [sp, #8]
 8003276:	9201      	str	r2, [sp, #4]
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	002b      	movs	r3, r5
 800327e:	0022      	movs	r2, r4
 8003280:	f000 fd49 	bl	8003d16 <xTaskCreateStatic>
 8003284:	0003      	movs	r3, r0
 8003286:	613b      	str	r3, [r7, #16]
 8003288:	e014      	b.n	80032b4 <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 800328a:	6a3b      	ldr	r3, [r7, #32]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d111      	bne.n	80032b4 <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003292:	b29a      	uxth	r2, r3
 8003294:	68bc      	ldr	r4, [r7, #8]
 8003296:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	2310      	movs	r3, #16
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	9301      	str	r3, [sp, #4]
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	0023      	movs	r3, r4
 80032a6:	f000 fd79 	bl	8003d9c <xTaskCreate>
 80032aa:	0003      	movs	r3, r0
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d001      	beq.n	80032b4 <osThreadNew+0x140>
          hTask = NULL;
 80032b0:	2300      	movs	r3, #0
 80032b2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80032b4:	693b      	ldr	r3, [r7, #16]
}
 80032b6:	0018      	movs	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b00c      	add	sp, #48	; 0x30
 80032bc:	bdb0      	pop	{r4, r5, r7, pc}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	2000002c 	.word	0x2000002c

080032c4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032cc:	f3ef 8305 	mrs	r3, IPSR
 80032d0:	613b      	str	r3, [r7, #16]
  return(result);
 80032d2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d109      	bne.n	80032ec <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d8:	f3ef 8310 	mrs	r3, PRIMASK
 80032dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d007      	beq.n	80032f4 <osDelay+0x30>
 80032e4:	4b0a      	ldr	r3, [pc, #40]	; (8003310 <osDelay+0x4c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d103      	bne.n	80032f4 <osDelay+0x30>
    stat = osErrorISR;
 80032ec:	2306      	movs	r3, #6
 80032ee:	425b      	negs	r3, r3
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	e008      	b.n	8003306 <osDelay+0x42>
  }
  else {
    stat = osOK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <osDelay+0x42>
      vTaskDelay(ticks);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	0018      	movs	r0, r3
 8003302:	f000 fe81 	bl	8004008 <vTaskDelay>
    }
  }

  return (stat);
 8003306:	697b      	ldr	r3, [r7, #20]
}
 8003308:	0018      	movs	r0, r3
 800330a:	46bd      	mov	sp, r7
 800330c:	b006      	add	sp, #24
 800330e:	bd80      	pop	{r7, pc}
 8003310:	2000002c 	.word	0x2000002c

08003314 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4a06      	ldr	r2, [pc, #24]	; (800333c <vApplicationGetIdleTaskMemory+0x28>)
 8003324:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	4a05      	ldr	r2, [pc, #20]	; (8003340 <vApplicationGetIdleTaskMemory+0x2c>)
 800332a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2240      	movs	r2, #64	; 0x40
 8003330:	601a      	str	r2, [r3, #0]
}
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	46bd      	mov	sp, r7
 8003336:	b004      	add	sp, #16
 8003338:	bd80      	pop	{r7, pc}
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	20000030 	.word	0x20000030
 8003340:	2000008c 	.word	0x2000008c

08003344 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	4a06      	ldr	r2, [pc, #24]	; (800336c <vApplicationGetTimerTaskMemory+0x28>)
 8003354:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	4a05      	ldr	r2, [pc, #20]	; (8003370 <vApplicationGetTimerTaskMemory+0x2c>)
 800335a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2280      	movs	r2, #128	; 0x80
 8003360:	601a      	str	r2, [r3, #0]
}
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	46bd      	mov	sp, r7
 8003366:	b004      	add	sp, #16
 8003368:	bd80      	pop	{r7, pc}
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	2000018c 	.word	0x2000018c
 8003370:	200001e8 	.word	0x200001e8

08003374 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3308      	adds	r3, #8
 8003380:	001a      	movs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	4252      	negs	r2, r2
 800338c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	3308      	adds	r3, #8
 8003392:	001a      	movs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3308      	adds	r3, #8
 800339c:	001a      	movs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80033a8:	46c0      	nop			; (mov r8, r8)
 80033aa:	46bd      	mov	sp, r7
 80033ac:	b002      	add	sp, #8
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	46bd      	mov	sp, r7
 80033c2:	b002      	add	sp, #8
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b084      	sub	sp, #16
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	1c5a      	adds	r2, r3, #1
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	601a      	str	r2, [r3, #0]
}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	46bd      	mov	sp, r7
 8003406:	b004      	add	sp, #16
 8003408:	bd80      	pop	{r7, pc}

0800340a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b084      	sub	sp, #16
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
 8003412:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	3301      	adds	r3, #1
 800341e:	d103      	bne.n	8003428 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	60fb      	str	r3, [r7, #12]
 8003426:	e00c      	b.n	8003442 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	3308      	adds	r3, #8
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	e002      	b.n	8003436 <vListInsert+0x2c>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68ba      	ldr	r2, [r7, #8]
 800343e:	429a      	cmp	r2, r3
 8003440:	d2f6      	bcs.n	8003430 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	601a      	str	r2, [r3, #0]
}
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	46bd      	mov	sp, r7
 8003472:	b004      	add	sp, #16
 8003474:	bd80      	pop	{r7, pc}

08003476 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b084      	sub	sp, #16
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6892      	ldr	r2, [r2, #8]
 800348c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6852      	ldr	r2, [r2, #4]
 8003496:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d103      	bne.n	80034aa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	1e5a      	subs	r2, r3, #1
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
}
 80034be:	0018      	movs	r0, r3
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b004      	add	sp, #16
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b084      	sub	sp, #16
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <xQueueGenericReset+0x18>
 80034da:	b672      	cpsid	i
 80034dc:	e7fe      	b.n	80034dc <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80034de:	f001 fdcf 	bl	8005080 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	434b      	muls	r3, r1
 80034f0:	18d2      	adds	r2, r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800350c:	1e59      	subs	r1, r3, #1
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003512:	434b      	muls	r3, r1
 8003514:	18d2      	adds	r2, r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2244      	movs	r2, #68	; 0x44
 800351e:	21ff      	movs	r1, #255	; 0xff
 8003520:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2245      	movs	r2, #69	; 0x45
 8003526:	21ff      	movs	r1, #255	; 0xff
 8003528:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d10d      	bne.n	800354c <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d013      	beq.n	8003560 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	3310      	adds	r3, #16
 800353c:	0018      	movs	r0, r3
 800353e:	f000 ffcd 	bl	80044dc <xTaskRemoveFromEventList>
 8003542:	1e03      	subs	r3, r0, #0
 8003544:	d00c      	beq.n	8003560 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003546:	f001 fd8b 	bl	8005060 <vPortYield>
 800354a:	e009      	b.n	8003560 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	3310      	adds	r3, #16
 8003550:	0018      	movs	r0, r3
 8003552:	f7ff ff0f 	bl	8003374 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	3324      	adds	r3, #36	; 0x24
 800355a:	0018      	movs	r0, r3
 800355c:	f7ff ff0a 	bl	8003374 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003560:	f001 fda0 	bl	80050a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003564:	2301      	movs	r3, #1
}
 8003566:	0018      	movs	r0, r3
 8003568:	46bd      	mov	sp, r7
 800356a:	b004      	add	sp, #16
 800356c:	bd80      	pop	{r7, pc}

0800356e <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800356e:	b590      	push	{r4, r7, lr}
 8003570:	b089      	sub	sp, #36	; 0x24
 8003572:	af02      	add	r7, sp, #8
 8003574:	60f8      	str	r0, [r7, #12]
 8003576:	60b9      	str	r1, [r7, #8]
 8003578:	607a      	str	r2, [r7, #4]
 800357a:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <xQueueGenericCreateStatic+0x18>
 8003582:	b672      	cpsid	i
 8003584:	e7fe      	b.n	8003584 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <xQueueGenericCreateStatic+0x22>
 800358c:	b672      	cpsid	i
 800358e:	e7fe      	b.n	800358e <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <xQueueGenericCreateStatic+0x2e>
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <xQueueGenericCreateStatic+0x32>
 800359c:	2301      	movs	r3, #1
 800359e:	e000      	b.n	80035a2 <xQueueGenericCreateStatic+0x34>
 80035a0:	2300      	movs	r3, #0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <xQueueGenericCreateStatic+0x3c>
 80035a6:	b672      	cpsid	i
 80035a8:	e7fe      	b.n	80035a8 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d102      	bne.n	80035b6 <xQueueGenericCreateStatic+0x48>
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <xQueueGenericCreateStatic+0x4c>
 80035b6:	2301      	movs	r3, #1
 80035b8:	e000      	b.n	80035bc <xQueueGenericCreateStatic+0x4e>
 80035ba:	2300      	movs	r3, #0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <xQueueGenericCreateStatic+0x56>
 80035c0:	b672      	cpsid	i
 80035c2:	e7fe      	b.n	80035c2 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80035c4:	2350      	movs	r3, #80	; 0x50
 80035c6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	2b50      	cmp	r3, #80	; 0x50
 80035cc:	d001      	beq.n	80035d2 <xQueueGenericCreateStatic+0x64>
 80035ce:	b672      	cpsid	i
 80035d0:	e7fe      	b.n	80035d0 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00e      	beq.n	80035fa <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2246      	movs	r2, #70	; 0x46
 80035e0:	2101      	movs	r1, #1
 80035e2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80035e4:	2328      	movs	r3, #40	; 0x28
 80035e6:	18fb      	adds	r3, r7, r3
 80035e8:	781c      	ldrb	r4, [r3, #0]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	68b9      	ldr	r1, [r7, #8]
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	0023      	movs	r3, r4
 80035f6:	f000 f805 	bl	8003604 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80035fa:	697b      	ldr	r3, [r7, #20]
	}
 80035fc:	0018      	movs	r0, r3
 80035fe:	46bd      	mov	sp, r7
 8003600:	b007      	add	sp, #28
 8003602:	bd90      	pop	{r4, r7, pc}

08003604 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
 8003610:	001a      	movs	r2, r3
 8003612:	1cfb      	adds	r3, r7, #3
 8003614:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d103      	bne.n	8003624 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	e002      	b.n	800362a <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	2101      	movs	r1, #1
 800363a:	0018      	movs	r0, r3
 800363c:	f7ff ff43 	bl	80034c6 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	1cfa      	adds	r2, r7, #3
 8003644:	214c      	movs	r1, #76	; 0x4c
 8003646:	7812      	ldrb	r2, [r2, #0]
 8003648:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800364a:	46c0      	nop			; (mov r8, r8)
 800364c:	46bd      	mov	sp, r7
 800364e:	b004      	add	sp, #16
 8003650:	bd80      	pop	{r7, pc}

08003652 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b08a      	sub	sp, #40	; 0x28
 8003656:	af00      	add	r7, sp, #0
 8003658:	60f8      	str	r0, [r7, #12]
 800365a:	60b9      	str	r1, [r7, #8]
 800365c:	607a      	str	r2, [r7, #4]
 800365e:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003660:	2300      	movs	r3, #0
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <xQueueGenericSend+0x20>
 800366e:	b672      	cpsid	i
 8003670:	e7fe      	b.n	8003670 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d103      	bne.n	8003680 <xQueueGenericSend+0x2e>
 8003678:	6a3b      	ldr	r3, [r7, #32]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <xQueueGenericSend+0x32>
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <xQueueGenericSend+0x34>
 8003684:	2300      	movs	r3, #0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <xQueueGenericSend+0x3c>
 800368a:	b672      	cpsid	i
 800368c:	e7fe      	b.n	800368c <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	2b02      	cmp	r3, #2
 8003692:	d103      	bne.n	800369c <xQueueGenericSend+0x4a>
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003698:	2b01      	cmp	r3, #1
 800369a:	d101      	bne.n	80036a0 <xQueueGenericSend+0x4e>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <xQueueGenericSend+0x50>
 80036a0:	2300      	movs	r3, #0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <xQueueGenericSend+0x58>
 80036a6:	b672      	cpsid	i
 80036a8:	e7fe      	b.n	80036a8 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80036aa:	f001 f8af 	bl	800480c <xTaskGetSchedulerState>
 80036ae:	1e03      	subs	r3, r0, #0
 80036b0:	d102      	bne.n	80036b8 <xQueueGenericSend+0x66>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <xQueueGenericSend+0x6a>
 80036b8:	2301      	movs	r3, #1
 80036ba:	e000      	b.n	80036be <xQueueGenericSend+0x6c>
 80036bc:	2300      	movs	r3, #0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <xQueueGenericSend+0x74>
 80036c2:	b672      	cpsid	i
 80036c4:	e7fe      	b.n	80036c4 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036c6:	f001 fcdb 	bl	8005080 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036ce:	6a3b      	ldr	r3, [r7, #32]
 80036d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d302      	bcc.n	80036dc <xQueueGenericSend+0x8a>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d11e      	bne.n	800371a <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	68b9      	ldr	r1, [r7, #8]
 80036e0:	6a3b      	ldr	r3, [r7, #32]
 80036e2:	0018      	movs	r0, r3
 80036e4:	f000 f99f 	bl	8003a26 <prvCopyDataToQueue>
 80036e8:	0003      	movs	r3, r0
 80036ea:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d009      	beq.n	8003708 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036f4:	6a3b      	ldr	r3, [r7, #32]
 80036f6:	3324      	adds	r3, #36	; 0x24
 80036f8:	0018      	movs	r0, r3
 80036fa:	f000 feef 	bl	80044dc <xTaskRemoveFromEventList>
 80036fe:	1e03      	subs	r3, r0, #0
 8003700:	d007      	beq.n	8003712 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003702:	f001 fcad 	bl	8005060 <vPortYield>
 8003706:	e004      	b.n	8003712 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800370e:	f001 fca7 	bl	8005060 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003712:	f001 fcc7 	bl	80050a4 <vPortExitCritical>
				return pdPASS;
 8003716:	2301      	movs	r3, #1
 8003718:	e05b      	b.n	80037d2 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d103      	bne.n	8003728 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003720:	f001 fcc0 	bl	80050a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003724:	2300      	movs	r3, #0
 8003726:	e054      	b.n	80037d2 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372a:	2b00      	cmp	r3, #0
 800372c:	d106      	bne.n	800373c <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800372e:	2314      	movs	r3, #20
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	0018      	movs	r0, r3
 8003734:	f000 ff2e 	bl	8004594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003738:	2301      	movs	r3, #1
 800373a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800373c:	f001 fcb2 	bl	80050a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003740:	f000 fcdc 	bl	80040fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003744:	f001 fc9c 	bl	8005080 <vPortEnterCritical>
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	2244      	movs	r2, #68	; 0x44
 800374c:	5c9b      	ldrb	r3, [r3, r2]
 800374e:	b25b      	sxtb	r3, r3
 8003750:	3301      	adds	r3, #1
 8003752:	d103      	bne.n	800375c <xQueueGenericSend+0x10a>
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	2244      	movs	r2, #68	; 0x44
 8003758:	2100      	movs	r1, #0
 800375a:	5499      	strb	r1, [r3, r2]
 800375c:	6a3b      	ldr	r3, [r7, #32]
 800375e:	2245      	movs	r2, #69	; 0x45
 8003760:	5c9b      	ldrb	r3, [r3, r2]
 8003762:	b25b      	sxtb	r3, r3
 8003764:	3301      	adds	r3, #1
 8003766:	d103      	bne.n	8003770 <xQueueGenericSend+0x11e>
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	2245      	movs	r2, #69	; 0x45
 800376c:	2100      	movs	r1, #0
 800376e:	5499      	strb	r1, [r3, r2]
 8003770:	f001 fc98 	bl	80050a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003774:	1d3a      	adds	r2, r7, #4
 8003776:	2314      	movs	r3, #20
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	0011      	movs	r1, r2
 800377c:	0018      	movs	r0, r3
 800377e:	f000 ff1d 	bl	80045bc <xTaskCheckForTimeOut>
 8003782:	1e03      	subs	r3, r0, #0
 8003784:	d11e      	bne.n	80037c4 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003786:	6a3b      	ldr	r3, [r7, #32]
 8003788:	0018      	movs	r0, r3
 800378a:	f000 fa51 	bl	8003c30 <prvIsQueueFull>
 800378e:	1e03      	subs	r3, r0, #0
 8003790:	d011      	beq.n	80037b6 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003792:	6a3b      	ldr	r3, [r7, #32]
 8003794:	3310      	adds	r3, #16
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	0011      	movs	r1, r2
 800379a:	0018      	movs	r0, r3
 800379c:	f000 fe5a 	bl	8004454 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80037a0:	6a3b      	ldr	r3, [r7, #32]
 80037a2:	0018      	movs	r0, r3
 80037a4:	f000 f9d0 	bl	8003b48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80037a8:	f000 fcb4 	bl	8004114 <xTaskResumeAll>
 80037ac:	1e03      	subs	r3, r0, #0
 80037ae:	d18a      	bne.n	80036c6 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 80037b0:	f001 fc56 	bl	8005060 <vPortYield>
 80037b4:	e787      	b.n	80036c6 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80037b6:	6a3b      	ldr	r3, [r7, #32]
 80037b8:	0018      	movs	r0, r3
 80037ba:	f000 f9c5 	bl	8003b48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037be:	f000 fca9 	bl	8004114 <xTaskResumeAll>
 80037c2:	e780      	b.n	80036c6 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	0018      	movs	r0, r3
 80037c8:	f000 f9be 	bl	8003b48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037cc:	f000 fca2 	bl	8004114 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80037d0:	2300      	movs	r3, #0
		}
	}
}
 80037d2:	0018      	movs	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b00a      	add	sp, #40	; 0x28
 80037d8:	bd80      	pop	{r7, pc}

080037da <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80037da:	b590      	push	{r4, r7, lr}
 80037dc:	b089      	sub	sp, #36	; 0x24
 80037de:	af00      	add	r7, sp, #0
 80037e0:	60f8      	str	r0, [r7, #12]
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	607a      	str	r2, [r7, #4]
 80037e6:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <xQueueGenericSendFromISR+0x1c>
 80037f2:	b672      	cpsid	i
 80037f4:	e7fe      	b.n	80037f4 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d103      	bne.n	8003804 <xQueueGenericSendFromISR+0x2a>
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <xQueueGenericSendFromISR+0x2e>
 8003804:	2301      	movs	r3, #1
 8003806:	e000      	b.n	800380a <xQueueGenericSendFromISR+0x30>
 8003808:	2300      	movs	r3, #0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <xQueueGenericSendFromISR+0x38>
 800380e:	b672      	cpsid	i
 8003810:	e7fe      	b.n	8003810 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d103      	bne.n	8003820 <xQueueGenericSendFromISR+0x46>
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <xQueueGenericSendFromISR+0x4a>
 8003820:	2301      	movs	r3, #1
 8003822:	e000      	b.n	8003826 <xQueueGenericSendFromISR+0x4c>
 8003824:	2300      	movs	r3, #0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <xQueueGenericSendFromISR+0x54>
 800382a:	b672      	cpsid	i
 800382c:	e7fe      	b.n	800382c <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800382e:	f001 fc51 	bl	80050d4 <ulSetInterruptMaskFromISR>
 8003832:	0003      	movs	r3, r0
 8003834:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383e:	429a      	cmp	r2, r3
 8003840:	d302      	bcc.n	8003848 <xQueueGenericSendFromISR+0x6e>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	2b02      	cmp	r3, #2
 8003846:	d12e      	bne.n	80038a6 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003848:	2413      	movs	r4, #19
 800384a:	193b      	adds	r3, r7, r4
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	2145      	movs	r1, #69	; 0x45
 8003850:	5c52      	ldrb	r2, [r2, r1]
 8003852:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	68b9      	ldr	r1, [r7, #8]
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	0018      	movs	r0, r3
 800385c:	f000 f8e3 	bl	8003a26 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003860:	193b      	adds	r3, r7, r4
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b25b      	sxtb	r3, r3
 8003866:	3301      	adds	r3, #1
 8003868:	d111      	bne.n	800388e <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	2b00      	cmp	r3, #0
 8003870:	d016      	beq.n	80038a0 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	3324      	adds	r3, #36	; 0x24
 8003876:	0018      	movs	r0, r3
 8003878:	f000 fe30 	bl	80044dc <xTaskRemoveFromEventList>
 800387c:	1e03      	subs	r3, r0, #0
 800387e:	d00f      	beq.n	80038a0 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00c      	beq.n	80038a0 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	e008      	b.n	80038a0 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800388e:	2313      	movs	r3, #19
 8003890:	18fb      	adds	r3, r7, r3
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	3301      	adds	r3, #1
 8003896:	b2db      	uxtb	r3, r3
 8003898:	b259      	sxtb	r1, r3
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	2245      	movs	r2, #69	; 0x45
 800389e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80038a0:	2301      	movs	r3, #1
 80038a2:	61fb      	str	r3, [r7, #28]
		{
 80038a4:	e001      	b.n	80038aa <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80038a6:	2300      	movs	r3, #0
 80038a8:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	0018      	movs	r0, r3
 80038ae:	f001 fc17 	bl	80050e0 <vClearInterruptMaskFromISR>

	return xReturn;
 80038b2:	69fb      	ldr	r3, [r7, #28]
}
 80038b4:	0018      	movs	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b009      	add	sp, #36	; 0x24
 80038ba:	bd90      	pop	{r4, r7, pc}

080038bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08a      	sub	sp, #40	; 0x28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80038c8:	2300      	movs	r3, #0
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80038d0:	6a3b      	ldr	r3, [r7, #32]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <xQueueReceive+0x1e>
 80038d6:	b672      	cpsid	i
 80038d8:	e7fe      	b.n	80038d8 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d103      	bne.n	80038e8 <xQueueReceive+0x2c>
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <xQueueReceive+0x30>
 80038e8:	2301      	movs	r3, #1
 80038ea:	e000      	b.n	80038ee <xQueueReceive+0x32>
 80038ec:	2300      	movs	r3, #0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d101      	bne.n	80038f6 <xQueueReceive+0x3a>
 80038f2:	b672      	cpsid	i
 80038f4:	e7fe      	b.n	80038f4 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80038f6:	f000 ff89 	bl	800480c <xTaskGetSchedulerState>
 80038fa:	1e03      	subs	r3, r0, #0
 80038fc:	d102      	bne.n	8003904 <xQueueReceive+0x48>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <xQueueReceive+0x4c>
 8003904:	2301      	movs	r3, #1
 8003906:	e000      	b.n	800390a <xQueueReceive+0x4e>
 8003908:	2300      	movs	r3, #0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <xQueueReceive+0x56>
 800390e:	b672      	cpsid	i
 8003910:	e7fe      	b.n	8003910 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003912:	f001 fbb5 	bl	8005080 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d01a      	beq.n	8003958 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	0011      	movs	r1, r2
 8003928:	0018      	movs	r0, r3
 800392a:	f000 f8e7 	bl	8003afc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	1e5a      	subs	r2, r3, #1
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003936:	6a3b      	ldr	r3, [r7, #32]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d008      	beq.n	8003950 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	3310      	adds	r3, #16
 8003942:	0018      	movs	r0, r3
 8003944:	f000 fdca 	bl	80044dc <xTaskRemoveFromEventList>
 8003948:	1e03      	subs	r3, r0, #0
 800394a:	d001      	beq.n	8003950 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800394c:	f001 fb88 	bl	8005060 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003950:	f001 fba8 	bl	80050a4 <vPortExitCritical>
				return pdPASS;
 8003954:	2301      	movs	r3, #1
 8003956:	e062      	b.n	8003a1e <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d103      	bne.n	8003966 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800395e:	f001 fba1 	bl	80050a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003962:	2300      	movs	r3, #0
 8003964:	e05b      	b.n	8003a1e <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003968:	2b00      	cmp	r3, #0
 800396a:	d106      	bne.n	800397a <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800396c:	2314      	movs	r3, #20
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	0018      	movs	r0, r3
 8003972:	f000 fe0f 	bl	8004594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003976:	2301      	movs	r3, #1
 8003978:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800397a:	f001 fb93 	bl	80050a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800397e:	f000 fbbd 	bl	80040fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003982:	f001 fb7d 	bl	8005080 <vPortEnterCritical>
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	2244      	movs	r2, #68	; 0x44
 800398a:	5c9b      	ldrb	r3, [r3, r2]
 800398c:	b25b      	sxtb	r3, r3
 800398e:	3301      	adds	r3, #1
 8003990:	d103      	bne.n	800399a <xQueueReceive+0xde>
 8003992:	6a3b      	ldr	r3, [r7, #32]
 8003994:	2244      	movs	r2, #68	; 0x44
 8003996:	2100      	movs	r1, #0
 8003998:	5499      	strb	r1, [r3, r2]
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	2245      	movs	r2, #69	; 0x45
 800399e:	5c9b      	ldrb	r3, [r3, r2]
 80039a0:	b25b      	sxtb	r3, r3
 80039a2:	3301      	adds	r3, #1
 80039a4:	d103      	bne.n	80039ae <xQueueReceive+0xf2>
 80039a6:	6a3b      	ldr	r3, [r7, #32]
 80039a8:	2245      	movs	r2, #69	; 0x45
 80039aa:	2100      	movs	r1, #0
 80039ac:	5499      	strb	r1, [r3, r2]
 80039ae:	f001 fb79 	bl	80050a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80039b2:	1d3a      	adds	r2, r7, #4
 80039b4:	2314      	movs	r3, #20
 80039b6:	18fb      	adds	r3, r7, r3
 80039b8:	0011      	movs	r1, r2
 80039ba:	0018      	movs	r0, r3
 80039bc:	f000 fdfe 	bl	80045bc <xTaskCheckForTimeOut>
 80039c0:	1e03      	subs	r3, r0, #0
 80039c2:	d11e      	bne.n	8003a02 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80039c4:	6a3b      	ldr	r3, [r7, #32]
 80039c6:	0018      	movs	r0, r3
 80039c8:	f000 f91c 	bl	8003c04 <prvIsQueueEmpty>
 80039cc:	1e03      	subs	r3, r0, #0
 80039ce:	d011      	beq.n	80039f4 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	3324      	adds	r3, #36	; 0x24
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	0011      	movs	r1, r2
 80039d8:	0018      	movs	r0, r3
 80039da:	f000 fd3b 	bl	8004454 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	0018      	movs	r0, r3
 80039e2:	f000 f8b1 	bl	8003b48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80039e6:	f000 fb95 	bl	8004114 <xTaskResumeAll>
 80039ea:	1e03      	subs	r3, r0, #0
 80039ec:	d191      	bne.n	8003912 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80039ee:	f001 fb37 	bl	8005060 <vPortYield>
 80039f2:	e78e      	b.n	8003912 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 f8a6 	bl	8003b48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80039fc:	f000 fb8a 	bl	8004114 <xTaskResumeAll>
 8003a00:	e787      	b.n	8003912 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003a02:	6a3b      	ldr	r3, [r7, #32]
 8003a04:	0018      	movs	r0, r3
 8003a06:	f000 f89f 	bl	8003b48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a0a:	f000 fb83 	bl	8004114 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	0018      	movs	r0, r3
 8003a12:	f000 f8f7 	bl	8003c04 <prvIsQueueEmpty>
 8003a16:	1e03      	subs	r3, r0, #0
 8003a18:	d100      	bne.n	8003a1c <xQueueReceive+0x160>
 8003a1a:	e77a      	b.n	8003912 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003a1c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003a1e:	0018      	movs	r0, r3
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b00a      	add	sp, #40	; 0x28
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b086      	sub	sp, #24
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003a32:	2300      	movs	r3, #0
 8003a34:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10e      	bne.n	8003a62 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d14e      	bne.n	8003aea <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	0018      	movs	r0, r3
 8003a52:	f000 fef7 	bl	8004844 <xTaskPriorityDisinherit>
 8003a56:	0003      	movs	r3, r0
 8003a58:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	605a      	str	r2, [r3, #4]
 8003a60:	e043      	b.n	8003aea <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d119      	bne.n	8003a9c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6898      	ldr	r0, [r3, #8]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	0019      	movs	r1, r3
 8003a74:	f001 fcb0 	bl	80053d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	18d2      	adds	r2, r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	689a      	ldr	r2, [r3, #8]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d32b      	bcc.n	8003aea <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	609a      	str	r2, [r3, #8]
 8003a9a:	e026      	b.n	8003aea <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	68d8      	ldr	r0, [r3, #12]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	0019      	movs	r1, r3
 8003aa8:	f001 fc96 	bl	80053d8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	68da      	ldr	r2, [r3, #12]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab4:	425b      	negs	r3, r3
 8003ab6:	18d2      	adds	r2, r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d207      	bcs.n	8003ad8 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	425b      	negs	r3, r3
 8003ad2:	18d2      	adds	r2, r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d105      	bne.n	8003aea <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d002      	beq.n	8003aea <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003af2:	697b      	ldr	r3, [r7, #20]
}
 8003af4:	0018      	movs	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b006      	add	sp, #24
 8003afa:	bd80      	pop	{r7, pc}

08003afc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d018      	beq.n	8003b40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	18d2      	adds	r2, r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68da      	ldr	r2, [r3, #12]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d303      	bcc.n	8003b30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68d9      	ldr	r1, [r3, #12]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	f001 fc4c 	bl	80053d8 <memcpy>
	}
}
 8003b40:	46c0      	nop			; (mov r8, r8)
 8003b42:	46bd      	mov	sp, r7
 8003b44:	b002      	add	sp, #8
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003b50:	f001 fa96 	bl	8005080 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003b54:	230f      	movs	r3, #15
 8003b56:	18fb      	adds	r3, r7, r3
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	2145      	movs	r1, #69	; 0x45
 8003b5c:	5c52      	ldrb	r2, [r2, r1]
 8003b5e:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003b60:	e013      	b.n	8003b8a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d016      	beq.n	8003b98 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3324      	adds	r3, #36	; 0x24
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f000 fcb4 	bl	80044dc <xTaskRemoveFromEventList>
 8003b74:	1e03      	subs	r3, r0, #0
 8003b76:	d001      	beq.n	8003b7c <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003b78:	f000 fd70 	bl	800465c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003b7c:	210f      	movs	r1, #15
 8003b7e:	187b      	adds	r3, r7, r1
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	187b      	adds	r3, r7, r1
 8003b88:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003b8a:	230f      	movs	r3, #15
 8003b8c:	18fb      	adds	r3, r7, r3
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	b25b      	sxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	dce5      	bgt.n	8003b62 <prvUnlockQueue+0x1a>
 8003b96:	e000      	b.n	8003b9a <prvUnlockQueue+0x52>
					break;
 8003b98:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2245      	movs	r2, #69	; 0x45
 8003b9e:	21ff      	movs	r1, #255	; 0xff
 8003ba0:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8003ba2:	f001 fa7f 	bl	80050a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003ba6:	f001 fa6b 	bl	8005080 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003baa:	230e      	movs	r3, #14
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	2144      	movs	r1, #68	; 0x44
 8003bb2:	5c52      	ldrb	r2, [r2, r1]
 8003bb4:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003bb6:	e013      	b.n	8003be0 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d016      	beq.n	8003bee <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	3310      	adds	r3, #16
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f000 fc89 	bl	80044dc <xTaskRemoveFromEventList>
 8003bca:	1e03      	subs	r3, r0, #0
 8003bcc:	d001      	beq.n	8003bd2 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8003bce:	f000 fd45 	bl	800465c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003bd2:	210e      	movs	r1, #14
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	b2da      	uxtb	r2, r3
 8003bdc:	187b      	adds	r3, r7, r1
 8003bde:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003be0:	230e      	movs	r3, #14
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	b25b      	sxtb	r3, r3
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	dce5      	bgt.n	8003bb8 <prvUnlockQueue+0x70>
 8003bec:	e000      	b.n	8003bf0 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8003bee:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2244      	movs	r2, #68	; 0x44
 8003bf4:	21ff      	movs	r1, #255	; 0xff
 8003bf6:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8003bf8:	f001 fa54 	bl	80050a4 <vPortExitCritical>
}
 8003bfc:	46c0      	nop			; (mov r8, r8)
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b004      	add	sp, #16
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003c0c:	f001 fa38 	bl	8005080 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d102      	bne.n	8003c1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	60fb      	str	r3, [r7, #12]
 8003c1c:	e001      	b.n	8003c22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003c22:	f001 fa3f 	bl	80050a4 <vPortExitCritical>

	return xReturn;
 8003c26:	68fb      	ldr	r3, [r7, #12]
}
 8003c28:	0018      	movs	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	b004      	add	sp, #16
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003c38:	f001 fa22 	bl	8005080 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d102      	bne.n	8003c4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	60fb      	str	r3, [r7, #12]
 8003c4c:	e001      	b.n	8003c52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003c52:	f001 fa27 	bl	80050a4 <vPortExitCritical>

	return xReturn;
 8003c56:	68fb      	ldr	r3, [r7, #12]
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b004      	add	sp, #16
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	e015      	b.n	8003c9c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003c70:	4b0e      	ldr	r3, [pc, #56]	; (8003cac <vQueueAddToRegistry+0x4c>)
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	00d2      	lsls	r2, r2, #3
 8003c76:	58d3      	ldr	r3, [r2, r3]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10c      	bne.n	8003c96 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003c7c:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <vQueueAddToRegistry+0x4c>)
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	00d2      	lsls	r2, r2, #3
 8003c82:	6839      	ldr	r1, [r7, #0]
 8003c84:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003c86:	4a09      	ldr	r2, [pc, #36]	; (8003cac <vQueueAddToRegistry+0x4c>)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	18d3      	adds	r3, r2, r3
 8003c8e:	3304      	adds	r3, #4
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003c94:	e006      	b.n	8003ca4 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2b07      	cmp	r3, #7
 8003ca0:	d9e6      	bls.n	8003c70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	46c0      	nop			; (mov r8, r8)
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b004      	add	sp, #16
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	2000175c 	.word	0x2000175c

08003cb0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003cc0:	f001 f9de 	bl	8005080 <vPortEnterCritical>
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	2244      	movs	r2, #68	; 0x44
 8003cc8:	5c9b      	ldrb	r3, [r3, r2]
 8003cca:	b25b      	sxtb	r3, r3
 8003ccc:	3301      	adds	r3, #1
 8003cce:	d103      	bne.n	8003cd8 <vQueueWaitForMessageRestricted+0x28>
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	2244      	movs	r2, #68	; 0x44
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	5499      	strb	r1, [r3, r2]
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	2245      	movs	r2, #69	; 0x45
 8003cdc:	5c9b      	ldrb	r3, [r3, r2]
 8003cde:	b25b      	sxtb	r3, r3
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	d103      	bne.n	8003cec <vQueueWaitForMessageRestricted+0x3c>
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2245      	movs	r2, #69	; 0x45
 8003ce8:	2100      	movs	r1, #0
 8003cea:	5499      	strb	r1, [r3, r2]
 8003cec:	f001 f9da 	bl	80050a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d106      	bne.n	8003d06 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	3324      	adds	r3, #36	; 0x24
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	68b9      	ldr	r1, [r7, #8]
 8003d00:	0018      	movs	r0, r3
 8003d02:	f000 fbc5 	bl	8004490 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f7ff ff1d 	bl	8003b48 <prvUnlockQueue>
	}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	46bd      	mov	sp, r7
 8003d12:	b006      	add	sp, #24
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003d16:	b590      	push	{r4, r7, lr}
 8003d18:	b08d      	sub	sp, #52	; 0x34
 8003d1a:	af04      	add	r7, sp, #16
 8003d1c:	60f8      	str	r0, [r7, #12]
 8003d1e:	60b9      	str	r1, [r7, #8]
 8003d20:	607a      	str	r2, [r7, #4]
 8003d22:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <xTaskCreateStatic+0x18>
 8003d2a:	b672      	cpsid	i
 8003d2c:	e7fe      	b.n	8003d2c <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8003d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <xTaskCreateStatic+0x22>
 8003d34:	b672      	cpsid	i
 8003d36:	e7fe      	b.n	8003d36 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003d38:	235c      	movs	r3, #92	; 0x5c
 8003d3a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	2b5c      	cmp	r3, #92	; 0x5c
 8003d40:	d001      	beq.n	8003d46 <xTaskCreateStatic+0x30>
 8003d42:	b672      	cpsid	i
 8003d44:	e7fe      	b.n	8003d44 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d020      	beq.n	8003d8e <xTaskCreateStatic+0x78>
 8003d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d01d      	beq.n	8003d8e <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d54:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d5a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	2259      	movs	r2, #89	; 0x59
 8003d60:	2102      	movs	r1, #2
 8003d62:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003d64:	683c      	ldr	r4, [r7, #0]
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	68b9      	ldr	r1, [r7, #8]
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	9303      	str	r3, [sp, #12]
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	9302      	str	r3, [sp, #8]
 8003d74:	2318      	movs	r3, #24
 8003d76:	18fb      	adds	r3, r7, r3
 8003d78:	9301      	str	r3, [sp, #4]
 8003d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	0023      	movs	r3, r4
 8003d80:	f000 f858 	bl	8003e34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	0018      	movs	r0, r3
 8003d88:	f000 f8d6 	bl	8003f38 <prvAddNewTaskToReadyList>
 8003d8c:	e001      	b.n	8003d92 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003d92:	69bb      	ldr	r3, [r7, #24]
	}
 8003d94:	0018      	movs	r0, r3
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b009      	add	sp, #36	; 0x24
 8003d9a:	bd90      	pop	{r4, r7, pc}

08003d9c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003d9c:	b590      	push	{r4, r7, lr}
 8003d9e:	b08d      	sub	sp, #52	; 0x34
 8003da0:	af04      	add	r7, sp, #16
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	603b      	str	r3, [r7, #0]
 8003da8:	1dbb      	adds	r3, r7, #6
 8003daa:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dac:	1dbb      	adds	r3, r7, #6
 8003dae:	881b      	ldrh	r3, [r3, #0]
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	0018      	movs	r0, r3
 8003db4:	f001 f9fc 	bl	80051b0 <pvPortMalloc>
 8003db8:	0003      	movs	r3, r0
 8003dba:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d010      	beq.n	8003de4 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003dc2:	205c      	movs	r0, #92	; 0x5c
 8003dc4:	f001 f9f4 	bl	80051b0 <pvPortMalloc>
 8003dc8:	0003      	movs	r3, r0
 8003dca:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d003      	beq.n	8003dda <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	631a      	str	r2, [r3, #48]	; 0x30
 8003dd8:	e006      	b.n	8003de8 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f001 fa75 	bl	80052cc <vPortFree>
 8003de2:	e001      	b.n	8003de8 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003de4:	2300      	movs	r3, #0
 8003de6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d01a      	beq.n	8003e24 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	2259      	movs	r2, #89	; 0x59
 8003df2:	2100      	movs	r1, #0
 8003df4:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003df6:	1dbb      	adds	r3, r7, #6
 8003df8:	881a      	ldrh	r2, [r3, #0]
 8003dfa:	683c      	ldr	r4, [r7, #0]
 8003dfc:	68b9      	ldr	r1, [r7, #8]
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	2300      	movs	r3, #0
 8003e02:	9303      	str	r3, [sp, #12]
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	9302      	str	r3, [sp, #8]
 8003e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e0a:	9301      	str	r3, [sp, #4]
 8003e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	0023      	movs	r3, r4
 8003e12:	f000 f80f 	bl	8003e34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f000 f88d 	bl	8003f38 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	61bb      	str	r3, [r7, #24]
 8003e22:	e002      	b.n	8003e2a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003e24:	2301      	movs	r3, #1
 8003e26:	425b      	negs	r3, r3
 8003e28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003e2a:	69bb      	ldr	r3, [r7, #24]
	}
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	b009      	add	sp, #36	; 0x24
 8003e32:	bd90      	pop	{r4, r7, pc}

08003e34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b086      	sub	sp, #24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
 8003e40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	001a      	movs	r2, r3
 8003e4c:	21a5      	movs	r1, #165	; 0xa5
 8003e4e:	f001 facc 	bl	80053ea <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4936      	ldr	r1, [pc, #216]	; (8003f34 <prvInitialiseNewTask+0x100>)
 8003e5a:	468c      	mov	ip, r1
 8003e5c:	4463      	add	r3, ip
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	18d3      	adds	r3, r2, r3
 8003e62:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	2207      	movs	r2, #7
 8003e68:	4393      	bics	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	2207      	movs	r2, #7
 8003e70:	4013      	ands	r3, r2
 8003e72:	d001      	beq.n	8003e78 <prvInitialiseNewTask+0x44>
 8003e74:	b672      	cpsid	i
 8003e76:	e7fe      	b.n	8003e76 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	e013      	b.n	8003ea6 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	18d3      	adds	r3, r2, r3
 8003e84:	7818      	ldrb	r0, [r3, #0]
 8003e86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e88:	2134      	movs	r1, #52	; 0x34
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	18d3      	adds	r3, r2, r3
 8003e8e:	185b      	adds	r3, r3, r1
 8003e90:	1c02      	adds	r2, r0, #0
 8003e92:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	18d3      	adds	r3, r2, r3
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d006      	beq.n	8003eae <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	617b      	str	r3, [r7, #20]
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2b0f      	cmp	r3, #15
 8003eaa:	d9e8      	bls.n	8003e7e <prvInitialiseNewTask+0x4a>
 8003eac:	e000      	b.n	8003eb0 <prvInitialiseNewTask+0x7c>
		{
			break;
 8003eae:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb2:	2243      	movs	r2, #67	; 0x43
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	2b37      	cmp	r3, #55	; 0x37
 8003ebc:	d901      	bls.n	8003ec2 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ebe:	2337      	movs	r3, #55	; 0x37
 8003ec0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec4:	6a3a      	ldr	r2, [r7, #32]
 8003ec6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eca:	6a3a      	ldr	r2, [r7, #32]
 8003ecc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	0018      	movs	r0, r3
 8003eda:	f7ff fa69 	bl	80033b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee0:	3318      	adds	r3, #24
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	f7ff fa64 	bl	80033b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	2238      	movs	r2, #56	; 0x38
 8003ef2:	1ad2      	subs	r2, r2, r3
 8003ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ef6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003efa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003efc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f00:	2200      	movs	r2, #0
 8003f02:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f06:	2258      	movs	r2, #88	; 0x58
 8003f08:	2100      	movs	r1, #0
 8003f0a:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	68f9      	ldr	r1, [r7, #12]
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	0018      	movs	r0, r3
 8003f14:	f001 f816 	bl	8004f44 <pxPortInitialiseStack>
 8003f18:	0002      	movs	r2, r0
 8003f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d002      	beq.n	8003f2a <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f2a:	46c0      	nop			; (mov r8, r8)
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	b006      	add	sp, #24
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	46c0      	nop			; (mov r8, r8)
 8003f34:	3fffffff 	.word	0x3fffffff

08003f38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003f40:	f001 f89e 	bl	8005080 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003f44:	4b2a      	ldr	r3, [pc, #168]	; (8003ff0 <prvAddNewTaskToReadyList+0xb8>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	4b29      	ldr	r3, [pc, #164]	; (8003ff0 <prvAddNewTaskToReadyList+0xb8>)
 8003f4c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003f4e:	4b29      	ldr	r3, [pc, #164]	; (8003ff4 <prvAddNewTaskToReadyList+0xbc>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d109      	bne.n	8003f6a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003f56:	4b27      	ldr	r3, [pc, #156]	; (8003ff4 <prvAddNewTaskToReadyList+0xbc>)
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003f5c:	4b24      	ldr	r3, [pc, #144]	; (8003ff0 <prvAddNewTaskToReadyList+0xb8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d110      	bne.n	8003f86 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003f64:	f000 fb94 	bl	8004690 <prvInitialiseTaskLists>
 8003f68:	e00d      	b.n	8003f86 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003f6a:	4b23      	ldr	r3, [pc, #140]	; (8003ff8 <prvAddNewTaskToReadyList+0xc0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d109      	bne.n	8003f86 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f72:	4b20      	ldr	r3, [pc, #128]	; (8003ff4 <prvAddNewTaskToReadyList+0xbc>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d802      	bhi.n	8003f86 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003f80:	4b1c      	ldr	r3, [pc, #112]	; (8003ff4 <prvAddNewTaskToReadyList+0xbc>)
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003f86:	4b1d      	ldr	r3, [pc, #116]	; (8003ffc <prvAddNewTaskToReadyList+0xc4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	1c5a      	adds	r2, r3, #1
 8003f8c:	4b1b      	ldr	r3, [pc, #108]	; (8003ffc <prvAddNewTaskToReadyList+0xc4>)
 8003f8e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003f90:	4b1a      	ldr	r3, [pc, #104]	; (8003ffc <prvAddNewTaskToReadyList+0xc4>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f9c:	4b18      	ldr	r3, [pc, #96]	; (8004000 <prvAddNewTaskToReadyList+0xc8>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d903      	bls.n	8003fac <prvAddNewTaskToReadyList+0x74>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa8:	4b15      	ldr	r3, [pc, #84]	; (8004000 <prvAddNewTaskToReadyList+0xc8>)
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb0:	0013      	movs	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	189b      	adds	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4a12      	ldr	r2, [pc, #72]	; (8004004 <prvAddNewTaskToReadyList+0xcc>)
 8003fba:	189a      	adds	r2, r3, r2
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3304      	adds	r3, #4
 8003fc0:	0019      	movs	r1, r3
 8003fc2:	0010      	movs	r0, r2
 8003fc4:	f7ff f9ff 	bl	80033c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003fc8:	f001 f86c 	bl	80050a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003fcc:	4b0a      	ldr	r3, [pc, #40]	; (8003ff8 <prvAddNewTaskToReadyList+0xc0>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d008      	beq.n	8003fe6 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003fd4:	4b07      	ldr	r3, [pc, #28]	; (8003ff4 <prvAddNewTaskToReadyList+0xbc>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d201      	bcs.n	8003fe6 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003fe2:	f001 f83d 	bl	8005060 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	b002      	add	sp, #8
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	46c0      	nop			; (mov r8, r8)
 8003ff0:	200008bc 	.word	0x200008bc
 8003ff4:	200003e8 	.word	0x200003e8
 8003ff8:	200008c8 	.word	0x200008c8
 8003ffc:	200008d8 	.word	0x200008d8
 8004000:	200008c4 	.word	0x200008c4
 8004004:	200003ec 	.word	0x200003ec

08004008 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004010:	2300      	movs	r3, #0
 8004012:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d010      	beq.n	800403c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800401a:	4b0d      	ldr	r3, [pc, #52]	; (8004050 <vTaskDelay+0x48>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <vTaskDelay+0x1e>
 8004022:	b672      	cpsid	i
 8004024:	e7fe      	b.n	8004024 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004026:	f000 f869 	bl	80040fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2100      	movs	r1, #0
 800402e:	0018      	movs	r0, r3
 8004030:	f000 fc64 	bl	80048fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004034:	f000 f86e 	bl	8004114 <xTaskResumeAll>
 8004038:	0003      	movs	r3, r0
 800403a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8004042:	f001 f80d 	bl	8005060 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004046:	46c0      	nop			; (mov r8, r8)
 8004048:	46bd      	mov	sp, r7
 800404a:	b004      	add	sp, #16
 800404c:	bd80      	pop	{r7, pc}
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	200008e4 	.word	0x200008e4

08004054 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004054:	b590      	push	{r4, r7, lr}
 8004056:	b089      	sub	sp, #36	; 0x24
 8004058:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800405a:	2300      	movs	r3, #0
 800405c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800405e:	2300      	movs	r3, #0
 8004060:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004062:	003a      	movs	r2, r7
 8004064:	1d39      	adds	r1, r7, #4
 8004066:	2308      	movs	r3, #8
 8004068:	18fb      	adds	r3, r7, r3
 800406a:	0018      	movs	r0, r3
 800406c:	f7ff f952 	bl	8003314 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004070:	683c      	ldr	r4, [r7, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	491b      	ldr	r1, [pc, #108]	; (80040e4 <vTaskStartScheduler+0x90>)
 8004078:	481b      	ldr	r0, [pc, #108]	; (80040e8 <vTaskStartScheduler+0x94>)
 800407a:	9202      	str	r2, [sp, #8]
 800407c:	9301      	str	r3, [sp, #4]
 800407e:	2300      	movs	r3, #0
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	2300      	movs	r3, #0
 8004084:	0022      	movs	r2, r4
 8004086:	f7ff fe46 	bl	8003d16 <xTaskCreateStatic>
 800408a:	0002      	movs	r2, r0
 800408c:	4b17      	ldr	r3, [pc, #92]	; (80040ec <vTaskStartScheduler+0x98>)
 800408e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004090:	4b16      	ldr	r3, [pc, #88]	; (80040ec <vTaskStartScheduler+0x98>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d002      	beq.n	800409e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004098:	2301      	movs	r3, #1
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	e001      	b.n	80040a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800409e:	2300      	movs	r3, #0
 80040a0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d103      	bne.n	80040b0 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 80040a8:	f000 fc7c 	bl	80049a4 <xTimerCreateTimerTask>
 80040ac:	0003      	movs	r3, r0
 80040ae:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d10d      	bne.n	80040d2 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80040b6:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80040b8:	4b0d      	ldr	r3, [pc, #52]	; (80040f0 <vTaskStartScheduler+0x9c>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	4252      	negs	r2, r2
 80040be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80040c0:	4b0c      	ldr	r3, [pc, #48]	; (80040f4 <vTaskStartScheduler+0xa0>)
 80040c2:	2201      	movs	r2, #1
 80040c4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80040c6:	4b0c      	ldr	r3, [pc, #48]	; (80040f8 <vTaskStartScheduler+0xa4>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80040cc:	f000 ffa4 	bl	8005018 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80040d0:	e004      	b.n	80040dc <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	3301      	adds	r3, #1
 80040d6:	d101      	bne.n	80040dc <vTaskStartScheduler+0x88>
 80040d8:	b672      	cpsid	i
 80040da:	e7fe      	b.n	80040da <vTaskStartScheduler+0x86>
}
 80040dc:	46c0      	nop			; (mov r8, r8)
 80040de:	46bd      	mov	sp, r7
 80040e0:	b005      	add	sp, #20
 80040e2:	bd90      	pop	{r4, r7, pc}
 80040e4:	0800544c 	.word	0x0800544c
 80040e8:	08004671 	.word	0x08004671
 80040ec:	200008e0 	.word	0x200008e0
 80040f0:	200008dc 	.word	0x200008dc
 80040f4:	200008c8 	.word	0x200008c8
 80040f8:	200008c0 	.word	0x200008c0

080040fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004100:	4b03      	ldr	r3, [pc, #12]	; (8004110 <vTaskSuspendAll+0x14>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	1c5a      	adds	r2, r3, #1
 8004106:	4b02      	ldr	r3, [pc, #8]	; (8004110 <vTaskSuspendAll+0x14>)
 8004108:	601a      	str	r2, [r3, #0]
}
 800410a:	46c0      	nop			; (mov r8, r8)
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	200008e4 	.word	0x200008e4

08004114 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800411e:	2300      	movs	r3, #0
 8004120:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004122:	4b3a      	ldr	r3, [pc, #232]	; (800420c <xTaskResumeAll+0xf8>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <xTaskResumeAll+0x1a>
 800412a:	b672      	cpsid	i
 800412c:	e7fe      	b.n	800412c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800412e:	f000 ffa7 	bl	8005080 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004132:	4b36      	ldr	r3, [pc, #216]	; (800420c <xTaskResumeAll+0xf8>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	1e5a      	subs	r2, r3, #1
 8004138:	4b34      	ldr	r3, [pc, #208]	; (800420c <xTaskResumeAll+0xf8>)
 800413a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800413c:	4b33      	ldr	r3, [pc, #204]	; (800420c <xTaskResumeAll+0xf8>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d15b      	bne.n	80041fc <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004144:	4b32      	ldr	r3, [pc, #200]	; (8004210 <xTaskResumeAll+0xfc>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d057      	beq.n	80041fc <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800414c:	e02f      	b.n	80041ae <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800414e:	4b31      	ldr	r3, [pc, #196]	; (8004214 <xTaskResumeAll+0x100>)
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	3318      	adds	r3, #24
 800415a:	0018      	movs	r0, r3
 800415c:	f7ff f98b 	bl	8003476 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	3304      	adds	r3, #4
 8004164:	0018      	movs	r0, r3
 8004166:	f7ff f986 	bl	8003476 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800416e:	4b2a      	ldr	r3, [pc, #168]	; (8004218 <xTaskResumeAll+0x104>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	429a      	cmp	r2, r3
 8004174:	d903      	bls.n	800417e <xTaskResumeAll+0x6a>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800417a:	4b27      	ldr	r3, [pc, #156]	; (8004218 <xTaskResumeAll+0x104>)
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004182:	0013      	movs	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	189b      	adds	r3, r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4a24      	ldr	r2, [pc, #144]	; (800421c <xTaskResumeAll+0x108>)
 800418c:	189a      	adds	r2, r3, r2
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	3304      	adds	r3, #4
 8004192:	0019      	movs	r1, r3
 8004194:	0010      	movs	r0, r2
 8004196:	f7ff f916 	bl	80033c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800419e:	4b20      	ldr	r3, [pc, #128]	; (8004220 <xTaskResumeAll+0x10c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d302      	bcc.n	80041ae <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 80041a8:	4b1e      	ldr	r3, [pc, #120]	; (8004224 <xTaskResumeAll+0x110>)
 80041aa:	2201      	movs	r2, #1
 80041ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80041ae:	4b19      	ldr	r3, [pc, #100]	; (8004214 <xTaskResumeAll+0x100>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1cb      	bne.n	800414e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80041bc:	f000 fb02 	bl	80047c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80041c0:	4b19      	ldr	r3, [pc, #100]	; (8004228 <xTaskResumeAll+0x114>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00f      	beq.n	80041ec <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80041cc:	f000 f83c 	bl	8004248 <xTaskIncrementTick>
 80041d0:	1e03      	subs	r3, r0, #0
 80041d2:	d002      	beq.n	80041da <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 80041d4:	4b13      	ldr	r3, [pc, #76]	; (8004224 <xTaskResumeAll+0x110>)
 80041d6:	2201      	movs	r2, #1
 80041d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	3b01      	subs	r3, #1
 80041de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1f2      	bne.n	80041cc <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 80041e6:	4b10      	ldr	r3, [pc, #64]	; (8004228 <xTaskResumeAll+0x114>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80041ec:	4b0d      	ldr	r3, [pc, #52]	; (8004224 <xTaskResumeAll+0x110>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80041f4:	2301      	movs	r3, #1
 80041f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80041f8:	f000 ff32 	bl	8005060 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80041fc:	f000 ff52 	bl	80050a4 <vPortExitCritical>

	return xAlreadyYielded;
 8004200:	68bb      	ldr	r3, [r7, #8]
}
 8004202:	0018      	movs	r0, r3
 8004204:	46bd      	mov	sp, r7
 8004206:	b004      	add	sp, #16
 8004208:	bd80      	pop	{r7, pc}
 800420a:	46c0      	nop			; (mov r8, r8)
 800420c:	200008e4 	.word	0x200008e4
 8004210:	200008bc 	.word	0x200008bc
 8004214:	2000087c 	.word	0x2000087c
 8004218:	200008c4 	.word	0x200008c4
 800421c:	200003ec 	.word	0x200003ec
 8004220:	200003e8 	.word	0x200003e8
 8004224:	200008d0 	.word	0x200008d0
 8004228:	200008cc 	.word	0x200008cc

0800422c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004232:	4b04      	ldr	r3, [pc, #16]	; (8004244 <xTaskGetTickCount+0x18>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004238:	687b      	ldr	r3, [r7, #4]
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b002      	add	sp, #8
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	200008c0 	.word	0x200008c0

08004248 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800424e:	2300      	movs	r3, #0
 8004250:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004252:	4b4c      	ldr	r3, [pc, #304]	; (8004384 <xTaskIncrementTick+0x13c>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d000      	beq.n	800425c <xTaskIncrementTick+0x14>
 800425a:	e083      	b.n	8004364 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800425c:	4b4a      	ldr	r3, [pc, #296]	; (8004388 <xTaskIncrementTick+0x140>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	3301      	adds	r3, #1
 8004262:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004264:	4b48      	ldr	r3, [pc, #288]	; (8004388 <xTaskIncrementTick+0x140>)
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d117      	bne.n	80042a0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004270:	4b46      	ldr	r3, [pc, #280]	; (800438c <xTaskIncrementTick+0x144>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <xTaskIncrementTick+0x36>
 800427a:	b672      	cpsid	i
 800427c:	e7fe      	b.n	800427c <xTaskIncrementTick+0x34>
 800427e:	4b43      	ldr	r3, [pc, #268]	; (800438c <xTaskIncrementTick+0x144>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	4b42      	ldr	r3, [pc, #264]	; (8004390 <xTaskIncrementTick+0x148>)
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	4b40      	ldr	r3, [pc, #256]	; (800438c <xTaskIncrementTick+0x144>)
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	4b40      	ldr	r3, [pc, #256]	; (8004390 <xTaskIncrementTick+0x148>)
 800428e:	68fa      	ldr	r2, [r7, #12]
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	4b40      	ldr	r3, [pc, #256]	; (8004394 <xTaskIncrementTick+0x14c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	4b3e      	ldr	r3, [pc, #248]	; (8004394 <xTaskIncrementTick+0x14c>)
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	f000 fa92 	bl	80047c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80042a0:	4b3d      	ldr	r3, [pc, #244]	; (8004398 <xTaskIncrementTick+0x150>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d34e      	bcc.n	8004348 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042aa:	4b38      	ldr	r3, [pc, #224]	; (800438c <xTaskIncrementTick+0x144>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d101      	bne.n	80042b8 <xTaskIncrementTick+0x70>
 80042b4:	2301      	movs	r3, #1
 80042b6:	e000      	b.n	80042ba <xTaskIncrementTick+0x72>
 80042b8:	2300      	movs	r3, #0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d004      	beq.n	80042c8 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042be:	4b36      	ldr	r3, [pc, #216]	; (8004398 <xTaskIncrementTick+0x150>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	4252      	negs	r2, r2
 80042c4:	601a      	str	r2, [r3, #0]
					break;
 80042c6:	e03f      	b.n	8004348 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80042c8:	4b30      	ldr	r3, [pc, #192]	; (800438c <xTaskIncrementTick+0x144>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d203      	bcs.n	80042e8 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80042e0:	4b2d      	ldr	r3, [pc, #180]	; (8004398 <xTaskIncrementTick+0x150>)
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	601a      	str	r2, [r3, #0]
						break;
 80042e6:	e02f      	b.n	8004348 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	3304      	adds	r3, #4
 80042ec:	0018      	movs	r0, r3
 80042ee:	f7ff f8c2 	bl	8003476 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d004      	beq.n	8004304 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	3318      	adds	r3, #24
 80042fe:	0018      	movs	r0, r3
 8004300:	f7ff f8b9 	bl	8003476 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004308:	4b24      	ldr	r3, [pc, #144]	; (800439c <xTaskIncrementTick+0x154>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	429a      	cmp	r2, r3
 800430e:	d903      	bls.n	8004318 <xTaskIncrementTick+0xd0>
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004314:	4b21      	ldr	r3, [pc, #132]	; (800439c <xTaskIncrementTick+0x154>)
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800431c:	0013      	movs	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	189b      	adds	r3, r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4a1e      	ldr	r2, [pc, #120]	; (80043a0 <xTaskIncrementTick+0x158>)
 8004326:	189a      	adds	r2, r3, r2
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	3304      	adds	r3, #4
 800432c:	0019      	movs	r1, r3
 800432e:	0010      	movs	r0, r2
 8004330:	f7ff f849 	bl	80033c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004338:	4b1a      	ldr	r3, [pc, #104]	; (80043a4 <xTaskIncrementTick+0x15c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433e:	429a      	cmp	r2, r3
 8004340:	d3b3      	bcc.n	80042aa <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004342:	2301      	movs	r3, #1
 8004344:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004346:	e7b0      	b.n	80042aa <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004348:	4b16      	ldr	r3, [pc, #88]	; (80043a4 <xTaskIncrementTick+0x15c>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800434e:	4914      	ldr	r1, [pc, #80]	; (80043a0 <xTaskIncrementTick+0x158>)
 8004350:	0013      	movs	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	189b      	adds	r3, r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	585b      	ldr	r3, [r3, r1]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d907      	bls.n	800436e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800435e:	2301      	movs	r3, #1
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	e004      	b.n	800436e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004364:	4b10      	ldr	r3, [pc, #64]	; (80043a8 <xTaskIncrementTick+0x160>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	1c5a      	adds	r2, r3, #1
 800436a:	4b0f      	ldr	r3, [pc, #60]	; (80043a8 <xTaskIncrementTick+0x160>)
 800436c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800436e:	4b0f      	ldr	r3, [pc, #60]	; (80043ac <xTaskIncrementTick+0x164>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8004376:	2301      	movs	r3, #1
 8004378:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800437a:	697b      	ldr	r3, [r7, #20]
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b006      	add	sp, #24
 8004382:	bd80      	pop	{r7, pc}
 8004384:	200008e4 	.word	0x200008e4
 8004388:	200008c0 	.word	0x200008c0
 800438c:	20000874 	.word	0x20000874
 8004390:	20000878 	.word	0x20000878
 8004394:	200008d4 	.word	0x200008d4
 8004398:	200008dc 	.word	0x200008dc
 800439c:	200008c4 	.word	0x200008c4
 80043a0:	200003ec 	.word	0x200003ec
 80043a4:	200003e8 	.word	0x200003e8
 80043a8:	200008cc 	.word	0x200008cc
 80043ac:	200008d0 	.word	0x200008d0

080043b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80043b6:	4b22      	ldr	r3, [pc, #136]	; (8004440 <vTaskSwitchContext+0x90>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043be:	4b21      	ldr	r3, [pc, #132]	; (8004444 <vTaskSwitchContext+0x94>)
 80043c0:	2201      	movs	r2, #1
 80043c2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043c4:	e037      	b.n	8004436 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 80043c6:	4b1f      	ldr	r3, [pc, #124]	; (8004444 <vTaskSwitchContext+0x94>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80043cc:	4b1e      	ldr	r3, [pc, #120]	; (8004448 <vTaskSwitchContext+0x98>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	607b      	str	r3, [r7, #4]
 80043d2:	e007      	b.n	80043e4 <vTaskSwitchContext+0x34>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <vTaskSwitchContext+0x2e>
 80043da:	b672      	cpsid	i
 80043dc:	e7fe      	b.n	80043dc <vTaskSwitchContext+0x2c>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	607b      	str	r3, [r7, #4]
 80043e4:	4919      	ldr	r1, [pc, #100]	; (800444c <vTaskSwitchContext+0x9c>)
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	0013      	movs	r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	189b      	adds	r3, r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	585b      	ldr	r3, [r3, r1]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d0ee      	beq.n	80043d4 <vTaskSwitchContext+0x24>
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	0013      	movs	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	189b      	adds	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4a12      	ldr	r2, [pc, #72]	; (800444c <vTaskSwitchContext+0x9c>)
 8004402:	189b      	adds	r3, r3, r2
 8004404:	603b      	str	r3, [r7, #0]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	605a      	str	r2, [r3, #4]
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	3308      	adds	r3, #8
 8004418:	429a      	cmp	r2, r3
 800441a:	d104      	bne.n	8004426 <vTaskSwitchContext+0x76>
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	605a      	str	r2, [r3, #4]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	4b08      	ldr	r3, [pc, #32]	; (8004450 <vTaskSwitchContext+0xa0>)
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	4b05      	ldr	r3, [pc, #20]	; (8004448 <vTaskSwitchContext+0x98>)
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	601a      	str	r2, [r3, #0]
}
 8004436:	46c0      	nop			; (mov r8, r8)
 8004438:	46bd      	mov	sp, r7
 800443a:	b002      	add	sp, #8
 800443c:	bd80      	pop	{r7, pc}
 800443e:	46c0      	nop			; (mov r8, r8)
 8004440:	200008e4 	.word	0x200008e4
 8004444:	200008d0 	.word	0x200008d0
 8004448:	200008c4 	.word	0x200008c4
 800444c:	200003ec 	.word	0x200003ec
 8004450:	200003e8 	.word	0x200003e8

08004454 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <vTaskPlaceOnEventList+0x14>
 8004464:	b672      	cpsid	i
 8004466:	e7fe      	b.n	8004466 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004468:	4b08      	ldr	r3, [pc, #32]	; (800448c <vTaskPlaceOnEventList+0x38>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3318      	adds	r3, #24
 800446e:	001a      	movs	r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	0011      	movs	r1, r2
 8004474:	0018      	movs	r0, r3
 8004476:	f7fe ffc8 	bl	800340a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2101      	movs	r1, #1
 800447e:	0018      	movs	r0, r3
 8004480:	f000 fa3c 	bl	80048fc <prvAddCurrentTaskToDelayedList>
}
 8004484:	46c0      	nop			; (mov r8, r8)
 8004486:	46bd      	mov	sp, r7
 8004488:	b002      	add	sp, #8
 800448a:	bd80      	pop	{r7, pc}
 800448c:	200003e8 	.word	0x200003e8

08004490 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <vTaskPlaceOnEventListRestricted+0x16>
 80044a2:	b672      	cpsid	i
 80044a4:	e7fe      	b.n	80044a4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80044a6:	4b0c      	ldr	r3, [pc, #48]	; (80044d8 <vTaskPlaceOnEventListRestricted+0x48>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3318      	adds	r3, #24
 80044ac:	001a      	movs	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	0011      	movs	r1, r2
 80044b2:	0018      	movs	r0, r3
 80044b4:	f7fe ff87 	bl	80033c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 80044be:	2301      	movs	r3, #1
 80044c0:	425b      	negs	r3, r3
 80044c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	0011      	movs	r1, r2
 80044ca:	0018      	movs	r0, r3
 80044cc:	f000 fa16 	bl	80048fc <prvAddCurrentTaskToDelayedList>
	}
 80044d0:	46c0      	nop			; (mov r8, r8)
 80044d2:	46bd      	mov	sp, r7
 80044d4:	b004      	add	sp, #16
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	200003e8 	.word	0x200003e8

080044dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <xTaskRemoveFromEventList+0x1a>
 80044f2:	b672      	cpsid	i
 80044f4:	e7fe      	b.n	80044f4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	3318      	adds	r3, #24
 80044fa:	0018      	movs	r0, r3
 80044fc:	f7fe ffbb 	bl	8003476 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004500:	4b1e      	ldr	r3, [pc, #120]	; (800457c <xTaskRemoveFromEventList+0xa0>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d11d      	bne.n	8004544 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	3304      	adds	r3, #4
 800450c:	0018      	movs	r0, r3
 800450e:	f7fe ffb2 	bl	8003476 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004516:	4b1a      	ldr	r3, [pc, #104]	; (8004580 <xTaskRemoveFromEventList+0xa4>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d903      	bls.n	8004526 <xTaskRemoveFromEventList+0x4a>
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004522:	4b17      	ldr	r3, [pc, #92]	; (8004580 <xTaskRemoveFromEventList+0xa4>)
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800452a:	0013      	movs	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	189b      	adds	r3, r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	4a14      	ldr	r2, [pc, #80]	; (8004584 <xTaskRemoveFromEventList+0xa8>)
 8004534:	189a      	adds	r2, r3, r2
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	3304      	adds	r3, #4
 800453a:	0019      	movs	r1, r3
 800453c:	0010      	movs	r0, r2
 800453e:	f7fe ff42 	bl	80033c6 <vListInsertEnd>
 8004542:	e007      	b.n	8004554 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	3318      	adds	r3, #24
 8004548:	001a      	movs	r2, r3
 800454a:	4b0f      	ldr	r3, [pc, #60]	; (8004588 <xTaskRemoveFromEventList+0xac>)
 800454c:	0011      	movs	r1, r2
 800454e:	0018      	movs	r0, r3
 8004550:	f7fe ff39 	bl	80033c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004558:	4b0c      	ldr	r3, [pc, #48]	; (800458c <xTaskRemoveFromEventList+0xb0>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455e:	429a      	cmp	r2, r3
 8004560:	d905      	bls.n	800456e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004562:	2301      	movs	r3, #1
 8004564:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004566:	4b0a      	ldr	r3, [pc, #40]	; (8004590 <xTaskRemoveFromEventList+0xb4>)
 8004568:	2201      	movs	r2, #1
 800456a:	601a      	str	r2, [r3, #0]
 800456c:	e001      	b.n	8004572 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800456e:	2300      	movs	r3, #0
 8004570:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004572:	68fb      	ldr	r3, [r7, #12]
}
 8004574:	0018      	movs	r0, r3
 8004576:	46bd      	mov	sp, r7
 8004578:	b004      	add	sp, #16
 800457a:	bd80      	pop	{r7, pc}
 800457c:	200008e4 	.word	0x200008e4
 8004580:	200008c4 	.word	0x200008c4
 8004584:	200003ec 	.word	0x200003ec
 8004588:	2000087c 	.word	0x2000087c
 800458c:	200003e8 	.word	0x200003e8
 8004590:	200008d0 	.word	0x200008d0

08004594 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800459c:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <vTaskInternalSetTimeOutState+0x20>)
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80045a4:	4b04      	ldr	r3, [pc, #16]	; (80045b8 <vTaskInternalSetTimeOutState+0x24>)
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	605a      	str	r2, [r3, #4]
}
 80045ac:	46c0      	nop			; (mov r8, r8)
 80045ae:	46bd      	mov	sp, r7
 80045b0:	b002      	add	sp, #8
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	200008d4 	.word	0x200008d4
 80045b8:	200008c0 	.word	0x200008c0

080045bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <xTaskCheckForTimeOut+0x14>
 80045cc:	b672      	cpsid	i
 80045ce:	e7fe      	b.n	80045ce <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <xTaskCheckForTimeOut+0x1e>
 80045d6:	b672      	cpsid	i
 80045d8:	e7fe      	b.n	80045d8 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 80045da:	f000 fd51 	bl	8005080 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80045de:	4b1d      	ldr	r3, [pc, #116]	; (8004654 <xTaskCheckForTimeOut+0x98>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3301      	adds	r3, #1
 80045f4:	d102      	bne.n	80045fc <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80045f6:	2300      	movs	r3, #0
 80045f8:	617b      	str	r3, [r7, #20]
 80045fa:	e024      	b.n	8004646 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4b15      	ldr	r3, [pc, #84]	; (8004658 <xTaskCheckForTimeOut+0x9c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	429a      	cmp	r2, r3
 8004606:	d007      	beq.n	8004618 <xTaskCheckForTimeOut+0x5c>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	429a      	cmp	r2, r3
 8004610:	d302      	bcc.n	8004618 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004612:	2301      	movs	r3, #1
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	e016      	b.n	8004646 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	429a      	cmp	r2, r3
 8004620:	d20c      	bcs.n	800463c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	1ad2      	subs	r2, r2, r3
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	0018      	movs	r0, r3
 8004632:	f7ff ffaf 	bl	8004594 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]
 800463a:	e004      	b.n	8004646 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004642:	2301      	movs	r3, #1
 8004644:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004646:	f000 fd2d 	bl	80050a4 <vPortExitCritical>

	return xReturn;
 800464a:	697b      	ldr	r3, [r7, #20]
}
 800464c:	0018      	movs	r0, r3
 800464e:	46bd      	mov	sp, r7
 8004650:	b006      	add	sp, #24
 8004652:	bd80      	pop	{r7, pc}
 8004654:	200008c0 	.word	0x200008c0
 8004658:	200008d4 	.word	0x200008d4

0800465c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004660:	4b02      	ldr	r3, [pc, #8]	; (800466c <vTaskMissedYield+0x10>)
 8004662:	2201      	movs	r2, #1
 8004664:	601a      	str	r2, [r3, #0]
}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	200008d0 	.word	0x200008d0

08004670 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004678:	f000 f84e 	bl	8004718 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800467c:	4b03      	ldr	r3, [pc, #12]	; (800468c <prvIdleTask+0x1c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d9f9      	bls.n	8004678 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004684:	f000 fcec 	bl	8005060 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004688:	e7f6      	b.n	8004678 <prvIdleTask+0x8>
 800468a:	46c0      	nop			; (mov r8, r8)
 800468c:	200003ec 	.word	0x200003ec

08004690 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004696:	2300      	movs	r3, #0
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	e00c      	b.n	80046b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	0013      	movs	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	189b      	adds	r3, r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	4a14      	ldr	r2, [pc, #80]	; (80046f8 <prvInitialiseTaskLists+0x68>)
 80046a8:	189b      	adds	r3, r3, r2
 80046aa:	0018      	movs	r0, r3
 80046ac:	f7fe fe62 	bl	8003374 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3301      	adds	r3, #1
 80046b4:	607b      	str	r3, [r7, #4]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b37      	cmp	r3, #55	; 0x37
 80046ba:	d9ef      	bls.n	800469c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046bc:	4b0f      	ldr	r3, [pc, #60]	; (80046fc <prvInitialiseTaskLists+0x6c>)
 80046be:	0018      	movs	r0, r3
 80046c0:	f7fe fe58 	bl	8003374 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046c4:	4b0e      	ldr	r3, [pc, #56]	; (8004700 <prvInitialiseTaskLists+0x70>)
 80046c6:	0018      	movs	r0, r3
 80046c8:	f7fe fe54 	bl	8003374 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046cc:	4b0d      	ldr	r3, [pc, #52]	; (8004704 <prvInitialiseTaskLists+0x74>)
 80046ce:	0018      	movs	r0, r3
 80046d0:	f7fe fe50 	bl	8003374 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046d4:	4b0c      	ldr	r3, [pc, #48]	; (8004708 <prvInitialiseTaskLists+0x78>)
 80046d6:	0018      	movs	r0, r3
 80046d8:	f7fe fe4c 	bl	8003374 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80046dc:	4b0b      	ldr	r3, [pc, #44]	; (800470c <prvInitialiseTaskLists+0x7c>)
 80046de:	0018      	movs	r0, r3
 80046e0:	f7fe fe48 	bl	8003374 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80046e4:	4b0a      	ldr	r3, [pc, #40]	; (8004710 <prvInitialiseTaskLists+0x80>)
 80046e6:	4a05      	ldr	r2, [pc, #20]	; (80046fc <prvInitialiseTaskLists+0x6c>)
 80046e8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046ea:	4b0a      	ldr	r3, [pc, #40]	; (8004714 <prvInitialiseTaskLists+0x84>)
 80046ec:	4a04      	ldr	r2, [pc, #16]	; (8004700 <prvInitialiseTaskLists+0x70>)
 80046ee:	601a      	str	r2, [r3, #0]
}
 80046f0:	46c0      	nop			; (mov r8, r8)
 80046f2:	46bd      	mov	sp, r7
 80046f4:	b002      	add	sp, #8
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	200003ec 	.word	0x200003ec
 80046fc:	2000084c 	.word	0x2000084c
 8004700:	20000860 	.word	0x20000860
 8004704:	2000087c 	.word	0x2000087c
 8004708:	20000890 	.word	0x20000890
 800470c:	200008a8 	.word	0x200008a8
 8004710:	20000874 	.word	0x20000874
 8004714:	20000878 	.word	0x20000878

08004718 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800471e:	e01a      	b.n	8004756 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004720:	f000 fcae 	bl	8005080 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004724:	4b10      	ldr	r3, [pc, #64]	; (8004768 <prvCheckTasksWaitingTermination+0x50>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	3304      	adds	r3, #4
 8004730:	0018      	movs	r0, r3
 8004732:	f7fe fea0 	bl	8003476 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004736:	4b0d      	ldr	r3, [pc, #52]	; (800476c <prvCheckTasksWaitingTermination+0x54>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	1e5a      	subs	r2, r3, #1
 800473c:	4b0b      	ldr	r3, [pc, #44]	; (800476c <prvCheckTasksWaitingTermination+0x54>)
 800473e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004740:	4b0b      	ldr	r3, [pc, #44]	; (8004770 <prvCheckTasksWaitingTermination+0x58>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	1e5a      	subs	r2, r3, #1
 8004746:	4b0a      	ldr	r3, [pc, #40]	; (8004770 <prvCheckTasksWaitingTermination+0x58>)
 8004748:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800474a:	f000 fcab 	bl	80050a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	0018      	movs	r0, r3
 8004752:	f000 f80f 	bl	8004774 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004756:	4b06      	ldr	r3, [pc, #24]	; (8004770 <prvCheckTasksWaitingTermination+0x58>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1e0      	bne.n	8004720 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800475e:	46c0      	nop			; (mov r8, r8)
 8004760:	46c0      	nop			; (mov r8, r8)
 8004762:	46bd      	mov	sp, r7
 8004764:	b002      	add	sp, #8
 8004766:	bd80      	pop	{r7, pc}
 8004768:	20000890 	.word	0x20000890
 800476c:	200008bc 	.word	0x200008bc
 8004770:	200008a4 	.word	0x200008a4

08004774 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2259      	movs	r2, #89	; 0x59
 8004780:	5c9b      	ldrb	r3, [r3, r2]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d109      	bne.n	800479a <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478a:	0018      	movs	r0, r3
 800478c:	f000 fd9e 	bl	80052cc <vPortFree>
				vPortFree( pxTCB );
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	0018      	movs	r0, r3
 8004794:	f000 fd9a 	bl	80052cc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004798:	e010      	b.n	80047bc <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2259      	movs	r2, #89	; 0x59
 800479e:	5c9b      	ldrb	r3, [r3, r2]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d104      	bne.n	80047ae <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	0018      	movs	r0, r3
 80047a8:	f000 fd90 	bl	80052cc <vPortFree>
	}
 80047ac:	e006      	b.n	80047bc <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2259      	movs	r2, #89	; 0x59
 80047b2:	5c9b      	ldrb	r3, [r3, r2]
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d001      	beq.n	80047bc <prvDeleteTCB+0x48>
 80047b8:	b672      	cpsid	i
 80047ba:	e7fe      	b.n	80047ba <prvDeleteTCB+0x46>
	}
 80047bc:	46c0      	nop			; (mov r8, r8)
 80047be:	46bd      	mov	sp, r7
 80047c0:	b002      	add	sp, #8
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047ca:	4b0e      	ldr	r3, [pc, #56]	; (8004804 <prvResetNextTaskUnblockTime+0x40>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d101      	bne.n	80047d8 <prvResetNextTaskUnblockTime+0x14>
 80047d4:	2301      	movs	r3, #1
 80047d6:	e000      	b.n	80047da <prvResetNextTaskUnblockTime+0x16>
 80047d8:	2300      	movs	r3, #0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d004      	beq.n	80047e8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047de:	4b0a      	ldr	r3, [pc, #40]	; (8004808 <prvResetNextTaskUnblockTime+0x44>)
 80047e0:	2201      	movs	r2, #1
 80047e2:	4252      	negs	r2, r2
 80047e4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047e6:	e008      	b.n	80047fa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80047e8:	4b06      	ldr	r3, [pc, #24]	; (8004804 <prvResetNextTaskUnblockTime+0x40>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	4b04      	ldr	r3, [pc, #16]	; (8004808 <prvResetNextTaskUnblockTime+0x44>)
 80047f8:	601a      	str	r2, [r3, #0]
}
 80047fa:	46c0      	nop			; (mov r8, r8)
 80047fc:	46bd      	mov	sp, r7
 80047fe:	b002      	add	sp, #8
 8004800:	bd80      	pop	{r7, pc}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	20000874 	.word	0x20000874
 8004808:	200008dc 	.word	0x200008dc

0800480c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004812:	4b0a      	ldr	r3, [pc, #40]	; (800483c <xTaskGetSchedulerState+0x30>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d102      	bne.n	8004820 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800481a:	2301      	movs	r3, #1
 800481c:	607b      	str	r3, [r7, #4]
 800481e:	e008      	b.n	8004832 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004820:	4b07      	ldr	r3, [pc, #28]	; (8004840 <xTaskGetSchedulerState+0x34>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d102      	bne.n	800482e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004828:	2302      	movs	r3, #2
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	e001      	b.n	8004832 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800482e:	2300      	movs	r3, #0
 8004830:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004832:	687b      	ldr	r3, [r7, #4]
	}
 8004834:	0018      	movs	r0, r3
 8004836:	46bd      	mov	sp, r7
 8004838:	b002      	add	sp, #8
 800483a:	bd80      	pop	{r7, pc}
 800483c:	200008c8 	.word	0x200008c8
 8004840:	200008e4 	.word	0x200008e4

08004844 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d044      	beq.n	80048e4 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800485a:	4b25      	ldr	r3, [pc, #148]	; (80048f0 <xTaskPriorityDisinherit+0xac>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	429a      	cmp	r2, r3
 8004862:	d001      	beq.n	8004868 <xTaskPriorityDisinherit+0x24>
 8004864:	b672      	cpsid	i
 8004866:	e7fe      	b.n	8004866 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <xTaskPriorityDisinherit+0x30>
 8004870:	b672      	cpsid	i
 8004872:	e7fe      	b.n	8004872 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004878:	1e5a      	subs	r2, r3, #1
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004886:	429a      	cmp	r2, r3
 8004888:	d02c      	beq.n	80048e4 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800488e:	2b00      	cmp	r3, #0
 8004890:	d128      	bne.n	80048e4 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	3304      	adds	r3, #4
 8004896:	0018      	movs	r0, r3
 8004898:	f7fe fded 	bl	8003476 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a8:	2238      	movs	r2, #56	; 0x38
 80048aa:	1ad2      	subs	r2, r2, r3
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048b4:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <xTaskPriorityDisinherit+0xb0>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d903      	bls.n	80048c4 <xTaskPriorityDisinherit+0x80>
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c0:	4b0c      	ldr	r3, [pc, #48]	; (80048f4 <xTaskPriorityDisinherit+0xb0>)
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c8:	0013      	movs	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	189b      	adds	r3, r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4a09      	ldr	r2, [pc, #36]	; (80048f8 <xTaskPriorityDisinherit+0xb4>)
 80048d2:	189a      	adds	r2, r3, r2
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	3304      	adds	r3, #4
 80048d8:	0019      	movs	r1, r3
 80048da:	0010      	movs	r0, r2
 80048dc:	f7fe fd73 	bl	80033c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80048e0:	2301      	movs	r3, #1
 80048e2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048e4:	68fb      	ldr	r3, [r7, #12]
	}
 80048e6:	0018      	movs	r0, r3
 80048e8:	46bd      	mov	sp, r7
 80048ea:	b004      	add	sp, #16
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	46c0      	nop			; (mov r8, r8)
 80048f0:	200003e8 	.word	0x200003e8
 80048f4:	200008c4 	.word	0x200008c4
 80048f8:	200003ec 	.word	0x200003ec

080048fc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004906:	4b21      	ldr	r3, [pc, #132]	; (800498c <prvAddCurrentTaskToDelayedList+0x90>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800490c:	4b20      	ldr	r3, [pc, #128]	; (8004990 <prvAddCurrentTaskToDelayedList+0x94>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	3304      	adds	r3, #4
 8004912:	0018      	movs	r0, r3
 8004914:	f7fe fdaf 	bl	8003476 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3301      	adds	r3, #1
 800491c:	d10b      	bne.n	8004936 <prvAddCurrentTaskToDelayedList+0x3a>
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004924:	4b1a      	ldr	r3, [pc, #104]	; (8004990 <prvAddCurrentTaskToDelayedList+0x94>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	1d1a      	adds	r2, r3, #4
 800492a:	4b1a      	ldr	r3, [pc, #104]	; (8004994 <prvAddCurrentTaskToDelayedList+0x98>)
 800492c:	0011      	movs	r1, r2
 800492e:	0018      	movs	r0, r3
 8004930:	f7fe fd49 	bl	80033c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004934:	e026      	b.n	8004984 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	18d3      	adds	r3, r2, r3
 800493c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800493e:	4b14      	ldr	r3, [pc, #80]	; (8004990 <prvAddCurrentTaskToDelayedList+0x94>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	429a      	cmp	r2, r3
 800494c:	d209      	bcs.n	8004962 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800494e:	4b12      	ldr	r3, [pc, #72]	; (8004998 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	4b0f      	ldr	r3, [pc, #60]	; (8004990 <prvAddCurrentTaskToDelayedList+0x94>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	3304      	adds	r3, #4
 8004958:	0019      	movs	r1, r3
 800495a:	0010      	movs	r0, r2
 800495c:	f7fe fd55 	bl	800340a <vListInsert>
}
 8004960:	e010      	b.n	8004984 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004962:	4b0e      	ldr	r3, [pc, #56]	; (800499c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4b0a      	ldr	r3, [pc, #40]	; (8004990 <prvAddCurrentTaskToDelayedList+0x94>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	3304      	adds	r3, #4
 800496c:	0019      	movs	r1, r3
 800496e:	0010      	movs	r0, r2
 8004970:	f7fe fd4b 	bl	800340a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004974:	4b0a      	ldr	r3, [pc, #40]	; (80049a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	429a      	cmp	r2, r3
 800497c:	d202      	bcs.n	8004984 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800497e:	4b08      	ldr	r3, [pc, #32]	; (80049a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	601a      	str	r2, [r3, #0]
}
 8004984:	46c0      	nop			; (mov r8, r8)
 8004986:	46bd      	mov	sp, r7
 8004988:	b004      	add	sp, #16
 800498a:	bd80      	pop	{r7, pc}
 800498c:	200008c0 	.word	0x200008c0
 8004990:	200003e8 	.word	0x200003e8
 8004994:	200008a8 	.word	0x200008a8
 8004998:	20000878 	.word	0x20000878
 800499c:	20000874 	.word	0x20000874
 80049a0:	200008dc 	.word	0x200008dc

080049a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80049a4:	b590      	push	{r4, r7, lr}
 80049a6:	b089      	sub	sp, #36	; 0x24
 80049a8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80049aa:	2300      	movs	r3, #0
 80049ac:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80049ae:	f000 fa87 	bl	8004ec0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80049b2:	4b17      	ldr	r3, [pc, #92]	; (8004a10 <xTimerCreateTimerTask+0x6c>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d020      	beq.n	80049fc <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80049ba:	2300      	movs	r3, #0
 80049bc:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80049be:	2300      	movs	r3, #0
 80049c0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80049c2:	003a      	movs	r2, r7
 80049c4:	1d39      	adds	r1, r7, #4
 80049c6:	2308      	movs	r3, #8
 80049c8:	18fb      	adds	r3, r7, r3
 80049ca:	0018      	movs	r0, r3
 80049cc:	f7fe fcba 	bl	8003344 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80049d0:	683c      	ldr	r4, [r7, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	490f      	ldr	r1, [pc, #60]	; (8004a14 <xTimerCreateTimerTask+0x70>)
 80049d8:	480f      	ldr	r0, [pc, #60]	; (8004a18 <xTimerCreateTimerTask+0x74>)
 80049da:	9202      	str	r2, [sp, #8]
 80049dc:	9301      	str	r3, [sp, #4]
 80049de:	2302      	movs	r3, #2
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	2300      	movs	r3, #0
 80049e4:	0022      	movs	r2, r4
 80049e6:	f7ff f996 	bl	8003d16 <xTaskCreateStatic>
 80049ea:	0002      	movs	r2, r0
 80049ec:	4b0b      	ldr	r3, [pc, #44]	; (8004a1c <xTimerCreateTimerTask+0x78>)
 80049ee:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80049f0:	4b0a      	ldr	r3, [pc, #40]	; (8004a1c <xTimerCreateTimerTask+0x78>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d001      	beq.n	80049fc <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80049f8:	2301      	movs	r3, #1
 80049fa:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <xTimerCreateTimerTask+0x62>
 8004a02:	b672      	cpsid	i
 8004a04:	e7fe      	b.n	8004a04 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8004a06:	68fb      	ldr	r3, [r7, #12]
}
 8004a08:	0018      	movs	r0, r3
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b005      	add	sp, #20
 8004a0e:	bd90      	pop	{r4, r7, pc}
 8004a10:	20000918 	.word	0x20000918
 8004a14:	08005454 	.word	0x08005454
 8004a18:	08004b25 	.word	0x08004b25
 8004a1c:	2000091c 	.word	0x2000091c

08004a20 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004a20:	b590      	push	{r4, r7, lr}
 8004a22:	b08b      	sub	sp, #44	; 0x2c
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
 8004a2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d101      	bne.n	8004a3c <xTimerGenericCommand+0x1c>
 8004a38:	b672      	cpsid	i
 8004a3a:	e7fe      	b.n	8004a3a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004a3c:	4b1c      	ldr	r3, [pc, #112]	; (8004ab0 <xTimerGenericCommand+0x90>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d030      	beq.n	8004aa6 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004a44:	2414      	movs	r4, #20
 8004a46:	193b      	adds	r3, r7, r4
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004a4c:	193b      	adds	r3, r7, r4
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004a52:	193b      	adds	r3, r7, r4
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b05      	cmp	r3, #5
 8004a5c:	dc19      	bgt.n	8004a92 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004a5e:	f7ff fed5 	bl	800480c <xTaskGetSchedulerState>
 8004a62:	0003      	movs	r3, r0
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d109      	bne.n	8004a7c <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004a68:	4b11      	ldr	r3, [pc, #68]	; (8004ab0 <xTimerGenericCommand+0x90>)
 8004a6a:	6818      	ldr	r0, [r3, #0]
 8004a6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a6e:	1939      	adds	r1, r7, r4
 8004a70:	2300      	movs	r3, #0
 8004a72:	f7fe fdee 	bl	8003652 <xQueueGenericSend>
 8004a76:	0003      	movs	r3, r0
 8004a78:	627b      	str	r3, [r7, #36]	; 0x24
 8004a7a:	e014      	b.n	8004aa6 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004a7c:	4b0c      	ldr	r3, [pc, #48]	; (8004ab0 <xTimerGenericCommand+0x90>)
 8004a7e:	6818      	ldr	r0, [r3, #0]
 8004a80:	2314      	movs	r3, #20
 8004a82:	18f9      	adds	r1, r7, r3
 8004a84:	2300      	movs	r3, #0
 8004a86:	2200      	movs	r2, #0
 8004a88:	f7fe fde3 	bl	8003652 <xQueueGenericSend>
 8004a8c:	0003      	movs	r3, r0
 8004a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8004a90:	e009      	b.n	8004aa6 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004a92:	4b07      	ldr	r3, [pc, #28]	; (8004ab0 <xTimerGenericCommand+0x90>)
 8004a94:	6818      	ldr	r0, [r3, #0]
 8004a96:	683a      	ldr	r2, [r7, #0]
 8004a98:	2314      	movs	r3, #20
 8004a9a:	18f9      	adds	r1, r7, r3
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f7fe fe9c 	bl	80037da <xQueueGenericSendFromISR>
 8004aa2:	0003      	movs	r3, r0
 8004aa4:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	b00b      	add	sp, #44	; 0x2c
 8004aae:	bd90      	pop	{r4, r7, pc}
 8004ab0:	20000918 	.word	0x20000918

08004ab4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af02      	add	r7, sp, #8
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004abe:	4b18      	ldr	r3, [pc, #96]	; (8004b20 <prvProcessExpiredTimer+0x6c>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	3304      	adds	r3, #4
 8004acc:	0018      	movs	r0, r3
 8004ace:	f7fe fcd2 	bl	8003476 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d119      	bne.n	8004b0e <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	699a      	ldr	r2, [r3, #24]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	18d1      	adds	r1, r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 f8b6 	bl	8004c58 <prvInsertTimerInActiveList>
 8004aec:	1e03      	subs	r3, r0, #0
 8004aee:	d00e      	beq.n	8004b0e <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	2300      	movs	r3, #0
 8004af6:	9300      	str	r3, [sp, #0]
 8004af8:	2300      	movs	r3, #0
 8004afa:	2100      	movs	r1, #0
 8004afc:	f7ff ff90 	bl	8004a20 <xTimerGenericCommand>
 8004b00:	0003      	movs	r3, r0
 8004b02:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <prvProcessExpiredTimer+0x5a>
 8004b0a:	b672      	cpsid	i
 8004b0c:	e7fe      	b.n	8004b0c <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	0010      	movs	r0, r2
 8004b16:	4798      	blx	r3
}
 8004b18:	46c0      	nop			; (mov r8, r8)
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	b004      	add	sp, #16
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	20000910 	.word	0x20000910

08004b24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b2c:	2308      	movs	r3, #8
 8004b2e:	18fb      	adds	r3, r7, r3
 8004b30:	0018      	movs	r0, r3
 8004b32:	f000 f851 	bl	8004bd8 <prvGetNextExpireTime>
 8004b36:	0003      	movs	r3, r0
 8004b38:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	0011      	movs	r1, r2
 8004b40:	0018      	movs	r0, r3
 8004b42:	f000 f803 	bl	8004b4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004b46:	f000 f8c9 	bl	8004cdc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b4a:	e7ef      	b.n	8004b2c <prvTimerTask+0x8>

08004b4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004b56:	f7ff fad1 	bl	80040fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b5a:	2308      	movs	r3, #8
 8004b5c:	18fb      	adds	r3, r7, r3
 8004b5e:	0018      	movs	r0, r3
 8004b60:	f000 f85a 	bl	8004c18 <prvSampleTimeNow>
 8004b64:	0003      	movs	r3, r0
 8004b66:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d129      	bne.n	8004bc2 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10c      	bne.n	8004b8e <prvProcessTimerOrBlockTask+0x42>
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d808      	bhi.n	8004b8e <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8004b7c:	f7ff faca 	bl	8004114 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	0011      	movs	r1, r2
 8004b86:	0018      	movs	r0, r3
 8004b88:	f7ff ff94 	bl	8004ab4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004b8c:	e01b      	b.n	8004bc6 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d006      	beq.n	8004ba2 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004b94:	4b0e      	ldr	r3, [pc, #56]	; (8004bd0 <prvProcessTimerOrBlockTask+0x84>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	425a      	negs	r2, r3
 8004b9c:	4153      	adcs	r3, r2
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ba2:	4b0c      	ldr	r3, [pc, #48]	; (8004bd4 <prvProcessTimerOrBlockTask+0x88>)
 8004ba4:	6818      	ldr	r0, [r3, #0]
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	0019      	movs	r1, r3
 8004bb0:	f7ff f87e 	bl	8003cb0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004bb4:	f7ff faae 	bl	8004114 <xTaskResumeAll>
 8004bb8:	1e03      	subs	r3, r0, #0
 8004bba:	d104      	bne.n	8004bc6 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8004bbc:	f000 fa50 	bl	8005060 <vPortYield>
}
 8004bc0:	e001      	b.n	8004bc6 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8004bc2:	f7ff faa7 	bl	8004114 <xTaskResumeAll>
}
 8004bc6:	46c0      	nop			; (mov r8, r8)
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	b004      	add	sp, #16
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	46c0      	nop			; (mov r8, r8)
 8004bd0:	20000914 	.word	0x20000914
 8004bd4:	20000918 	.word	0x20000918

08004bd8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004be0:	4b0c      	ldr	r3, [pc, #48]	; (8004c14 <prvGetNextExpireTime+0x3c>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	425a      	negs	r2, r3
 8004be8:	4153      	adcs	r3, r2
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	001a      	movs	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d105      	bne.n	8004c06 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004bfa:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <prvGetNextExpireTime+0x3c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	e001      	b.n	8004c0a <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
}
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b004      	add	sp, #16
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	20000910 	.word	0x20000910

08004c18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004c20:	f7ff fb04 	bl	800422c <xTaskGetTickCount>
 8004c24:	0003      	movs	r3, r0
 8004c26:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8004c28:	4b0a      	ldr	r3, [pc, #40]	; (8004c54 <prvSampleTimeNow+0x3c>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d205      	bcs.n	8004c3e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8004c32:	f000 f8eb 	bl	8004e0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	e002      	b.n	8004c44 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004c44:	4b03      	ldr	r3, [pc, #12]	; (8004c54 <prvSampleTimeNow+0x3c>)
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
}
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b004      	add	sp, #16
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	20000920 	.word	0x20000920

08004c58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
 8004c64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004c66:	2300      	movs	r3, #0
 8004c68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d812      	bhi.n	8004ca4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	1ad2      	subs	r2, r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d302      	bcc.n	8004c92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	e01b      	b.n	8004cca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004c92:	4b10      	ldr	r3, [pc, #64]	; (8004cd4 <prvInsertTimerInActiveList+0x7c>)
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	3304      	adds	r3, #4
 8004c9a:	0019      	movs	r1, r3
 8004c9c:	0010      	movs	r0, r2
 8004c9e:	f7fe fbb4 	bl	800340a <vListInsert>
 8004ca2:	e012      	b.n	8004cca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d206      	bcs.n	8004cba <prvInsertTimerInActiveList+0x62>
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d302      	bcc.n	8004cba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	617b      	str	r3, [r7, #20]
 8004cb8:	e007      	b.n	8004cca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004cba:	4b07      	ldr	r3, [pc, #28]	; (8004cd8 <prvInsertTimerInActiveList+0x80>)
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3304      	adds	r3, #4
 8004cc2:	0019      	movs	r1, r3
 8004cc4:	0010      	movs	r0, r2
 8004cc6:	f7fe fba0 	bl	800340a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004cca:	697b      	ldr	r3, [r7, #20]
}
 8004ccc:	0018      	movs	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	b006      	add	sp, #24
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	20000914 	.word	0x20000914
 8004cd8:	20000910 	.word	0x20000910

08004cdc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004cdc:	b590      	push	{r4, r7, lr}
 8004cde:	b08d      	sub	sp, #52	; 0x34
 8004ce0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ce2:	e07f      	b.n	8004de4 <prvProcessReceivedCommands+0x108>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004ce4:	2208      	movs	r2, #8
 8004ce6:	18bb      	adds	r3, r7, r2
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	da0f      	bge.n	8004d0e <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004cee:	18bb      	adds	r3, r7, r2
 8004cf0:	3304      	adds	r3, #4
 8004cf2:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <prvProcessReceivedCommands+0x22>
 8004cfa:	b672      	cpsid	i
 8004cfc:	e7fe      	b.n	8004cfc <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d04:	6858      	ldr	r0, [r3, #4]
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	0019      	movs	r1, r3
 8004d0c:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004d0e:	2208      	movs	r2, #8
 8004d10:	18bb      	adds	r3, r7, r2
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	db64      	blt.n	8004de2 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004d18:	18bb      	adds	r3, r7, r2
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004d1e:	6a3b      	ldr	r3, [r7, #32]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d004      	beq.n	8004d30 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d26:	6a3b      	ldr	r3, [r7, #32]
 8004d28:	3304      	adds	r3, #4
 8004d2a:	0018      	movs	r0, r3
 8004d2c:	f7fe fba3 	bl	8003476 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004d30:	1d3b      	adds	r3, r7, #4
 8004d32:	0018      	movs	r0, r3
 8004d34:	f7ff ff70 	bl	8004c18 <prvSampleTimeNow>
 8004d38:	0003      	movs	r3, r0
 8004d3a:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8004d3c:	2308      	movs	r3, #8
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b09      	cmp	r3, #9
 8004d44:	d84e      	bhi.n	8004de4 <prvProcessReceivedCommands+0x108>
 8004d46:	009a      	lsls	r2, r3, #2
 8004d48:	4b2e      	ldr	r3, [pc, #184]	; (8004e04 <prvProcessReceivedCommands+0x128>)
 8004d4a:	18d3      	adds	r3, r2, r3
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004d50:	2408      	movs	r4, #8
 8004d52:	193b      	adds	r3, r7, r4
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	18d1      	adds	r1, r2, r3
 8004d5c:	193b      	adds	r3, r7, r4
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	69fa      	ldr	r2, [r7, #28]
 8004d62:	6a38      	ldr	r0, [r7, #32]
 8004d64:	f7ff ff78 	bl	8004c58 <prvInsertTimerInActiveList>
 8004d68:	1e03      	subs	r3, r0, #0
 8004d6a:	d03b      	beq.n	8004de4 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d70:	6a3a      	ldr	r2, [r7, #32]
 8004d72:	0010      	movs	r0, r2
 8004d74:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004d76:	6a3b      	ldr	r3, [r7, #32]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d132      	bne.n	8004de4 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004d7e:	193b      	adds	r3, r7, r4
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	6a3b      	ldr	r3, [r7, #32]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	18d2      	adds	r2, r2, r3
 8004d88:	6a38      	ldr	r0, [r7, #32]
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	2300      	movs	r3, #0
 8004d90:	2100      	movs	r1, #0
 8004d92:	f7ff fe45 	bl	8004a20 <xTimerGenericCommand>
 8004d96:	0003      	movs	r3, r0
 8004d98:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d121      	bne.n	8004de4 <prvProcessReceivedCommands+0x108>
 8004da0:	b672      	cpsid	i
 8004da2:	e7fe      	b.n	8004da2 <prvProcessReceivedCommands+0xc6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004da4:	2308      	movs	r3, #8
 8004da6:	18fb      	adds	r3, r7, r3
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	6a3b      	ldr	r3, [r7, #32]
 8004dac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004dae:	6a3b      	ldr	r3, [r7, #32]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <prvProcessReceivedCommands+0xde>
 8004db6:	b672      	cpsid	i
 8004db8:	e7fe      	b.n	8004db8 <prvProcessReceivedCommands+0xdc>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	18d1      	adds	r1, r2, r3
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	69fa      	ldr	r2, [r7, #28]
 8004dc6:	6a38      	ldr	r0, [r7, #32]
 8004dc8:	f7ff ff46 	bl	8004c58 <prvInsertTimerInActiveList>
					break;
 8004dcc:	e00a      	b.n	8004de4 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	222c      	movs	r2, #44	; 0x2c
 8004dd2:	5c9b      	ldrb	r3, [r3, r2]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d105      	bne.n	8004de4 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	0018      	movs	r0, r3
 8004ddc:	f000 fa76 	bl	80052cc <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004de0:	e000      	b.n	8004de4 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004de2:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004de4:	4b08      	ldr	r3, [pc, #32]	; (8004e08 <prvProcessReceivedCommands+0x12c>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2208      	movs	r2, #8
 8004dea:	18b9      	adds	r1, r7, r2
 8004dec:	2200      	movs	r2, #0
 8004dee:	0018      	movs	r0, r3
 8004df0:	f7fe fd64 	bl	80038bc <xQueueReceive>
 8004df4:	1e03      	subs	r3, r0, #0
 8004df6:	d000      	beq.n	8004dfa <prvProcessReceivedCommands+0x11e>
 8004df8:	e774      	b.n	8004ce4 <prvProcessReceivedCommands+0x8>
	}
}
 8004dfa:	46c0      	nop			; (mov r8, r8)
 8004dfc:	46c0      	nop			; (mov r8, r8)
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b00b      	add	sp, #44	; 0x2c
 8004e02:	bd90      	pop	{r4, r7, pc}
 8004e04:	080054c4 	.word	0x080054c4
 8004e08:	20000918 	.word	0x20000918

08004e0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b088      	sub	sp, #32
 8004e10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e12:	e03e      	b.n	8004e92 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e14:	4b28      	ldr	r3, [pc, #160]	; (8004eb8 <prvSwitchTimerLists+0xac>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e1e:	4b26      	ldr	r3, [pc, #152]	; (8004eb8 <prvSwitchTimerLists+0xac>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	0018      	movs	r0, r3
 8004e2e:	f7fe fb22 	bl	8003476 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	0010      	movs	r0, r2
 8004e3a:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	69db      	ldr	r3, [r3, #28]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d126      	bne.n	8004e92 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	18d3      	adds	r3, r2, r3
 8004e4c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d90e      	bls.n	8004e74 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	68ba      	ldr	r2, [r7, #8]
 8004e5a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e62:	4b15      	ldr	r3, [pc, #84]	; (8004eb8 <prvSwitchTimerLists+0xac>)
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	3304      	adds	r3, #4
 8004e6a:	0019      	movs	r1, r3
 8004e6c:	0010      	movs	r0, r2
 8004e6e:	f7fe facc 	bl	800340a <vListInsert>
 8004e72:	e00e      	b.n	8004e92 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	2300      	movs	r3, #0
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	2100      	movs	r1, #0
 8004e80:	f7ff fdce 	bl	8004a20 <xTimerGenericCommand>
 8004e84:	0003      	movs	r3, r0
 8004e86:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <prvSwitchTimerLists+0x86>
 8004e8e:	b672      	cpsid	i
 8004e90:	e7fe      	b.n	8004e90 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e92:	4b09      	ldr	r3, [pc, #36]	; (8004eb8 <prvSwitchTimerLists+0xac>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1bb      	bne.n	8004e14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004e9c:	4b06      	ldr	r3, [pc, #24]	; (8004eb8 <prvSwitchTimerLists+0xac>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004ea2:	4b06      	ldr	r3, [pc, #24]	; (8004ebc <prvSwitchTimerLists+0xb0>)
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	4b04      	ldr	r3, [pc, #16]	; (8004eb8 <prvSwitchTimerLists+0xac>)
 8004ea8:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8004eaa:	4b04      	ldr	r3, [pc, #16]	; (8004ebc <prvSwitchTimerLists+0xb0>)
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	601a      	str	r2, [r3, #0]
}
 8004eb0:	46c0      	nop			; (mov r8, r8)
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	b006      	add	sp, #24
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	20000910 	.word	0x20000910
 8004ebc:	20000914 	.word	0x20000914

08004ec0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004ec6:	f000 f8db 	bl	8005080 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004eca:	4b16      	ldr	r3, [pc, #88]	; (8004f24 <prvCheckForValidListAndQueue+0x64>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d123      	bne.n	8004f1a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8004ed2:	4b15      	ldr	r3, [pc, #84]	; (8004f28 <prvCheckForValidListAndQueue+0x68>)
 8004ed4:	0018      	movs	r0, r3
 8004ed6:	f7fe fa4d 	bl	8003374 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004eda:	4b14      	ldr	r3, [pc, #80]	; (8004f2c <prvCheckForValidListAndQueue+0x6c>)
 8004edc:	0018      	movs	r0, r3
 8004ede:	f7fe fa49 	bl	8003374 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004ee2:	4b13      	ldr	r3, [pc, #76]	; (8004f30 <prvCheckForValidListAndQueue+0x70>)
 8004ee4:	4a10      	ldr	r2, [pc, #64]	; (8004f28 <prvCheckForValidListAndQueue+0x68>)
 8004ee6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004ee8:	4b12      	ldr	r3, [pc, #72]	; (8004f34 <prvCheckForValidListAndQueue+0x74>)
 8004eea:	4a10      	ldr	r2, [pc, #64]	; (8004f2c <prvCheckForValidListAndQueue+0x6c>)
 8004eec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004eee:	4b12      	ldr	r3, [pc, #72]	; (8004f38 <prvCheckForValidListAndQueue+0x78>)
 8004ef0:	4a12      	ldr	r2, [pc, #72]	; (8004f3c <prvCheckForValidListAndQueue+0x7c>)
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	9100      	str	r1, [sp, #0]
 8004ef6:	2110      	movs	r1, #16
 8004ef8:	200a      	movs	r0, #10
 8004efa:	f7fe fb38 	bl	800356e <xQueueGenericCreateStatic>
 8004efe:	0002      	movs	r2, r0
 8004f00:	4b08      	ldr	r3, [pc, #32]	; (8004f24 <prvCheckForValidListAndQueue+0x64>)
 8004f02:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004f04:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <prvCheckForValidListAndQueue+0x64>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d006      	beq.n	8004f1a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004f0c:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <prvCheckForValidListAndQueue+0x64>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a0b      	ldr	r2, [pc, #44]	; (8004f40 <prvCheckForValidListAndQueue+0x80>)
 8004f12:	0011      	movs	r1, r2
 8004f14:	0018      	movs	r0, r3
 8004f16:	f7fe fea3 	bl	8003c60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f1a:	f000 f8c3 	bl	80050a4 <vPortExitCritical>
}
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20000918 	.word	0x20000918
 8004f28:	200008e8 	.word	0x200008e8
 8004f2c:	200008fc 	.word	0x200008fc
 8004f30:	20000910 	.word	0x20000910
 8004f34:	20000914 	.word	0x20000914
 8004f38:	200009c4 	.word	0x200009c4
 8004f3c:	20000924 	.word	0x20000924
 8004f40:	0800545c 	.word	0x0800545c

08004f44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	3b04      	subs	r3, #4
 8004f54:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2280      	movs	r2, #128	; 0x80
 8004f5a:	0452      	lsls	r2, r2, #17
 8004f5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	3b04      	subs	r3, #4
 8004f62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	3b04      	subs	r3, #4
 8004f6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004f70:	4a08      	ldr	r2, [pc, #32]	; (8004f94 <pxPortInitialiseStack+0x50>)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	3b14      	subs	r3, #20
 8004f7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	3b20      	subs	r3, #32
 8004f86:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004f88:	68fb      	ldr	r3, [r7, #12]
}
 8004f8a:	0018      	movs	r0, r3
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	b004      	add	sp, #16
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	46c0      	nop			; (mov r8, r8)
 8004f94:	08004f99 	.word	0x08004f99

08004f98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004fa2:	4b08      	ldr	r3, [pc, #32]	; (8004fc4 <prvTaskExitError+0x2c>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	d001      	beq.n	8004fae <prvTaskExitError+0x16>
 8004faa:	b672      	cpsid	i
 8004fac:	e7fe      	b.n	8004fac <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8004fae:	b672      	cpsid	i
	while( ulDummy == 0 )
 8004fb0:	46c0      	nop			; (mov r8, r8)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d0fc      	beq.n	8004fb2 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004fb8:	46c0      	nop			; (mov r8, r8)
 8004fba:	46c0      	nop			; (mov r8, r8)
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	b002      	add	sp, #8
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	46c0      	nop			; (mov r8, r8)
 8004fc4:	20000008 	.word	0x20000008

08004fc8 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8004fcc:	46c0      	nop			; (mov r8, r8)
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
	...

08004fe0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8004fe0:	4a0b      	ldr	r2, [pc, #44]	; (8005010 <pxCurrentTCBConst2>)
 8004fe2:	6813      	ldr	r3, [r2, #0]
 8004fe4:	6818      	ldr	r0, [r3, #0]
 8004fe6:	3020      	adds	r0, #32
 8004fe8:	f380 8809 	msr	PSP, r0
 8004fec:	2002      	movs	r0, #2
 8004fee:	f380 8814 	msr	CONTROL, r0
 8004ff2:	f3bf 8f6f 	isb	sy
 8004ff6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004ff8:	46ae      	mov	lr, r5
 8004ffa:	bc08      	pop	{r3}
 8004ffc:	bc04      	pop	{r2}
 8004ffe:	b662      	cpsie	i
 8005000:	4718      	bx	r3
 8005002:	46c0      	nop			; (mov r8, r8)
 8005004:	46c0      	nop			; (mov r8, r8)
 8005006:	46c0      	nop			; (mov r8, r8)
 8005008:	46c0      	nop			; (mov r8, r8)
 800500a:	46c0      	nop			; (mov r8, r8)
 800500c:	46c0      	nop			; (mov r8, r8)
 800500e:	46c0      	nop			; (mov r8, r8)

08005010 <pxCurrentTCBConst2>:
 8005010:	200003e8 	.word	0x200003e8
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005014:	46c0      	nop			; (mov r8, r8)
 8005016:	46c0      	nop			; (mov r8, r8)

08005018 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800501c:	4b0e      	ldr	r3, [pc, #56]	; (8005058 <xPortStartScheduler+0x40>)
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	4b0d      	ldr	r3, [pc, #52]	; (8005058 <xPortStartScheduler+0x40>)
 8005022:	21ff      	movs	r1, #255	; 0xff
 8005024:	0409      	lsls	r1, r1, #16
 8005026:	430a      	orrs	r2, r1
 8005028:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800502a:	4b0b      	ldr	r3, [pc, #44]	; (8005058 <xPortStartScheduler+0x40>)
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	4b0a      	ldr	r3, [pc, #40]	; (8005058 <xPortStartScheduler+0x40>)
 8005030:	21ff      	movs	r1, #255	; 0xff
 8005032:	0609      	lsls	r1, r1, #24
 8005034:	430a      	orrs	r2, r1
 8005036:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005038:	f000 f898 	bl	800516c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800503c:	4b07      	ldr	r3, [pc, #28]	; (800505c <xPortStartScheduler+0x44>)
 800503e:	2200      	movs	r2, #0
 8005040:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005042:	f7ff ffcd 	bl	8004fe0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005046:	f7ff f9b3 	bl	80043b0 <vTaskSwitchContext>
	prvTaskExitError();
 800504a:	f7ff ffa5 	bl	8004f98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800504e:	2300      	movs	r3, #0
}
 8005050:	0018      	movs	r0, r3
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	e000ed20 	.word	0xe000ed20
 800505c:	20000008 	.word	0x20000008

08005060 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8005064:	4b05      	ldr	r3, [pc, #20]	; (800507c <vPortYield+0x1c>)
 8005066:	2280      	movs	r2, #128	; 0x80
 8005068:	0552      	lsls	r2, r2, #21
 800506a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800506c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005070:	f3bf 8f6f 	isb	sy
}
 8005074:	46c0      	nop			; (mov r8, r8)
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	e000ed04 	.word	0xe000ed04

08005080 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8005084:	b672      	cpsid	i
    uxCriticalNesting++;
 8005086:	4b06      	ldr	r3, [pc, #24]	; (80050a0 <vPortEnterCritical+0x20>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	1c5a      	adds	r2, r3, #1
 800508c:	4b04      	ldr	r3, [pc, #16]	; (80050a0 <vPortEnterCritical+0x20>)
 800508e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005090:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005094:	f3bf 8f6f 	isb	sy
}
 8005098:	46c0      	nop			; (mov r8, r8)
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	20000008 	.word	0x20000008

080050a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80050a8:	4b09      	ldr	r3, [pc, #36]	; (80050d0 <vPortExitCritical+0x2c>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d101      	bne.n	80050b4 <vPortExitCritical+0x10>
 80050b0:	b672      	cpsid	i
 80050b2:	e7fe      	b.n	80050b2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80050b4:	4b06      	ldr	r3, [pc, #24]	; (80050d0 <vPortExitCritical+0x2c>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	1e5a      	subs	r2, r3, #1
 80050ba:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <vPortExitCritical+0x2c>)
 80050bc:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80050be:	4b04      	ldr	r3, [pc, #16]	; (80050d0 <vPortExitCritical+0x2c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d100      	bne.n	80050c8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 80050c6:	b662      	cpsie	i
    }
}
 80050c8:	46c0      	nop			; (mov r8, r8)
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	46c0      	nop			; (mov r8, r8)
 80050d0:	20000008 	.word	0x20000008

080050d4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80050d4:	f3ef 8010 	mrs	r0, PRIMASK
 80050d8:	b672      	cpsid	i
 80050da:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80050dc:	46c0      	nop			; (mov r8, r8)
 80050de:	0018      	movs	r0, r3

080050e0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80050e0:	f380 8810 	msr	PRIMASK, r0
 80050e4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80050e6:	46c0      	nop			; (mov r8, r8)
	...

080050f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80050f0:	f3ef 8009 	mrs	r0, PSP
 80050f4:	4b0e      	ldr	r3, [pc, #56]	; (8005130 <pxCurrentTCBConst>)
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	3820      	subs	r0, #32
 80050fa:	6010      	str	r0, [r2, #0]
 80050fc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80050fe:	4644      	mov	r4, r8
 8005100:	464d      	mov	r5, r9
 8005102:	4656      	mov	r6, sl
 8005104:	465f      	mov	r7, fp
 8005106:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005108:	b508      	push	{r3, lr}
 800510a:	b672      	cpsid	i
 800510c:	f7ff f950 	bl	80043b0 <vTaskSwitchContext>
 8005110:	b662      	cpsie	i
 8005112:	bc0c      	pop	{r2, r3}
 8005114:	6811      	ldr	r1, [r2, #0]
 8005116:	6808      	ldr	r0, [r1, #0]
 8005118:	3010      	adds	r0, #16
 800511a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800511c:	46a0      	mov	r8, r4
 800511e:	46a9      	mov	r9, r5
 8005120:	46b2      	mov	sl, r6
 8005122:	46bb      	mov	fp, r7
 8005124:	f380 8809 	msr	PSP, r0
 8005128:	3820      	subs	r0, #32
 800512a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800512c:	4718      	bx	r3
 800512e:	46c0      	nop			; (mov r8, r8)

08005130 <pxCurrentTCBConst>:
 8005130:	200003e8 	.word	0x200003e8
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005134:	46c0      	nop			; (mov r8, r8)
 8005136:	46c0      	nop			; (mov r8, r8)

08005138 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800513e:	f7ff ffc9 	bl	80050d4 <ulSetInterruptMaskFromISR>
 8005142:	0003      	movs	r3, r0
 8005144:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005146:	f7ff f87f 	bl	8004248 <xTaskIncrementTick>
 800514a:	1e03      	subs	r3, r0, #0
 800514c:	d003      	beq.n	8005156 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800514e:	4b06      	ldr	r3, [pc, #24]	; (8005168 <SysTick_Handler+0x30>)
 8005150:	2280      	movs	r2, #128	; 0x80
 8005152:	0552      	lsls	r2, r2, #21
 8005154:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	0018      	movs	r0, r3
 800515a:	f7ff ffc1 	bl	80050e0 <vClearInterruptMaskFromISR>
}
 800515e:	46c0      	nop			; (mov r8, r8)
 8005160:	46bd      	mov	sp, r7
 8005162:	b002      	add	sp, #8
 8005164:	bd80      	pop	{r7, pc}
 8005166:	46c0      	nop			; (mov r8, r8)
 8005168:	e000ed04 	.word	0xe000ed04

0800516c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8005170:	4b0b      	ldr	r3, [pc, #44]	; (80051a0 <prvSetupTimerInterrupt+0x34>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8005176:	4b0b      	ldr	r3, [pc, #44]	; (80051a4 <prvSetupTimerInterrupt+0x38>)
 8005178:	2200      	movs	r2, #0
 800517a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800517c:	4b0a      	ldr	r3, [pc, #40]	; (80051a8 <prvSetupTimerInterrupt+0x3c>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	22fa      	movs	r2, #250	; 0xfa
 8005182:	0091      	lsls	r1, r2, #2
 8005184:	0018      	movs	r0, r3
 8005186:	f7fa ffbf 	bl	8000108 <__udivsi3>
 800518a:	0003      	movs	r3, r0
 800518c:	001a      	movs	r2, r3
 800518e:	4b07      	ldr	r3, [pc, #28]	; (80051ac <prvSetupTimerInterrupt+0x40>)
 8005190:	3a01      	subs	r2, #1
 8005192:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8005194:	4b02      	ldr	r3, [pc, #8]	; (80051a0 <prvSetupTimerInterrupt+0x34>)
 8005196:	2207      	movs	r2, #7
 8005198:	601a      	str	r2, [r3, #0]
}
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	e000e010 	.word	0xe000e010
 80051a4:	e000e018 	.word	0xe000e018
 80051a8:	20000000 	.word	0x20000000
 80051ac:	e000e014 	.word	0xe000e014

080051b0 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b088      	sub	sp, #32
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 80051b8:	2300      	movs	r3, #0
 80051ba:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 80051bc:	f7fe ff9e 	bl	80040fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 80051c0:	4b3d      	ldr	r3, [pc, #244]	; (80052b8 <pvPortMalloc+0x108>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d104      	bne.n	80051d2 <pvPortMalloc+0x22>
		{
			prvHeapInit();
 80051c8:	f000 f8ba 	bl	8005340 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 80051cc:	4b3a      	ldr	r3, [pc, #232]	; (80052b8 <pvPortMalloc+0x108>)
 80051ce:	2201      	movs	r2, #1
 80051d0:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00d      	beq.n	80051f4 <pvPortMalloc+0x44>
		{
			xWantedSize += heapSTRUCT_SIZE;
 80051d8:	2308      	movs	r3, #8
 80051da:	001a      	movs	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	189b      	adds	r3, r3, r2
 80051e0:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2207      	movs	r2, #7
 80051e6:	4013      	ands	r3, r2
 80051e8:	d004      	beq.n	80051f4 <pvPortMalloc+0x44>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2207      	movs	r2, #7
 80051ee:	4393      	bics	r3, r2
 80051f0:	3308      	adds	r3, #8
 80051f2:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d056      	beq.n	80052a8 <pvPortMalloc+0xf8>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a2f      	ldr	r2, [pc, #188]	; (80052bc <pvPortMalloc+0x10c>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d852      	bhi.n	80052a8 <pvPortMalloc+0xf8>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 8005202:	4b2f      	ldr	r3, [pc, #188]	; (80052c0 <pvPortMalloc+0x110>)
 8005204:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 8005206:	4b2e      	ldr	r3, [pc, #184]	; (80052c0 <pvPortMalloc+0x110>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800520c:	e004      	b.n	8005218 <pvPortMalloc+0x68>
			{
				pxPreviousBlock = pxBlock;
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	429a      	cmp	r2, r3
 8005220:	d903      	bls.n	800522a <pvPortMalloc+0x7a>
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1f1      	bne.n	800520e <pvPortMalloc+0x5e>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 800522a:	69fa      	ldr	r2, [r7, #28]
 800522c:	4b25      	ldr	r3, [pc, #148]	; (80052c4 <pvPortMalloc+0x114>)
 800522e:	429a      	cmp	r2, r3
 8005230:	d03a      	beq.n	80052a8 <pvPortMalloc+0xf8>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2208      	movs	r2, #8
 8005238:	189b      	adds	r3, r3, r2
 800523a:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2208      	movs	r2, #8
 800524e:	0052      	lsls	r2, r2, #1
 8005250:	4293      	cmp	r3, r2
 8005252:	d922      	bls.n	800529a <pvPortMalloc+0xea>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005254:	69fa      	ldr	r2, [r7, #28]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	18d3      	adds	r3, r2, r3
 800525a:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	685a      	ldr	r2, [r3, #4]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	1ad2      	subs	r2, r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	4b12      	ldr	r3, [pc, #72]	; (80052c0 <pvPortMalloc+0x110>)
 8005276:	613b      	str	r3, [r7, #16]
 8005278:	e002      	b.n	8005280 <pvPortMalloc+0xd0>
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	613b      	str	r3, [r7, #16]
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	429a      	cmp	r2, r3
 800528a:	d8f6      	bhi.n	800527a <pvPortMalloc+0xca>
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 800529a:	4b0b      	ldr	r3, [pc, #44]	; (80052c8 <pvPortMalloc+0x118>)
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	1ad2      	subs	r2, r2, r3
 80052a4:	4b08      	ldr	r3, [pc, #32]	; (80052c8 <pvPortMalloc+0x118>)
 80052a6:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80052a8:	f7fe ff34 	bl	8004114 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 80052ac:	697b      	ldr	r3, [r7, #20]
}
 80052ae:	0018      	movs	r0, r3
 80052b0:	46bd      	mov	sp, r7
 80052b2:	b008      	add	sp, #32
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	20001624 	.word	0x20001624
 80052bc:	00000bf7 	.word	0x00000bf7
 80052c0:	20001614 	.word	0x20001614
 80052c4:	2000161c 	.word	0x2000161c
 80052c8:	2000000c 	.word	0x2000000c

080052cc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d027      	beq.n	800532e <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 80052de:	2308      	movs	r3, #8
 80052e0:	425b      	negs	r3, r3
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	18d3      	adds	r3, r2, r3
 80052e6:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 80052ec:	f7fe ff06 	bl	80040fc <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	60bb      	str	r3, [r7, #8]
 80052f6:	4b10      	ldr	r3, [pc, #64]	; (8005338 <vPortFree+0x6c>)
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	e002      	b.n	8005302 <vPortFree+0x36>
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	429a      	cmp	r2, r3
 800530c:	d8f6      	bhi.n	80052fc <vPortFree+0x30>
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	4b06      	ldr	r3, [pc, #24]	; (800533c <vPortFree+0x70>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	18d2      	adds	r2, r2, r3
 8005326:	4b05      	ldr	r3, [pc, #20]	; (800533c <vPortFree+0x70>)
 8005328:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 800532a:	f7fe fef3 	bl	8004114 <xTaskResumeAll>
	}
}
 800532e:	46c0      	nop			; (mov r8, r8)
 8005330:	46bd      	mov	sp, r7
 8005332:	b006      	add	sp, #24
 8005334:	bd80      	pop	{r7, pc}
 8005336:	46c0      	nop			; (mov r8, r8)
 8005338:	20001614 	.word	0x20001614
 800533c:	2000000c 	.word	0x2000000c

08005340 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b082      	sub	sp, #8
 8005344:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8005346:	4b0e      	ldr	r3, [pc, #56]	; (8005380 <prvHeapInit+0x40>)
 8005348:	2207      	movs	r2, #7
 800534a:	4393      	bics	r3, r2
 800534c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800534e:	4b0d      	ldr	r3, [pc, #52]	; (8005384 <prvHeapInit+0x44>)
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005354:	4b0b      	ldr	r3, [pc, #44]	; (8005384 <prvHeapInit+0x44>)
 8005356:	2200      	movs	r2, #0
 8005358:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 800535a:	4b0b      	ldr	r3, [pc, #44]	; (8005388 <prvHeapInit+0x48>)
 800535c:	4a0b      	ldr	r2, [pc, #44]	; (800538c <prvHeapInit+0x4c>)
 800535e:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 8005360:	4b09      	ldr	r3, [pc, #36]	; (8005388 <prvHeapInit+0x48>)
 8005362:	2200      	movs	r2, #0
 8005364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	4a07      	ldr	r2, [pc, #28]	; (800538c <prvHeapInit+0x4c>)
 800536e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	4a05      	ldr	r2, [pc, #20]	; (8005388 <prvHeapInit+0x48>)
 8005374:	601a      	str	r2, [r3, #0]
}
 8005376:	46c0      	nop			; (mov r8, r8)
 8005378:	46bd      	mov	sp, r7
 800537a:	b002      	add	sp, #8
 800537c:	bd80      	pop	{r7, pc}
 800537e:	46c0      	nop			; (mov r8, r8)
 8005380:	20000a1c 	.word	0x20000a1c
 8005384:	20001614 	.word	0x20001614
 8005388:	2000161c 	.word	0x2000161c
 800538c:	00000bf8 	.word	0x00000bf8

08005390 <__libc_init_array>:
 8005390:	b570      	push	{r4, r5, r6, lr}
 8005392:	2600      	movs	r6, #0
 8005394:	4d0c      	ldr	r5, [pc, #48]	; (80053c8 <__libc_init_array+0x38>)
 8005396:	4c0d      	ldr	r4, [pc, #52]	; (80053cc <__libc_init_array+0x3c>)
 8005398:	1b64      	subs	r4, r4, r5
 800539a:	10a4      	asrs	r4, r4, #2
 800539c:	42a6      	cmp	r6, r4
 800539e:	d109      	bne.n	80053b4 <__libc_init_array+0x24>
 80053a0:	2600      	movs	r6, #0
 80053a2:	f000 f82b 	bl	80053fc <_init>
 80053a6:	4d0a      	ldr	r5, [pc, #40]	; (80053d0 <__libc_init_array+0x40>)
 80053a8:	4c0a      	ldr	r4, [pc, #40]	; (80053d4 <__libc_init_array+0x44>)
 80053aa:	1b64      	subs	r4, r4, r5
 80053ac:	10a4      	asrs	r4, r4, #2
 80053ae:	42a6      	cmp	r6, r4
 80053b0:	d105      	bne.n	80053be <__libc_init_array+0x2e>
 80053b2:	bd70      	pop	{r4, r5, r6, pc}
 80053b4:	00b3      	lsls	r3, r6, #2
 80053b6:	58eb      	ldr	r3, [r5, r3]
 80053b8:	4798      	blx	r3
 80053ba:	3601      	adds	r6, #1
 80053bc:	e7ee      	b.n	800539c <__libc_init_array+0xc>
 80053be:	00b3      	lsls	r3, r6, #2
 80053c0:	58eb      	ldr	r3, [r5, r3]
 80053c2:	4798      	blx	r3
 80053c4:	3601      	adds	r6, #1
 80053c6:	e7f2      	b.n	80053ae <__libc_init_array+0x1e>
 80053c8:	080054ec 	.word	0x080054ec
 80053cc:	080054ec 	.word	0x080054ec
 80053d0:	080054ec 	.word	0x080054ec
 80053d4:	080054f0 	.word	0x080054f0

080053d8 <memcpy>:
 80053d8:	2300      	movs	r3, #0
 80053da:	b510      	push	{r4, lr}
 80053dc:	429a      	cmp	r2, r3
 80053de:	d100      	bne.n	80053e2 <memcpy+0xa>
 80053e0:	bd10      	pop	{r4, pc}
 80053e2:	5ccc      	ldrb	r4, [r1, r3]
 80053e4:	54c4      	strb	r4, [r0, r3]
 80053e6:	3301      	adds	r3, #1
 80053e8:	e7f8      	b.n	80053dc <memcpy+0x4>

080053ea <memset>:
 80053ea:	0003      	movs	r3, r0
 80053ec:	1882      	adds	r2, r0, r2
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d100      	bne.n	80053f4 <memset+0xa>
 80053f2:	4770      	bx	lr
 80053f4:	7019      	strb	r1, [r3, #0]
 80053f6:	3301      	adds	r3, #1
 80053f8:	e7f9      	b.n	80053ee <memset+0x4>
	...

080053fc <_init>:
 80053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005402:	bc08      	pop	{r3}
 8005404:	469e      	mov	lr, r3
 8005406:	4770      	bx	lr

08005408 <_fini>:
 8005408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800540a:	46c0      	nop			; (mov r8, r8)
 800540c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800540e:	bc08      	pop	{r3}
 8005410:	469e      	mov	lr, r3
 8005412:	4770      	bx	lr
