

================================================================
== Vitis HLS Report for 'ProverCircuitEval_Block_entry_u_0_arg_proc'
================================================================
* Date:           Mon Nov 17 18:42:25 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   581144|   581144|  2.906 ms|  2.906 ms|  581144|  581144|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                        |              |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |        Instance        |    Module    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_compute_mask_fu_48  |compute_mask  |     3268|     3268|  16.340 us|  16.340 us|    3268|    3268|       no|
        |grp_EvalCircuit_fu_60   |EvalCircuit   |   577873|   577873|   2.889 ms|   2.889 ms|  577873|  577873|       no|
        +------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        9|      -|    47549|   309100|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      255|     -|
|Register             |        -|      -|      272|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        9|      0|    47821|   309359|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|        5|       71|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|        1|       17|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+----+-------+--------+-----+
    |        Instance        |    Module    | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +------------------------+--------------+---------+----+-------+--------+-----+
    |grp_EvalCircuit_fu_60   |EvalCircuit   |        1|   0|  10101|   62687|    0|
    |grp_compute_mask_fu_48  |compute_mask  |        8|   0|  37448|  246413|    0|
    +------------------------+--------------+---------+----+-------+--------+-----+
    |Total                   |              |        9|   0|  47549|  309100|    0|
    +------------------------+--------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |grp_EvalCircuit_fu_60_d_strm_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                      |        or|   0|  0|   2|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|   4|           2|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |V_0_address0    |  14|          3|   18|         54|
    |V_0_ce0         |  14|          3|    1|          3|
    |V_0_ce1         |   9|          2|    1|          2|
    |V_0_we1         |   9|          2|    1|          2|
    |V_1_address0    |  14|          3|   18|         54|
    |V_1_ce0         |  14|          3|    1|          3|
    |V_1_ce1         |   9|          2|    1|          2|
    |V_1_we1         |   9|          2|    1|          2|
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |circuit_TREADY  |   9|          2|    1|          2|
    |d_strm_TDATA    |   9|          2|    8|         16|
    |real_start      |   9|          2|    1|          2|
    |u_0_address0    |  14|          3|   18|         54|
    |u_0_ce0         |  14|          3|    1|          3|
    |u_0_ce1         |   9|          2|    1|          2|
    |u_0_we1         |   9|          2|    1|          2|
    |u_1_address0    |  14|          3|   18|         54|
    |u_1_ce0         |  14|          3|    1|          3|
    |u_1_ce1         |   9|          2|    1|          2|
    |u_1_we1         |   9|          2|    1|          2|
    |witness_TREADY  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 255|         55|   97|        273|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    4|   0|    4|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |call_ret_reg_84_0                    |  128|   0|  128|          0|
    |call_ret_reg_84_1                    |  128|   0|  128|          0|
    |d_strm_TDATA_reg                     |    8|   0|    8|          0|
    |grp_EvalCircuit_fu_60_ap_start_reg   |    1|   0|    1|          0|
    |grp_compute_mask_fu_48_ap_start_reg  |    1|   0|    1|          0|
    |start_once_reg                       |    1|   0|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  272|   0|  272|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_return_0               |  out|  128|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|ap_return_1               |  out|  128|  ap_ctrl_hs|  ProverCircuitEval_Block_entry_u_0_arg_proc|  return value|
|u_0_address0              |  out|   18|   ap_memory|                                         u_0|         array|
|u_0_ce0                   |  out|    1|   ap_memory|                                         u_0|         array|
|u_0_q0                    |   in|    1|   ap_memory|                                         u_0|         array|
|u_0_address1              |  out|   18|   ap_memory|                                         u_0|         array|
|u_0_ce1                   |  out|    1|   ap_memory|                                         u_0|         array|
|u_0_we1                   |  out|    1|   ap_memory|                                         u_0|         array|
|u_0_d1                    |  out|    1|   ap_memory|                                         u_0|         array|
|u_1_address0              |  out|   18|   ap_memory|                                         u_1|         array|
|u_1_ce0                   |  out|    1|   ap_memory|                                         u_1|         array|
|u_1_q0                    |   in|    1|   ap_memory|                                         u_1|         array|
|u_1_address1              |  out|   18|   ap_memory|                                         u_1|         array|
|u_1_ce1                   |  out|    1|   ap_memory|                                         u_1|         array|
|u_1_we1                   |  out|    1|   ap_memory|                                         u_1|         array|
|u_1_d1                    |  out|    1|   ap_memory|                                         u_1|         array|
|V_0_address0              |  out|   18|   ap_memory|                                         V_0|         array|
|V_0_ce0                   |  out|    1|   ap_memory|                                         V_0|         array|
|V_0_q0                    |   in|  128|   ap_memory|                                         V_0|         array|
|V_0_address1              |  out|   18|   ap_memory|                                         V_0|         array|
|V_0_ce1                   |  out|    1|   ap_memory|                                         V_0|         array|
|V_0_we1                   |  out|    1|   ap_memory|                                         V_0|         array|
|V_0_d1                    |  out|  128|   ap_memory|                                         V_0|         array|
|V_0_q1                    |   in|  128|   ap_memory|                                         V_0|         array|
|V_1_address0              |  out|   18|   ap_memory|                                         V_1|         array|
|V_1_ce0                   |  out|    1|   ap_memory|                                         V_1|         array|
|V_1_q0                    |   in|  128|   ap_memory|                                         V_1|         array|
|V_1_address1              |  out|   18|   ap_memory|                                         V_1|         array|
|V_1_ce1                   |  out|    1|   ap_memory|                                         V_1|         array|
|V_1_we1                   |  out|    1|   ap_memory|                                         V_1|         array|
|V_1_d1                    |  out|  128|   ap_memory|                                         V_1|         array|
|V_1_q1                    |   in|  128|   ap_memory|                                         V_1|         array|
|witness_TDATA             |   in|    8|        axis|                                     witness|       pointer|
|witness_TVALID            |   in|    1|        axis|                                     witness|       pointer|
|witness_TREADY            |  out|    1|        axis|                                     witness|       pointer|
|circuit_TDATA             |   in|  128|        axis|                                     circuit|       pointer|
|circuit_TVALID            |   in|    1|        axis|                                     circuit|       pointer|
|circuit_TREADY            |  out|    1|        axis|                                     circuit|       pointer|
|d_strm_TDATA              |  out|    8|        axis|                                      d_strm|       pointer|
|d_strm_TVALID             |  out|    1|        axis|                                      d_strm|       pointer|
|d_strm_TREADY             |   in|    1|        axis|                                      d_strm|       pointer|
|d_strm_cp_din             |  out|    1|     ap_fifo|                                   d_strm_cp|       pointer|
|d_strm_cp_full_n          |   in|    1|     ap_fifo|                                   d_strm_cp|       pointer|
|d_strm_cp_write           |  out|    1|     ap_fifo|                                   d_strm_cp|       pointer|
|d_strm_cp_num_data_valid  |   in|    3|     ap_fifo|                                   d_strm_cp|       pointer|
|d_strm_cp_fifo_cap        |   in|    3|     ap_fifo|                                   d_strm_cp|       pointer|
|a0_strm_din               |  out|  256|     ap_fifo|                                     a0_strm|       pointer|
|a0_strm_full_n            |   in|    1|     ap_fifo|                                     a0_strm|       pointer|
|a0_strm_write             |  out|    1|     ap_fifo|                                     a0_strm|       pointer|
|a0_strm_num_data_valid    |   in|    3|     ap_fifo|                                     a0_strm|       pointer|
|a0_strm_fifo_cap          |   in|    3|     ap_fifo|                                     a0_strm|       pointer|
|a1_strm_din               |  out|  128|     ap_fifo|                                     a1_strm|       pointer|
|a1_strm_full_n            |   in|    1|     ap_fifo|                                     a1_strm|       pointer|
|a1_strm_write             |  out|    1|     ap_fifo|                                     a1_strm|       pointer|
|a1_strm_num_data_valid    |   in|    3|     ap_fifo|                                     a1_strm|       pointer|
|a1_strm_fifo_cap          |   in|    3|     ap_fifo|                                     a1_strm|       pointer|
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ret = call i256 @compute_mask, i1 %u_0, i1 %u_1, i128 %V_0, i128 %V_1" [gatebygate.cpp:210]   --->   Operation 5 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 6 [1/2] (1.10ns)   --->   "%call_ret = call i256 @compute_mask, i1 %u_0, i1 %u_1, i128 %V_0, i128 %V_1" [gatebygate.cpp:210]   --->   Operation 6 'call' 'call_ret' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln211 = call void @EvalCircuit, i1 %u_0, i1 %u_1, i128 %V_0, i128 %V_1, i8 %witness, i128 %circuit, i8 %d_strm, i1 %d_strm_cp, i256 %a0_strm, i128 %a1_strm" [gatebygate.cpp:211]   --->   Operation 7 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_0, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a1_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a0_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %witness, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %circuit, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %d_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln211 = call void @EvalCircuit, i1 %u_0, i1 %u_1, i128 %V_0, i128 %V_1, i8 %witness, i128 %circuit, i8 %d_strm, i1 %d_strm_cp, i256 %a0_strm, i128 %a1_strm" [gatebygate.cpp:211]   --->   Operation 18 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln210 = ret i256 %call_ret" [gatebygate.cpp:210]   --->   Operation 19 'ret' 'ret_ln210' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ u_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ witness]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ circuit]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_strm_cp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a0_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a1_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ret          (call         ) [ 00011]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln211        (call         ) [ 00000]
ret_ln210         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="witness">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="witness"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="circuit">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="circuit"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_strm">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_strm_cp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm_cp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a0_strm">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a0_strm"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a1_strm">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_strm"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_mask"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EvalCircuit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_compute_mask_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="256" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="0" index="3" bw="128" slack="0"/>
<pin id="53" dir="0" index="4" bw="128" slack="0"/>
<pin id="54" dir="1" index="5" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_EvalCircuit_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="0" index="3" bw="128" slack="0"/>
<pin id="65" dir="0" index="4" bw="128" slack="0"/>
<pin id="66" dir="0" index="5" bw="8" slack="0"/>
<pin id="67" dir="0" index="6" bw="128" slack="0"/>
<pin id="68" dir="0" index="7" bw="8" slack="0"/>
<pin id="69" dir="0" index="8" bw="1" slack="0"/>
<pin id="70" dir="0" index="9" bw="256" slack="0"/>
<pin id="71" dir="0" index="10" bw="128" slack="0"/>
<pin id="72" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln211/3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="call_ret_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="2"/>
<pin id="86" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="60" pin=6"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="60" pin=7"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="60" pin=8"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="60" pin=9"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="60" pin=10"/></net>

<net id="87"><net_src comp="48" pin="5"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u_0 | {3 4 }
	Port: u_1 | {3 4 }
	Port: V_0 | {3 4 }
	Port: V_1 | {3 4 }
	Port: witness | {}
	Port: circuit | {}
	Port: d_strm | {3 4 }
	Port: d_strm_cp | {3 4 }
	Port: a0_strm | {3 4 }
	Port: a1_strm | {3 4 }
 - Input state : 
	Port: ProverCircuitEval_Block_entry_u_0_arg_proc : u_0 | {1 2 3 4 }
	Port: ProverCircuitEval_Block_entry_u_0_arg_proc : u_1 | {1 2 3 4 }
	Port: ProverCircuitEval_Block_entry_u_0_arg_proc : V_0 | {1 2 3 4 }
	Port: ProverCircuitEval_Block_entry_u_0_arg_proc : V_1 | {1 2 3 4 }
	Port: ProverCircuitEval_Block_entry_u_0_arg_proc : witness | {3 4 }
	Port: ProverCircuitEval_Block_entry_u_0_arg_proc : circuit | {3 4 }
	Port: ProverCircuitEval_Block_entry_u_0_arg_proc : d_strm | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|
|   call   | grp_compute_mask_fu_48 |    8    |  5.418  |  16518  |  237430 |    0    |
|          |  grp_EvalCircuit_fu_60 |    1    | 6.42929 |   5060  |  60254  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |    9    | 11.8473 |  21578  |  297684 |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|call_ret_reg_84|   256  |
+---------------+--------+
|     Total     |   256  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |   11   |  21578 | 297684 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   256  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   11   |  21834 | 297684 |    0   |
+-----------+--------+--------+--------+--------+--------+
