DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "DIG_TRANSIT_tb"
unitName "tb_dt_main_pkg"
)
(DmPackageRef
library "DIG_TRANSIT_tb"
unitName "basic_tb_pkg"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "U_0"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_dt_mainprogram"
elements [
]
mwi 0
uid 109,0
)
(Instance
name "U_1"
duLibraryName "NSK600_lib"
duName "nsk600_top"
elements [
]
mwi 0
uid 442,0
)
(Instance
name "U_2"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_MPI_model"
elements [
]
mwi 0
uid 1360,0
)
(Instance
name "U_3"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_timing"
elements [
]
mwi 0
uid 1369,0
)
(Instance
name "U_4"
duLibraryName "DIG_TRANSIT_TB"
duName "tb_AF_snk_model"
elements [
]
mwi 0
uid 2909,0
)
(Instance
name "U_6"
duLibraryName "DIG_TRANSIT_TB"
duName "tb_AF_src_model"
elements [
]
mwi 0
uid 2999,0
)
(Instance
name "U_8"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_P1LY_model"
elements [
]
mwi 0
uid 4801,0
)
(Instance
name "U_9"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_P1LY_model"
elements [
]
mwi 0
uid 4850,0
)
(Instance
name "U_10"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_cable_model"
elements [
]
mwi 0
uid 4899,0
)
(Instance
name "U_7"
duLibraryName "NSK600_lib"
duName "nsk600_top"
elements [
]
mwi 0
uid 5927,0
)
(Instance
name "U_11"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_timing_s1"
elements [
]
mwi 0
uid 7935,0
)
(Instance
name "U_13"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_AF_snk_model"
elements [
]
mwi 0
uid 8334,0
)
(Instance
name "U_14"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_AF_src_model"
elements [
]
mwi 0
uid 8359,0
)
(Instance
name "U_12"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_MPI_model"
elements [
]
mwi 0
uid 8404,0
)
(Instance
name "U_15"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_TDM_model"
elements [
]
mwi 0
uid 15611,0
)
(Instance
name "U_5"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_TDM_model"
elements [
]
mwi 0
uid 15640,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
(EmbeddedInstance
name "eb2_s1"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb2"
number "5"
)
]
libraryRefs [
"ieee"
"DIG_TRANSIT_tb"
"NSK600_lib"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_dt_main\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_dt_main\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_dt_main"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_dt_main"
)
(vvPair
variable "date"
value "2011-08-15"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "tb_dt_main"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "DIG_TRANSIT_tb"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/DIG_TRANSIT_tb/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/DIG_TRANSIT_tb/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "tb_dt_main"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_dt_main\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_dt_main\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:11:09"
)
(vvPair
variable "unit"
value "tb_dt_main"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,46200,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,60400,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
isHidden 1
fg "32768,0,0"
)
xt "40850,44500,44150,45500"
st "
ABB CH
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,49500,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 109,0
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "21000,-6000,29000,100000"
)
oxt "5000,8000,13000,40000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 112,0
va (VaSet
font "Arial,8,1"
)
xt "21400,16500,28600,17500"
st "DIG_TRANSIT_tb"
blo "21400,17300"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 113,0
va (VaSet
font "Arial,8,1"
)
xt "21400,17500,29600,18500"
st "tb_dt_mainprogram"
blo "21400,18300"
tm "BlkNameMgr"
)
*15 (Text
uid 114,0
va (VaSet
font "Arial,8,1"
)
xt "21400,18500,23200,19500"
st "U_0"
blo "21400,19300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
font "Courier New,8,0"
)
xt "21400,26500,21400,26500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"AF_model_snk_status"
"AF_model_src_status"
"MPI_Ack"
"AF_model_snk_config"
"AF_model_src_config"
"TDM_model_config"
"MPI_Req"
"Resetn"
"TDM_model_status"
"clk32"
"clk32_s1"
"MPI_Req_s1"
"MPI_Ack_s1"
"AF_model_snk_config_s1"
"AF_model_snk_status_s1"
"AF_model_src_config_s1"
"AF_model_src_status_s1"
"TDM_model_config_s1"
"TDM_model_status_s1"
"clock_speed"
"unplug"
"loop_AF_link"
]
)
*16 (SaComponent
uid 442,0
optionalChildren [
*17 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96625,13250,97375,14000"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 121,0
ro 270
va (VaSet
)
xt "96500,15000,97500,16700"
st "txd1"
ju 2
blo "97300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "txd1"
t "std_logic"
o 33
suid 1,0
)
)
)
*18 (CptPort
uid 122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 123,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102625,13250,103375,14000"
)
tg (CPTG
uid 124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 125,0
ro 270
va (VaSet
)
xt "102500,15000,103500,16700"
st "txd2"
ju 2
blo "103300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "txd2"
t "std_logic"
o 34
suid 2,0
)
)
)
*19 (CptPort
uid 126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 127,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108625,13250,109375,14000"
)
tg (CPTG
uid 128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 129,0
ro 270
va (VaSet
)
xt "108500,15000,109500,16700"
st "txd3"
ju 2
blo "109300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "txd3"
t "std_logic"
o 35
suid 3,0
)
)
)
*20 (CptPort
uid 130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 131,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114625,13250,115375,14000"
)
tg (CPTG
uid 132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 133,0
ro 270
va (VaSet
)
xt "114500,15000,115500,16700"
st "txd4"
ju 2
blo "115300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "txd4"
t "std_logic"
o 36
suid 4,0
)
)
)
*21 (CptPort
uid 134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 135,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97625,13250,98375,14000"
)
tg (CPTG
uid 136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 137,0
ro 270
va (VaSet
)
xt "97500,15000,98500,16700"
st "rts1"
ju 2
blo "98300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "rts1"
t "std_logic"
o 20
suid 7,0
)
)
)
*22 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103625,13250,104375,14000"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 141,0
ro 270
va (VaSet
)
xt "103500,15000,104500,16700"
st "rts2"
ju 2
blo "104300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "rts2"
t "std_logic"
o 21
suid 8,0
)
)
)
*23 (CptPort
uid 142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 143,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109625,13250,110375,14000"
)
tg (CPTG
uid 144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 145,0
ro 270
va (VaSet
)
xt "109500,15000,110500,16700"
st "rts3"
ju 2
blo "110300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "rts3"
t "std_logic"
o 22
suid 9,0
)
)
)
*24 (CptPort
uid 146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 147,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115625,13250,116375,14000"
)
tg (CPTG
uid 148,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 149,0
ro 270
va (VaSet
)
xt "115500,15000,116500,16700"
st "rts4"
ju 2
blo "116300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "rts4"
t "std_logic"
o 23
suid 10,0
)
)
)
*25 (CptPort
uid 150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 151,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93625,13250,94375,14000"
)
tg (CPTG
uid 152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 153,0
ro 270
va (VaSet
)
xt "93500,15000,94500,16800"
st "cts1"
ju 2
blo "94300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts1"
t "std_logic"
o 54
suid 13,0
)
)
)
*26 (CptPort
uid 154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99625,13250,100375,14000"
)
tg (CPTG
uid 156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 157,0
ro 270
va (VaSet
)
xt "99500,15000,100500,16800"
st "cts2"
ju 2
blo "100300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts2"
t "std_logic"
o 55
suid 14,0
)
)
)
*27 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,13250,106375,14000"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 161,0
ro 270
va (VaSet
)
xt "105500,15000,106500,16800"
st "cts3"
ju 2
blo "106300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts3"
t "std_logic"
o 56
suid 15,0
)
)
)
*28 (CptPort
uid 162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 163,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111625,13250,112375,14000"
)
tg (CPTG
uid 164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 165,0
ro 270
va (VaSet
)
xt "111500,15000,112500,16800"
st "cts4"
ju 2
blo "112300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts4"
t "std_logic"
o 57
suid 16,0
)
)
)
*29 (CptPort
uid 166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94625,13250,95375,14000"
)
tg (CPTG
uid 168,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 169,0
ro 270
va (VaSet
)
xt "94500,15000,95500,17000"
st "dcd1"
ju 2
blo "95300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd1"
t "std_logic"
o 58
suid 19,0
)
)
)
*30 (CptPort
uid 170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 171,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100625,13250,101375,14000"
)
tg (CPTG
uid 172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 173,0
ro 270
va (VaSet
)
xt "100500,15000,101500,17000"
st "dcd2"
ju 2
blo "101300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd2"
t "std_logic"
o 59
suid 20,0
)
)
)
*31 (CptPort
uid 174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 175,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,13250,107375,14000"
)
tg (CPTG
uid 176,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 177,0
ro 270
va (VaSet
)
xt "106500,15000,107500,17000"
st "dcd3"
ju 2
blo "107300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd3"
t "std_logic"
o 60
suid 21,0
)
)
)
*32 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112625,13250,113375,14000"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 181,0
ro 270
va (VaSet
)
xt "112500,15000,113500,17000"
st "dcd4"
ju 2
blo "113300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd4"
t "std_logic"
o 61
suid 22,0
)
)
)
*33 (CptPort
uid 182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,13250,99375,14000"
)
tg (CPTG
uid 184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 185,0
ro 270
va (VaSet
)
xt "98500,15000,99500,16800"
st "rxd2"
ju 2
blo "99300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd2"
t "std_logic"
o 73
suid 26,0
)
)
)
*34 (CptPort
uid 186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 187,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104625,13250,105375,14000"
)
tg (CPTG
uid 188,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 189,0
ro 270
va (VaSet
)
xt "104500,15000,105500,16800"
st "rxd3"
ju 2
blo "105300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd3"
t "std_logic"
o 74
suid 27,0
)
)
)
*35 (CptPort
uid 190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 191,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110625,13250,111375,14000"
)
tg (CPTG
uid 192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 193,0
ro 270
va (VaSet
)
xt "110500,15000,111500,16800"
st "rxd4"
ju 2
blo "111300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd4"
t "std_logic"
o 75
suid 28,0
)
)
)
*36 (CptPort
uid 194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,15625,58000,16375"
)
tg (CPTG
uid 196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 197,0
va (VaSet
)
xt "59000,15500,61100,16500"
st "clk32"
blo "59000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "clk32"
t "std_logic"
o 13
suid 31,0
)
)
)
*37 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,19625,58000,20375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
)
xt "59000,19500,61000,20500"
st "cs_n"
blo "59000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "cs_n"
t "std_logic"
o 14
suid 32,0
)
)
)
*38 (CptPort
uid 202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,20625,58000,21375"
)
tg (CPTG
uid 204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205,0
va (VaSet
)
xt "59000,20500,60900,21500"
st "rd_n"
blo "59000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_n"
t "std_logic"
o 19
suid 33,0
)
)
)
*39 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,21625,58000,22375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "59000,21500,61000,22500"
st "wr_n"
blo "59000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_n"
t "std_logic"
o 37
suid 34,0
)
)
)
*40 (CptPort
uid 210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 211,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85625,13250,86375,14000"
)
tg (CPTG
uid 212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 213,0
ro 270
va (VaSet
)
xt "85500,15000,86500,16200"
st "c1"
ju 2
blo "86300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "c1"
t "std_logic"
o 11
suid 35,0
)
)
)
*41 (CptPort
uid 214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 215,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,13250,81375,14000"
)
tg (CPTG
uid 216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 217,0
ro 270
va (VaSet
)
xt "80500,15000,81500,16200"
st "c2"
ju 2
blo "81300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "c2"
t "std_logic"
o 12
suid 36,0
)
)
)
*42 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86625,13250,87375,14000"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 221,0
ro 270
va (VaSet
)
xt "86500,15000,87500,16000"
st "i1"
ju 2
blo "87300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i1"
t "std_logic"
o 62
suid 37,0
)
)
)
*43 (CptPort
uid 222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 223,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81625,13250,82375,14000"
)
tg (CPTG
uid 224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 225,0
ro 270
va (VaSet
)
xt "81500,15000,82500,16000"
st "i2"
ju 2
blo "82300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2"
t "std_logic"
o 63
suid 38,0
)
)
)
*44 (CptPort
uid 226,0
ps "OnEdgeStrategy"
shape (Diamond
uid 227,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,23625,58000,24375"
)
tg (CPTG
uid 228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "59000,23500,64900,24500"
st "nsk_data : (7:0)"
blo "59000,24300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "nsk_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 84
suid 39,0
)
)
)
*45 (CptPort
uid 230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 231,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82625,13250,83375,14000"
)
tg (CPTG
uid 232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 233,0
ro 270
va (VaSet
)
xt "82500,15000,83500,16100"
st "r1"
ju 2
blo "83300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r1"
t "std_logic"
o 66
suid 40,0
)
)
)
*46 (CptPort
uid 234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 235,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77625,13250,78375,14000"
)
tg (CPTG
uid 236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 237,0
ro 270
va (VaSet
)
xt "77500,15000,78500,16100"
st "r2"
ju 2
blo "78300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r2"
t "std_logic"
o 67
suid 41,0
)
)
)
*47 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,13250,96375,14000"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 241,0
ro 270
va (VaSet
)
xt "95500,15000,96500,16800"
st "rxc1"
ju 2
blo "96300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc1"
t "std_logic"
o 68
suid 42,0
)
)
)
*48 (CptPort
uid 242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 243,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101625,13250,102375,14000"
)
tg (CPTG
uid 244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 245,0
ro 270
va (VaSet
)
xt "101500,15000,102500,16800"
st "rxc2"
ju 2
blo "102300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc2"
t "std_logic"
o 69
suid 43,0
)
)
)
*49 (CptPort
uid 246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 247,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107625,13250,108375,14000"
)
tg (CPTG
uid 248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 249,0
ro 270
va (VaSet
)
xt "107500,15000,108500,16800"
st "rxc3"
ju 2
blo "108300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc3"
t "std_logic"
o 70
suid 44,0
)
)
)
*50 (CptPort
uid 250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 251,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113625,13250,114375,14000"
)
tg (CPTG
uid 252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 253,0
ro 270
va (VaSet
)
xt "113500,15000,114500,16800"
st "rxc4"
ju 2
blo "114300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc4"
t "std_logic"
o 71
suid 45,0
)
)
)
*51 (CptPort
uid 254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 255,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84625,13250,85375,14000"
)
tg (CPTG
uid 256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 257,0
ro 270
va (VaSet
)
xt "84500,15000,85500,16200"
st "s1"
ju 2
blo "85300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s1"
t "std_logic"
o 76
suid 48,0
)
)
)
*52 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79625,13250,80375,14000"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 261,0
ro 270
va (VaSet
)
xt "79500,15000,80500,16200"
st "s2"
ju 2
blo "80300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s2"
t "std_logic"
o 77
suid 49,0
)
)
)
*53 (CptPort
uid 262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83625,13250,84375,14000"
)
tg (CPTG
uid 264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 265,0
ro 270
va (VaSet
)
xt "83500,15000,84500,16000"
st "t1"
ju 2
blo "84300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "t1"
t "std_logic"
o 28
suid 51,0
)
)
)
*54 (CptPort
uid 266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 267,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,13250,79375,14000"
)
tg (CPTG
uid 268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 269,0
ro 270
va (VaSet
)
xt "78500,15000,79500,16000"
st "t2"
ju 2
blo "79300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "t2"
t "std_logic"
o 29
suid 52,0
)
)
)
*55 (CptPort
uid 270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,14625,58000,15375"
)
tg (CPTG
uid 272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "59000,14500,64200,15500"
st "fpga_reset_n"
blo "59000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 15
suid 53,0
)
)
)
*56 (CptPort
uid 274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 275,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,27625,58000,28375"
)
tg (CPTG
uid 276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 277,0
va (VaSet
)
xt "59000,27500,62300,28500"
st "sport0_d"
blo "59000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport0_d"
t "std_logic"
o 78
suid 54,0
)
)
)
*57 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,26625,58000,27375"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 281,0
va (VaSet
)
xt "59000,26500,63600,27500"
st "sport0_sclk"
blo "59000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport0_sclk"
t "std_logic"
o 79
suid 55,0
)
)
)
*58 (CptPort
uid 282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,34625,58000,35375"
)
tg (CPTG
uid 284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
)
xt "59000,34500,62300,35500"
st "sport2_d"
blo "59000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "sport2_d"
t "std_logic"
o 27
suid 56,0
)
)
)
*59 (CptPort
uid 286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 287,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,25625,58000,26375"
)
tg (CPTG
uid 288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 289,0
va (VaSet
)
xt "59000,25500,63600,26500"
st "sport2_sclk"
blo "59000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport2_sclk"
t "std_logic"
o 80
suid 57,0
)
)
)
*60 (CptPort
uid 290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 291,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,16625,58000,17375"
)
tg (CPTG
uid 292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "59000,16500,60600,17500"
st "con"
blo "59000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "con"
t "std_logic"
o 53
suid 63,0
)
)
)
*61 (CptPort
uid 294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,17625,58000,18375"
)
tg (CPTG
uid 296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 297,0
va (VaSet
)
xt "59000,17500,60400,18500"
st "ind"
blo "59000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ind"
t "std_logic"
o 16
suid 64,0
)
)
)
*62 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,22625,58000,23375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
)
xt "59000,22500,65000,23500"
st "nsk_adr : (11:0)"
blo "59000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 17
suid 66,0
)
)
)
*63 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76625,13250,77375,14000"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 305,0
ro 270
va (VaSet
)
xt "76500,14000,77500,18400"
st "leds : (4:0)"
ju 2
blo "77300,14000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 64
suid 68,0
)
)
)
*64 (CptPort
uid 306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73625,13250,74375,14000"
)
tg (CPTG
uid 308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 309,0
ro 270
va (VaSet
)
xt "73500,14000,74500,17200"
st "otr_long"
ju 2
blo "74300,14000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "otr_long"
t "std_logic"
o 65
suid 69,0
)
)
)
*65 (CptPort
uid 310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 311,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72625,13250,73375,14000"
)
tg (CPTG
uid 312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 313,0
ro 270
va (VaSet
)
xt "72500,15000,73500,16300"
st "otr"
ju 2
blo "73300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "otr"
t "std_logic"
o 18
suid 70,0
)
)
)
*66 (CptPort
uid 314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,16625,132750,17375"
)
tg (CPTG
uid 316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 317,0
va (VaSet
)
xt "128400,16500,132000,17500"
st "tdm_wr_n"
ju 2
blo "132000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 82
suid 2073,0
)
)
)
*67 (CptPort
uid 318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,15625,132750,16375"
)
tg (CPTG
uid 320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "129400,15500,132000,16500"
st "tdm_fs"
ju 2
blo "132000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_fs"
t "std_logic"
o 30
suid 2074,0
)
)
)
*68 (CptPort
uid 322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 323,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,18625,132750,19375"
)
tg (CPTG
uid 324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 325,0
va (VaSet
)
xt "129100,18500,132000,19500"
st "tdm_txd"
ju 2
blo "132000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_txd"
t "std_logic"
o 31
suid 2075,0
)
)
)
*69 (CptPort
uid 326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,17625,132750,18375"
)
tg (CPTG
uid 328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 329,0
va (VaSet
)
xt "129000,17500,132000,18500"
st "tdm_rxd"
ju 2
blo "132000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_rxd"
t "std_logic"
o 81
suid 2076,0
)
)
)
*70 (CptPort
uid 330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75625,13250,76375,14000"
)
tg (CPTG
uid 332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 333,0
ro 270
va (VaSet
)
xt "75500,14000,76500,20200"
st "tpads_out : (7:0)"
ju 2
blo "76300,14000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 83
suid 2077,0
)
)
)
*71 (CptPort
uid 334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74625,13250,75375,14000"
)
tg (CPTG
uid 336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 337,0
ro 270
va (VaSet
)
xt "74500,14000,75500,19800"
st "tpads_in : (3:0)"
ju 2
blo "75300,14000"
)
)
thePort (LogicalPort
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 2078,0
)
)
)
*72 (CptPort
uid 410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,13250,69375,14000"
)
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 413,0
ro 270
va (VaSet
)
xt "68500,15000,69500,20900"
st "ETH_SSI_FSP"
ju 2
blo "69300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_FSP"
t "std_logic"
o 44
suid 2153,0
)
)
)
*73 (CptPort
uid 414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 415,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,13250,68375,14000"
)
tg (CPTG
uid 416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 417,0
ro 270
va (VaSet
)
xt "67500,15000,68500,21000"
st "ETH_SSI_TXD"
ju 2
blo "68300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_SSI_TXD"
t "std_logic"
o 5
suid 2154,0
)
)
)
*74 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66625,13250,67375,14000"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 421,0
ro 270
va (VaSet
)
xt "66500,15000,67500,21700"
st "ETH_LIFE_SIGN"
ju 2
blo "67300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_LIFE_SIGN"
t "std_logic"
o 4
suid 2155,0
)
)
)
*75 (CptPort
uid 422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 423,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65625,13250,66375,14000"
)
tg (CPTG
uid 424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 425,0
ro 270
va (VaSet
)
xt "65500,15000,66500,20100"
st "ETH_ALARM"
ju 2
blo "66300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_ALARM"
t "std_logic"
o 3
suid 2156,0
)
)
)
*76 (CptPort
uid 426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 427,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64625,13250,65375,14000"
)
tg (CPTG
uid 428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 429,0
ro 270
va (VaSet
)
xt "64500,15000,65500,21600"
st "ETH_WARNING"
ju 2
blo "65300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_WARNING"
t "std_logic"
o 6
suid 2157,0
)
)
)
*77 (CptPort
uid 430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 431,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,13250,70375,14000"
)
tg (CPTG
uid 432,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 433,0
ro 270
va (VaSet
)
xt "69500,15000,70500,21100"
st "ETH_SSI_RXD"
ju 2
blo "70300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_RXD"
t "std_logic"
o 45
suid 2158,0
)
)
)
*78 (CptPort
uid 434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 435,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71625,13250,72375,14000"
)
tg (CPTG
uid 436,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 437,0
ro 270
va (VaSet
)
xt "71500,15000,72500,19200"
st "ETH_DCD"
ju 2
blo "72300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_DCD"
t "std_logic"
o 42
suid 2159,0
)
)
)
*79 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70625,13250,71375,14000"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 441,0
ro 270
va (VaSet
)
xt "70500,15000,71500,20900"
st "ETH_SSI_CLK"
ju 2
blo "71300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_CLK"
t "std_logic"
o 43
suid 2160,0
)
)
)
*80 (CptPort
uid 4258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,28625,132750,29375"
)
tg (CPTG
uid 4260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4261,0
va (VaSet
)
xt "128000,28500,131000,29500"
st "DTEN1"
ju 2
blo "131000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 38
suid 2166,0
)
)
)
*81 (CptPort
uid 4262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,34625,132750,35375"
)
tg (CPTG
uid 4264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4265,0
va (VaSet
)
xt "128000,34500,131000,35500"
st "DTEN2"
ju 2
blo "131000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 39
suid 2167,0
)
)
)
*82 (CptPort
uid 4266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4267,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,31625,132750,32375"
)
tg (CPTG
uid 4268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4269,0
va (VaSet
)
xt "128000,31500,131000,32500"
st "DTRX1"
ju 2
blo "131000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
suid 2162,0
)
)
)
*83 (CptPort
uid 4270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4271,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,37625,132750,38375"
)
tg (CPTG
uid 4272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4273,0
va (VaSet
)
xt "128000,37500,131000,38500"
st "DTRX2"
ju 2
blo "131000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
suid 2164,0
)
)
)
*84 (CptPort
uid 4274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,30625,132750,31375"
)
tg (CPTG
uid 4276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4277,0
va (VaSet
)
xt "128100,30500,131000,31500"
st "DTTX1"
ju 2
blo "131000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 40
suid 2163,0
)
)
)
*85 (CptPort
uid 4278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,36625,132750,37375"
)
tg (CPTG
uid 4280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4281,0
va (VaSet
)
xt "128100,36500,131000,37500"
st "DTTX2"
ju 2
blo "131000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 41
suid 2165,0
)
)
)
*86 (CptPort
uid 4282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4283,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119625,13250,120375,14000"
)
tg (CPTG
uid 4284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4285,0
ro 270
va (VaSet
)
xt "119500,15000,120500,17700"
st "GPIO1"
ju 2
blo "120300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO1"
t "std_logic"
o 46
suid 2168,0
)
)
)
*87 (CptPort
uid 4286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4287,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92625,13250,93375,14000"
)
tg (CPTG
uid 4288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4289,0
ro 270
va (VaSet
)
xt "92500,15000,93500,18100"
st "GPIO10"
ju 2
blo "93300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO10"
t "std_logic"
o 7
suid 2173,0
)
)
)
*88 (CptPort
uid 4290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4291,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88625,13250,89375,14000"
)
tg (CPTG
uid 4292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4293,0
ro 270
va (VaSet
)
xt "88500,15000,89500,18100"
st "GPIO11"
ju 2
blo "89300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO11"
t "std_logic"
o 47
suid 2177,0
)
)
)
*89 (CptPort
uid 4294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4295,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120625,13250,121375,14000"
)
tg (CPTG
uid 4296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4297,0
ro 270
va (VaSet
)
xt "120500,15000,121500,17700"
st "GPIO2"
ju 2
blo "121300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO2"
t "std_logic"
o 48
suid 2169,0
)
)
)
*90 (CptPort
uid 4298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4299,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121625,13250,122375,14000"
)
tg (CPTG
uid 4300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4301,0
ro 270
va (VaSet
)
xt "121500,15000,122500,17700"
st "GPIO3"
ju 2
blo "122300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO3"
t "std_logic"
o 49
suid 2170,0
)
)
)
*91 (CptPort
uid 4302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4303,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117625,13250,118375,14000"
)
tg (CPTG
uid 4304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4305,0
ro 270
va (VaSet
)
xt "117500,15000,118500,17700"
st "GPIO4"
ju 2
blo "118300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO4"
t "std_logic"
o 8
suid 2171,0
)
)
)
*92 (CptPort
uid 4306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4307,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116625,13250,117375,14000"
)
tg (CPTG
uid 4308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4309,0
ro 270
va (VaSet
)
xt "116500,15000,117500,17700"
st "GPIO5"
ju 2
blo "117300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO5"
t "std_logic"
o 9
suid 2172,0
)
)
)
*93 (CptPort
uid 4310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4311,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,13250,90375,14000"
)
tg (CPTG
uid 4312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4313,0
ro 270
va (VaSet
)
xt "89500,15000,90500,17700"
st "GPIO7"
ju 2
blo "90300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO7"
t "std_logic"
o 10
suid 2176,0
)
)
)
*94 (CptPort
uid 4314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4315,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91625,13250,92375,14000"
)
tg (CPTG
uid 4316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4317,0
ro 270
va (VaSet
)
xt "91500,15000,92500,17700"
st "GPIO8"
ju 2
blo "92300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO8"
t "std_logic"
o 50
suid 2175,0
)
)
)
*95 (CptPort
uid 4318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4319,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90625,13250,91375,14000"
)
tg (CPTG
uid 4320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4321,0
ro 270
va (VaSet
)
xt "90500,15000,91500,17700"
st "GPIO9"
ju 2
blo "91300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO9"
t "std_logic"
o 51
suid 2174,0
)
)
)
*96 (CptPort
uid 4322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4323,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118625,13250,119375,14000"
)
tg (CPTG
uid 4324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4325,0
ro 270
va (VaSet
)
xt "118500,15000,119500,19100"
st "MUX_LOS"
ju 2
blo "119300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MUX_LOS"
t "std_logic"
o 52
suid 2161,0
)
)
)
*97 (CptPort
uid 4326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4327,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122625,13250,123375,14000"
)
tg (CPTG
uid 4328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4329,0
ro 270
va (VaSet
)
xt "122500,15000,123500,22000"
st "ser_bus_clock_out"
ju 2
blo "123300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_clock_out"
t "std_logic"
o 24
suid 2180,0
)
)
)
*98 (CptPort
uid 4330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4331,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123625,13250,124375,14000"
)
tg (CPTG
uid 4332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4333,0
ro 270
va (VaSet
)
xt "123500,15000,124500,21300"
st "ser_bus_data_in"
ju 2
blo "124300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_data_in"
t "std_logic"
o 25
suid 2178,0
)
)
)
*99 (CptPort
uid 4334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4335,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124625,13250,125375,14000"
)
tg (CPTG
uid 4336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4337,0
ro 270
va (VaSet
)
xt "124500,15000,125500,21700"
st "ser_bus_data_out"
ju 2
blo "125300,15000"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_data_out"
t "std_logic"
o 26
suid 2179,0
)
)
)
*100 (CptPort
uid 12176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12177,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87625,13250,88375,14000"
)
tg (CPTG
uid 12178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12179,0
ro 270
va (VaSet
)
xt "87500,15000,88500,16800"
st "rxd1"
ju 2
blo "88300,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd1"
t "std_logic"
o 72
suid 2182,0
)
)
)
]
shape (Rectangle
uid 443,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "58000,14000,132000,40000"
)
oxt "16000,37000,58000,82000"
ttg (MlTextGroup
uid 444,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 445,0
va (VaSet
font "Arial,8,1"
)
xt "84400,33000,89400,34000"
st "NSK600_lib"
blo "84400,33800"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 446,0
va (VaSet
font "Arial,8,1"
)
xt "84400,34000,92300,35000"
st "nsk600_top"
blo "84400,34800"
tm "CptNameMgr"
)
*103 (Text
uid 447,0
va (VaSet
font "Arial,8,1"
)
xt "84400,35000,86200,36000"
st "U_1"
blo "84400,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 448,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 449,0
text (MLText
uid 450,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,-9200,48000,-9200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*104 (Net
uid 1240,0
lang 1
decl (Decl
n "MPI_DATA"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 10,0
)
declText (MLText
uid 1241,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,17400,36000,18200"
st "SIGNAL MPI_DATA               : std_logic_vector(7 DOWNTO 0)"
)
)
*105 (Net
uid 1244,0
decl (Decl
n "MPI_wr_n"
t "std_logic"
o 8
suid 12,0
)
declText (MLText
uid 1245,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,19800,26500,20600"
st "SIGNAL MPI_wr_n               : std_logic"
)
)
*106 (Net
uid 1246,0
decl (Decl
n "MPI_rd_n"
t "std_logic"
o 7
suid 13,0
)
declText (MLText
uid 1247,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,19000,26500,19800"
st "SIGNAL MPI_rd_n               : std_logic"
)
)
*107 (Net
uid 1248,0
lang 1
decl (Decl
n "MPI_CS_n"
t "std_logic"
o 6
suid 14,0
)
declText (MLText
uid 1249,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,16600,26500,17400"
st "SIGNAL MPI_CS_n               : std_logic"
)
)
*108 (Net
uid 1260,0
lang 1
decl (Decl
n "MPI_Addr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 9
suid 15,0
)
declText (MLText
uid 1261,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,15800,36500,16600"
st "SIGNAL MPI_Addr               : std_logic_vector(11 DOWNTO 0)"
)
)
*109 (Net
uid 1280,0
lang 1
decl (Decl
n "MPI_Ack"
t "t_MPI_Ack"
o 7
suid 17,0
)
declText (MLText
uid 1281,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,15000,26500,15800"
st "SIGNAL MPI_Ack                : t_MPI_Ack"
)
)
*110 (Net
uid 1290,0
lang 1
decl (Decl
n "MPI_Req"
t "t_MPI_Req"
o 8
suid 18,0
)
declText (MLText
uid 1291,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,18200,26500,19000"
st "SIGNAL MPI_Req                : t_MPI_Req"
)
)
*111 (Net
uid 1310,0
decl (Decl
n "Resetn"
t "std_logic"
o 10
suid 20,0
)
declText (MLText
uid 1311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "4000,20600,26500,21400"
st "SIGNAL Resetn                 : std_logic"
)
)
*112 (SaComponent
uid 1360,0
optionalChildren [
*113 (CptPort
uid 1324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,16625,34000,17375"
)
tg (CPTG
uid 1326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1327,0
va (VaSet
)
xt "35000,16500,38500,17500"
st "clock_uC"
blo "35000,17300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "clock_uC"
t "std_logic"
o 7
suid 21,0
)
)
)
*114 (CptPort
uid 1328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1329,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,23625,34000,24375"
)
tg (CPTG
uid 1330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1331,0
va (VaSet
)
xt "35000,23500,38400,24500"
st "MPI_Ack"
blo "35000,24300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MPI_Ack"
t "t_MPI_Ack"
o 3
suid 22,0
)
)
)
*115 (CptPort
uid 1332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,22625,46750,23375"
)
tg (CPTG
uid 1334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1335,0
va (VaSet
)
xt "41200,22500,45000,23500"
st "MPI_Addr"
ju 2
blo "45000,23300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MPI_Addr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 5
suid 23,0
)
)
)
*116 (CptPort
uid 1336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,19625,46750,20375"
)
tg (CPTG
uid 1338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1339,0
va (VaSet
)
xt "40900,19500,45000,20500"
st "MPI_CS_n"
ju 2
blo "45000,20300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MPI_CS_n"
t "std_logic"
o 4
suid 24,0
)
)
)
*117 (CptPort
uid 1340,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,23625,46750,24375"
)
tg (CPTG
uid 1342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1343,0
va (VaSet
)
xt "40700,23500,45000,24500"
st "MPI_DATA"
ju 2
blo "45000,24300"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MPI_DATA"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 25,0
)
)
)
*118 (CptPort
uid 1344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,20625,46750,21375"
)
tg (CPTG
uid 1346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1347,0
va (VaSet
)
xt "41300,20500,45000,21500"
st "MPI_rd_n"
ju 2
blo "45000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MPI_rd_n"
t "std_logic"
o 9
suid 26,0
)
)
)
*119 (CptPort
uid 1348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,22625,34000,23375"
)
tg (CPTG
uid 1350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1351,0
va (VaSet
)
xt "35000,22500,38700,23500"
st "MPI_Req"
blo "35000,23300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MPI_Req"
t "t_MPI_Req"
o 2
suid 27,0
)
)
)
*120 (CptPort
uid 1352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,21625,46750,22375"
)
tg (CPTG
uid 1354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1355,0
va (VaSet
)
xt "41200,21500,45000,22500"
st "MPI_wr_n"
ju 2
blo "45000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MPI_wr_n"
t "std_logic"
o 8
suid 28,0
)
)
)
*121 (CptPort
uid 1356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,17625,34000,18375"
)
tg (CPTG
uid 1358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1359,0
va (VaSet
)
xt "35000,17500,38400,18500"
st "RESETn"
blo "35000,18300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RESETn"
t "std_logic"
o 1
suid 29,0
)
)
)
]
shape (Rectangle
uid 1361,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,16000,46000,25000"
)
oxt "15000,6000,23000,14000"
ttg (MlTextGroup
uid 1362,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 1363,0
va (VaSet
font "Arial,8,1"
)
xt "34400,19000,41600,20000"
st "DIG_TRANSIT_tb"
blo "34400,19800"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 1364,0
va (VaSet
font "Arial,8,1"
)
xt "34400,20000,40500,21000"
st "tb_MPI_model"
blo "34400,20800"
tm "CptNameMgr"
)
*124 (Text
uid 1365,0
va (VaSet
font "Arial,8,1"
)
xt "34400,21000,36200,22000"
st "U_2"
blo "34400,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1366,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1367,0
text (MLText
uid 1368,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,19000,18000,19000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*125 (Blk
uid 1369,0
shape (Rectangle
uid 1370,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "33000,-1000,43000,4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1371,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 1372,0
va (VaSet
font "Arial,8,1"
)
xt "33400,-500,40600,500"
st "DIG_TRANSIT_tb"
blo "33400,300"
tm "BdLibraryNameMgr"
)
*127 (Text
uid 1373,0
va (VaSet
font "Arial,8,1"
)
xt "33400,500,37400,1500"
st "tb_timing"
blo "33400,1300"
tm "BlkNameMgr"
)
*128 (Text
uid 1374,0
va (VaSet
font "Arial,8,1"
)
xt "33400,1500,35200,2500"
st "U_3"
blo "33400,2300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1375,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1376,0
text (MLText
uid 1377,0
va (VaSet
font "Courier New,8,0"
)
xt "33400,9500,33400,9500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"Resetn"
"clk32"
"clk32_s1"
]
)
*129 (Net
uid 1378,0
decl (Decl
n "clk32"
t "std_logic"
o 10
suid 21,0
)
declText (MLText
uid 1379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL clk32                  : std_logic"
)
)
*130 (Net
uid 1409,0
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 10
suid 22,0
)
declText (MLText
uid 1410,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL tdm_wr_n               : std_logic"
)
)
*131 (Net
uid 1417,0
decl (Decl
n "tdm_fs"
t "std_logic"
o 11
suid 23,0
)
declText (MLText
uid 1418,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL tdm_fs                 : std_logic"
)
)
*132 (Net
uid 1425,0
decl (Decl
n "tdm_txd"
t "std_logic"
o 12
suid 24,0
)
declText (MLText
uid 1426,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL tdm_txd                : std_logic"
)
)
*133 (Net
uid 1433,0
decl (Decl
n "tdm_rxd"
t "std_logic"
o 13
suid 25,0
)
declText (MLText
uid 1434,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL tdm_rxd                : std_logic"
)
)
*134 (Net
uid 1489,0
decl (Decl
n "sport0_d"
t "std_logic"
o 20
suid 32,0
)
declText (MLText
uid 1490,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL sport0_d               : std_logic"
)
)
*135 (Net
uid 1497,0
decl (Decl
n "sport0_sclk"
t "std_logic"
o 21
suid 33,0
)
declText (MLText
uid 1498,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL sport0_sclk            : std_logic"
)
)
*136 (Net
uid 1505,0
decl (Decl
n "sport2_d"
t "std_logic"
o 22
suid 34,0
)
declText (MLText
uid 1506,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL sport2_d               : std_logic"
)
)
*137 (Net
uid 1513,0
decl (Decl
n "sport2_sclk_s1"
t "std_logic"
o 23
suid 35,0
)
declText (MLText
uid 1514,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL sport2_sclk_s1         : std_logic"
)
)
*138 (Net
uid 1521,0
decl (Decl
n "con"
t "std_logic"
o 24
suid 36,0
)
declText (MLText
uid 1522,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL con                    : std_logic"
)
)
*139 (Net
uid 1529,0
decl (Decl
n "ind"
t "std_logic"
o 25
suid 37,0
)
declText (MLText
uid 1530,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ind                    : std_logic"
)
)
*140 (Net
uid 1897,0
decl (Decl
n "leds_s1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 71
suid 83,0
)
declText (MLText
uid 1898,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,14000,12800"
st "SIGNAL leds_s1                : std_logic_vector(4 DOWNTO 0)"
)
)
*141 (Net
uid 1905,0
decl (Decl
n "otr_long_s1"
t "std_logic"
o 72
suid 84,0
)
declText (MLText
uid 1906,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL otr_long_s1            : std_logic"
)
)
*142 (Net
uid 1913,0
decl (Decl
n "otr"
t "std_logic"
o 73
suid 85,0
)
declText (MLText
uid 1914,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL otr                    : std_logic"
)
)
*143 (Net
uid 1921,0
decl (Decl
n "tpads_out_s1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 74
suid 86,0
)
declText (MLText
uid 1922,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,14000,12800"
st "SIGNAL tpads_out_s1           : std_logic_vector(7 DOWNTO 0)"
)
)
*144 (Net
uid 1929,0
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 75
suid 87,0
)
declText (MLText
uid 1930,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,14000,12800"
st "SIGNAL tpads_in               : std_logic_vector(3 DOWNTO 0)"
)
)
*145 (Net
uid 1937,0
decl (Decl
n "ETH_SSI_FSP_s1"
t "std_logic"
o 76
suid 88,0
)
declText (MLText
uid 1938,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_SSI_FSP_s1         : std_logic"
)
)
*146 (Net
uid 1953,0
decl (Decl
n "ETH_LIFE_SIGN"
t "std_logic"
o 78
suid 90,0
)
declText (MLText
uid 1954,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_LIFE_SIGN          : std_logic"
)
)
*147 (Net
uid 1961,0
decl (Decl
n "ETH_ALARM"
t "std_logic"
o 79
suid 91,0
)
declText (MLText
uid 1962,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_ALARM              : std_logic"
)
)
*148 (Net
uid 1969,0
decl (Decl
n "ETH_WARNING"
t "std_logic"
o 80
suid 92,0
)
declText (MLText
uid 1970,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_WARNING            : std_logic"
)
)
*149 (Net
uid 1977,0
decl (Decl
n "ETH_SSI_RXD_s1"
t "std_logic"
o 81
suid 93,0
)
declText (MLText
uid 1978,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_SSI_RXD_s1         : std_logic"
)
)
*150 (Net
uid 1985,0
decl (Decl
n "ETH_DCD_s1"
t "std_logic"
o 82
suid 94,0
)
declText (MLText
uid 1986,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_DCD_s1             : std_logic"
)
)
*151 (Net
uid 1993,0
decl (Decl
n "ETH_SSI_CLK_s1"
t "std_logic"
o 83
suid 95,0
)
declText (MLText
uid 1994,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_SSI_CLK_s1         : std_logic"
)
)
*152 (HdlText
uid 2149,0
optionalChildren [
*153 (EmbeddedText
uid 2154,0
commentText (CommentText
uid 2155,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2156,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "95000,3000,113000,8000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2157,0
va (VaSet
isHidden 1
)
xt "95200,3200,107400,7200"
st "
-- eb1 1                                        
ETH_WARNING   <= '0';
ETH_ALARM     <= '0';
ETH_LIFE_SIGN <= '0';
--ETH_SSI_TXD   <= '0';
otr           <= '0';
tpads_in      <= (others => '0');
t2            <= '0';
c2            <= '0';
t1            <= '0';
c1            <= '0';
GPIO11_rxp    <= '0';
GPIO7_rxn     <= '0';
GPIO10_los    <= '0';
txd1          <= '0';
rts1          <= '0';
txd2          <= '0';
rts2          <= '0';
txd3          <= '0';
rts3          <= '0';
txd4          <= '0';
rts4          <= '0';
GPIO5_rts6    <= '0';
GPIO4_txd6    <= '0';
ser_bus_clock_out <= '0';
ser_bus_data_in   <= '0';
ser_bus_data_out  <= '0';



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2150,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "63000,-1000,126000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 2152,0
va (VaSet
font "Arial,8,1"
)
xt "71150,0,72850,1000"
st "eb1"
blo "71150,800"
tm "HdlTextNameMgr"
)
*155 (Text
uid 2153,0
va (VaSet
font "Arial,8,1"
)
xt "71150,1000,71950,2000"
st "1"
blo "71150,1800"
tm "HdlTextNumberMgr"
)
]
)
)
*156 (Net
uid 2158,0
decl (Decl
n "txd1"
t "std_logic"
o 39
suid 96,0
)
declText (MLText
uid 2159,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd1                   : std_logic"
)
)
*157 (Net
uid 2166,0
decl (Decl
n "txd2"
t "std_logic"
o 40
suid 97,0
)
declText (MLText
uid 2167,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd2                   : std_logic"
)
)
*158 (Net
uid 2174,0
decl (Decl
n "txd3"
t "std_logic"
o 41
suid 98,0
)
declText (MLText
uid 2175,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd3                   : std_logic"
)
)
*159 (Net
uid 2182,0
decl (Decl
n "txd4"
t "std_logic"
o 42
suid 99,0
)
declText (MLText
uid 2183,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd4                   : std_logic"
)
)
*160 (Net
uid 2190,0
decl (Decl
n "rts1"
t "std_logic"
o 43
suid 100,0
)
declText (MLText
uid 2191,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts1                   : std_logic"
)
)
*161 (Net
uid 2198,0
decl (Decl
n "rts2"
t "std_logic"
o 44
suid 101,0
)
declText (MLText
uid 2199,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts2                   : std_logic"
)
)
*162 (Net
uid 2206,0
decl (Decl
n "rts3"
t "std_logic"
o 45
suid 102,0
)
declText (MLText
uid 2207,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts3                   : std_logic"
)
)
*163 (Net
uid 2214,0
decl (Decl
n "rts4"
t "std_logic"
o 46
suid 103,0
)
declText (MLText
uid 2215,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts4                   : std_logic"
)
)
*164 (Net
uid 2222,0
decl (Decl
n "cts1_s1"
t "std_logic"
o 47
suid 104,0
)
declText (MLText
uid 2223,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL cts1_s1                : std_logic"
)
)
*165 (Net
uid 2230,0
decl (Decl
n "cts2_s1"
t "std_logic"
o 48
suid 105,0
)
declText (MLText
uid 2231,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL cts2_s1                : std_logic"
)
)
*166 (Net
uid 2238,0
decl (Decl
n "cts3_s1"
t "std_logic"
o 49
suid 106,0
)
declText (MLText
uid 2239,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL cts3_s1                : std_logic"
)
)
*167 (Net
uid 2246,0
decl (Decl
n "cts4_s1"
t "std_logic"
o 50
suid 107,0
)
declText (MLText
uid 2247,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL cts4_s1                : std_logic"
)
)
*168 (Net
uid 2254,0
decl (Decl
n "dcd1_s1"
t "std_logic"
o 51
suid 108,0
)
declText (MLText
uid 2255,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL dcd1_s1                : std_logic"
)
)
*169 (Net
uid 2262,0
decl (Decl
n "dcd2_s1"
t "std_logic"
o 52
suid 109,0
)
declText (MLText
uid 2263,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL dcd2_s1                : std_logic"
)
)
*170 (Net
uid 2270,0
decl (Decl
n "dcd3_s1"
t "std_logic"
o 53
suid 110,0
)
declText (MLText
uid 2271,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL dcd3_s1                : std_logic"
)
)
*171 (Net
uid 2278,0
decl (Decl
n "dcd4_s1"
t "std_logic"
o 54
suid 111,0
)
declText (MLText
uid 2279,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL dcd4_s1                : std_logic"
)
)
*172 (Net
uid 2286,0
decl (Decl
n "rxd2_s1"
t "std_logic"
o 55
suid 112,0
)
declText (MLText
uid 2287,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxd2_s1                : std_logic"
)
)
*173 (Net
uid 2294,0
decl (Decl
n "rxd3_s1"
t "std_logic"
o 56
suid 113,0
)
declText (MLText
uid 2295,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxd3_s1                : std_logic"
)
)
*174 (Net
uid 2302,0
decl (Decl
n "rxd4_s1"
t "std_logic"
o 57
suid 114,0
)
declText (MLText
uid 2303,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxd4_s1                : std_logic"
)
)
*175 (Net
uid 2310,0
decl (Decl
n "c1"
t "std_logic"
o 58
suid 115,0
)
declText (MLText
uid 2311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL c1                     : std_logic"
)
)
*176 (Net
uid 2318,0
decl (Decl
n "c2"
t "std_logic"
o 59
suid 116,0
)
declText (MLText
uid 2319,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL c2                     : std_logic"
)
)
*177 (Net
uid 2326,0
decl (Decl
n "i1_s1"
t "std_logic"
o 60
suid 117,0
)
declText (MLText
uid 2327,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL i1_s1                  : std_logic"
)
)
*178 (Net
uid 2334,0
decl (Decl
n "i2_s1"
t "std_logic"
o 61
suid 118,0
)
declText (MLText
uid 2335,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL i2_s1                  : std_logic"
)
)
*179 (Net
uid 2342,0
decl (Decl
n "r1_s1"
t "std_logic"
o 62
suid 119,0
)
declText (MLText
uid 2343,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL r1_s1                  : std_logic"
)
)
*180 (Net
uid 2350,0
decl (Decl
n "r2_s1"
t "std_logic"
o 63
suid 120,0
)
declText (MLText
uid 2351,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL r2_s1                  : std_logic"
)
)
*181 (Net
uid 2358,0
decl (Decl
n "rxc1_s1"
t "std_logic"
o 64
suid 121,0
)
declText (MLText
uid 2359,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxc1_s1                : std_logic"
)
)
*182 (Net
uid 2366,0
decl (Decl
n "rxc2_s1"
t "std_logic"
o 65
suid 122,0
)
declText (MLText
uid 2367,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxc2_s1                : std_logic"
)
)
*183 (Net
uid 2374,0
decl (Decl
n "rxc3_s1"
t "std_logic"
o 66
suid 123,0
)
declText (MLText
uid 2375,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxc3_s1                : std_logic"
)
)
*184 (Net
uid 2382,0
decl (Decl
n "rxc4_s1"
t "std_logic"
o 67
suid 124,0
)
declText (MLText
uid 2383,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxc4_s1                : std_logic"
)
)
*185 (Net
uid 2390,0
decl (Decl
n "s1_s1"
t "std_logic"
o 68
suid 125,0
)
declText (MLText
uid 2391,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL s1_s1                  : std_logic"
)
)
*186 (Net
uid 2398,0
decl (Decl
n "s2_s1"
t "std_logic"
o 69
suid 126,0
)
declText (MLText
uid 2399,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL s2_s1                  : std_logic"
)
)
*187 (Net
uid 2406,0
decl (Decl
n "t1"
t "std_logic"
o 70
suid 127,0
)
declText (MLText
uid 2407,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL t1                     : std_logic"
)
)
*188 (Net
uid 2414,0
decl (Decl
n "t2"
t "std_logic"
o 71
suid 128,0
)
declText (MLText
uid 2415,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL t2                     : std_logic"
)
)
*189 (Net
uid 2422,0
decl (Decl
n "rxd1_s1"
t "std_logic"
o 72
suid 129,0
)
declText (MLText
uid 2423,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rxd1_s1                : std_logic"
)
)
*190 (Net
uid 2462,0
decl (Decl
n "GPIO4_txd6"
t "std_logic"
o 77
suid 134,0
)
declText (MLText
uid 2463,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO4_txd6             : std_logic"
)
)
*191 (Net
uid 2470,0
decl (Decl
n "GPIO5_rts6"
t "std_logic"
o 78
suid 135,0
)
declText (MLText
uid 2471,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO5_rts6             : std_logic"
)
)
*192 (Net
uid 2478,0
decl (Decl
n "GPIO10_los"
t "std_logic"
o 79
suid 136,0
)
declText (MLText
uid 2479,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO10_los             : std_logic"
)
)
*193 (Net
uid 2502,0
decl (Decl
n "GPIO7_rxn"
t "std_logic"
o 82
suid 139,0
)
declText (MLText
uid 2503,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO7_rxn              : std_logic"
)
)
*194 (Net
uid 2510,0
decl (Decl
n "GPIO11_rxp"
t "std_logic"
o 83
suid 140,0
)
declText (MLText
uid 2511,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO11_rxp             : std_logic"
)
)
*195 (SaComponent
uid 2909,0
optionalChildren [
*196 (CptPort
uid 2889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,26625,34000,27375"
)
tg (CPTG
uid 2891,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2892,0
va (VaSet
)
xt "35000,26500,40800,27500"
st "AF_snk_config"
blo "35000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "AF_snk_config"
t "t_AF_model_snk_config"
o 1
suid 1,0
)
)
)
*197 (CptPort
uid 2893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2894,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,27625,34000,28375"
)
tg (CPTG
uid 2895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2896,0
va (VaSet
)
xt "35000,27500,40700,28500"
st "AF_snk_status"
blo "35000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AF_snk_status"
t "t_AF_model_snk_status"
o 2
suid 2,0
)
)
)
*198 (CptPort
uid 2901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2902,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,27625,46750,28375"
)
tg (CPTG
uid 2903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2904,0
va (VaSet
)
xt "41700,27500,45000,28500"
st "sport0_d"
ju 2
blo "45000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "sport0_d"
t "std_logic"
o 4
suid 4,0
)
)
)
*199 (CptPort
uid 2905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2906,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,26625,46750,27375"
)
tg (CPTG
uid 2907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2908,0
va (VaSet
)
xt "40400,26500,45000,27500"
st "sport0_sclk"
ju 2
blo "45000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "sport0_sclk"
t "std_logic"
o 3
suid 5,0
)
)
)
]
shape (Rectangle
uid 2910,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,26000,46000,32000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 2911,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
uid 2912,0
va (VaSet
font "Arial,8,1"
)
xt "36600,29000,44100,30000"
st "DIG_TRANSIT_TB"
blo "36600,29800"
tm "BdLibraryNameMgr"
)
*201 (Text
uid 2913,0
va (VaSet
font "Arial,8,1"
)
xt "36600,30000,44000,31000"
st "tb_AF_snk_model"
blo "36600,30800"
tm "CptNameMgr"
)
*202 (Text
uid 2914,0
va (VaSet
font "Arial,8,1"
)
xt "36600,31000,38400,32000"
st "U_4"
blo "36600,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2915,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2916,0
text (MLText
uid 2917,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,27000,16000,27000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*203 (SaComponent
uid 2999,0
optionalChildren [
*204 (CptPort
uid 2979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,33625,34000,34375"
)
tg (CPTG
uid 2981,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2982,0
va (VaSet
)
xt "35000,33500,40800,34500"
st "AF_src_config"
blo "35000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "AF_src_config"
t "t_AF_model_src_config"
o 1
suid 1,0
)
)
)
*205 (CptPort
uid 2983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2984,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,34625,34000,35375"
)
tg (CPTG
uid 2985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2986,0
va (VaSet
)
xt "35000,34500,40700,35500"
st "AF_src_status"
blo "35000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AF_src_status"
t "t_AF_model_src_status"
o 2
suid 2,0
)
)
)
*206 (CptPort
uid 2991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,34625,46750,35375"
)
tg (CPTG
uid 2993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2994,0
va (VaSet
)
xt "41700,34500,45000,35500"
st "sport2_d"
ju 2
blo "45000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport2_d"
t "std_logic"
o 4
suid 4,0
)
)
)
*207 (CptPort
uid 2995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2996,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,33625,46750,34375"
)
tg (CPTG
uid 2997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2998,0
va (VaSet
)
xt "40400,33500,45000,34500"
st "sport2_sclk"
ju 2
blo "45000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "sport2_sclk"
t "std_logic"
o 3
suid 5,0
)
)
)
]
shape (Rectangle
uid 3000,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,33000,46000,39000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 3001,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
uid 3002,0
va (VaSet
font "Arial,8,1"
)
xt "35700,36000,43200,37000"
st "DIG_TRANSIT_TB"
blo "35700,36800"
tm "BdLibraryNameMgr"
)
*209 (Text
uid 3003,0
va (VaSet
font "Arial,8,1"
)
xt "35700,37000,42900,38000"
st "tb_AF_src_model"
blo "35700,37800"
tm "CptNameMgr"
)
*210 (Text
uid 3004,0
va (VaSet
font "Arial,8,1"
)
xt "35700,38000,37500,39000"
st "U_6"
blo "35700,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3005,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3006,0
text (MLText
uid 3007,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,34000,18000,34000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*211 (Net
uid 3591,0
decl (Decl
n "AF_model_snk_config"
t "t_AF_model_snk_config"
o 84
suid 151,0
)
declText (MLText
uid 3592,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,10500,12800"
st "SIGNAL AF_model_snk_config    : t_AF_model_snk_config"
)
)
*212 (Net
uid 3593,0
decl (Decl
n "AF_model_snk_status"
t "t_AF_model_snk_status"
o 85
suid 152,0
)
declText (MLText
uid 3594,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,10500,12800"
st "SIGNAL AF_model_snk_status    : t_AF_model_snk_status"
)
)
*213 (Net
uid 3595,0
decl (Decl
n "AF_model_src_config"
t "t_AF_model_src_config"
o 86
suid 153,0
)
declText (MLText
uid 3596,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,10500,12800"
st "SIGNAL AF_model_src_config    : t_AF_model_src_config"
)
)
*214 (Net
uid 3597,0
decl (Decl
n "AF_model_src_status"
t "t_AF_model_src_status"
o 87
suid 154,0
)
declText (MLText
uid 3598,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,10500,12800"
st "SIGNAL AF_model_src_status    : t_AF_model_src_status"
)
)
*215 (HdlText
uid 3998,0
optionalChildren [
*216 (EmbeddedText
uid 4003,0
commentText (CommentText
uid 4004,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4005,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "140000,21000,158000,26000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4006,0
va (VaSet
isHidden 1
)
xt "140200,21200,157600,25200"
st "
-- eb3 3                                        
tdm_data<=transport tdm_rxd after 5.5 ns when tdm_wr_n='0' else 'Z';
tdm_txd<=transport tdm_data after 5.5 ns;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3999,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "138000,16000,142000,20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4000,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*217 (Text
uid 4001,0
va (VaSet
font "Arial,8,1"
)
xt "139150,17000,140850,18000"
st "eb3"
blo "139150,17800"
tm "HdlTextNameMgr"
)
*218 (Text
uid 4002,0
va (VaSet
font "Arial,8,1"
)
xt "139150,18000,139950,19000"
st "3"
blo "139150,18800"
tm "HdlTextNumberMgr"
)
]
)
)
*219 (Net
uid 4007,0
decl (Decl
n "tdm_data"
t "std_logic"
o 88
suid 155,0
)
declText (MLText
uid 4008,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL tdm_data               : std_logic"
)
)
*220 (Net
uid 4031,0
lang 1
decl (Decl
n "TDM_model_config"
t "t_TDM_model_config"
o 89
suid 156,0
)
declText (MLText
uid 4032,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,9000,12800"
st "SIGNAL TDM_model_config       : t_TDM_model_config"
)
)
*221 (Net
uid 4063,0
decl (Decl
n "TDM_model_status"
t "t_TDM_model_status"
o 91
suid 159,0
)
declText (MLText
uid 4064,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,9000,12800"
st "SIGNAL TDM_model_status       : t_TDM_model_status"
)
)
*222 (Net
uid 4410,0
decl (Decl
n "GPIO1_s1"
t "std_logic"
o 88
suid 169,0
)
declText (MLText
uid 4411,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO1_s1               : std_logic"
)
)
*223 (Net
uid 4418,0
decl (Decl
n "GPIO2_s1"
t "std_logic"
o 89
suid 170,0
)
declText (MLText
uid 4419,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO2_s1               : std_logic"
)
)
*224 (Net
uid 4426,0
decl (Decl
n "GPIO3_s1"
t "std_logic"
o 90
suid 171,0
)
declText (MLText
uid 4427,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO3_s1               : std_logic"
)
)
*225 (Net
uid 4434,0
decl (Decl
n "GPIO8_s1"
t "std_logic"
o 91
suid 172,0
)
declText (MLText
uid 4435,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO8_s1               : std_logic"
)
)
*226 (Net
uid 4442,0
decl (Decl
n "GPIO9_s1"
t "std_logic"
o 92
suid 173,0
)
declText (MLText
uid 4443,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO9_s1               : std_logic"
)
)
*227 (Net
uid 4450,0
decl (Decl
n "MUX_LOS_s1"
t "std_logic"
o 93
suid 174,0
)
declText (MLText
uid 4451,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL MUX_LOS_s1             : std_logic"
)
)
*228 (Net
uid 4466,0
decl (Decl
n "ser_bus_clock_out"
t "std_logic"
o 91
suid 176,0
)
declText (MLText
uid 4467,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ser_bus_clock_out      : std_logic"
)
)
*229 (Net
uid 4474,0
decl (Decl
n "ser_bus_data_in"
t "std_logic"
o 92
suid 177,0
)
declText (MLText
uid 4475,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ser_bus_data_in        : std_logic"
)
)
*230 (Net
uid 4482,0
decl (Decl
n "ser_bus_data_out"
t "std_logic"
o 93
suid 178,0
)
declText (MLText
uid 4483,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ser_bus_data_out       : std_logic"
)
)
*231 (SaComponent
uid 4801,0
optionalChildren [
*232 (CptPort
uid 4810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,28625,142000,29375"
)
tg (CPTG
uid 4812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4813,0
va (VaSet
)
xt "143000,28500,146000,29500"
st "DTEN1"
blo "143000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN1"
t "std_logic"
o 11
)
)
)
*233 (CptPort
uid 4814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,34625,142000,35375"
)
tg (CPTG
uid 4816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4817,0
va (VaSet
)
xt "143000,34500,146000,35500"
st "DTEN2"
blo "143000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN2"
t "std_logic"
o 12
)
)
)
*234 (CptPort
uid 4818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4819,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,31625,142000,32375"
)
tg (CPTG
uid 4820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4821,0
va (VaSet
)
xt "143000,31500,146000,32500"
st "DTRX1"
blo "143000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX1"
t "std_logic"
o 13
)
)
)
*235 (CptPort
uid 4822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4823,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,37625,142000,38375"
)
tg (CPTG
uid 4824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4825,0
va (VaSet
)
xt "143000,37500,146000,38500"
st "DTRX2"
blo "143000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX2"
t "std_logic"
o 14
)
)
)
*236 (CptPort
uid 4826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,30625,142000,31375"
)
tg (CPTG
uid 4828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4829,0
va (VaSet
)
xt "143000,30500,145900,31500"
st "DTTX1"
blo "143000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX1"
t "std_logic"
o 15
)
)
)
*237 (CptPort
uid 4830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,36625,142000,37375"
)
tg (CPTG
uid 4832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4833,0
va (VaSet
)
xt "143000,36500,145900,37500"
st "DTTX2"
blo "143000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX2"
t "std_logic"
o 16
)
)
)
*238 (CptPort
uid 4834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4835,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,30625,155750,31375"
)
tg (CPTG
uid 4836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4837,0
va (VaSet
)
xt "148900,30500,154000,31500"
st "to_master_in"
ju 2
blo "154000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "to_master_in"
t "std_logic"
o 30
)
)
)
*239 (CptPort
uid 4838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,28625,155750,29375"
)
tg (CPTG
uid 4840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4841,0
va (VaSet
)
xt "148500,28500,154000,29500"
st "to_master_out"
ju 2
blo "154000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_master_out"
t "std_logic"
o 29
)
)
)
*240 (CptPort
uid 4842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4843,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,37625,155750,38375"
)
tg (CPTG
uid 4844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4845,0
va (VaSet
)
xt "149500,37500,154000,38500"
st "to_slave_in"
ju 2
blo "154000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "to_slave_in"
t "std_logic"
o 32
)
)
)
*241 (CptPort
uid 4846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,35625,155750,36375"
)
tg (CPTG
uid 4848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4849,0
va (VaSet
)
xt "149100,35500,154000,36500"
st "to_slave_out"
ju 2
blo "154000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_slave_out"
t "std_logic"
o 31
)
)
)
]
shape (Rectangle
uid 4802,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "142000,28000,155000,39000"
)
oxt "15000,6000,23000,17000"
ttg (MlTextGroup
uid 4803,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
uid 4804,0
va (VaSet
font "Arial,8,1"
)
xt "147400,32500,154600,33500"
st "DIG_TRANSIT_tb"
blo "147400,33300"
tm "BdLibraryNameMgr"
)
*243 (Text
uid 4805,0
va (VaSet
font "Arial,8,1"
)
xt "147400,33500,154000,34500"
st "tb_P1LY_model"
blo "147400,34300"
tm "CptNameMgr"
)
*244 (Text
uid 4806,0
va (VaSet
font "Arial,8,1"
)
xt "147400,34500,149200,35500"
st "U_8"
blo "147400,35300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4807,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4808,0
text (MLText
uid 4809,0
va (VaSet
font "Courier New,8,0"
)
xt "122000,29500,122000,29500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*245 (SaComponent
uid 4850,0
optionalChildren [
*246 (CptPort
uid 4859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,59625,143000,60375"
)
tg (CPTG
uid 4861,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4862,0
va (VaSet
)
xt "144000,59500,147000,60500"
st "DTEN1"
blo "144000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN1"
t "std_logic"
o 11
)
)
)
*247 (CptPort
uid 4863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,65625,143000,66375"
)
tg (CPTG
uid 4865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4866,0
va (VaSet
)
xt "144000,65500,147000,66500"
st "DTEN2"
blo "144000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN2"
t "std_logic"
o 12
)
)
)
*248 (CptPort
uid 4867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4868,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,62625,143000,63375"
)
tg (CPTG
uid 4869,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4870,0
va (VaSet
)
xt "144000,62500,147000,63500"
st "DTRX1"
blo "144000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX1"
t "std_logic"
o 13
)
)
)
*249 (CptPort
uid 4871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4872,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,68625,143000,69375"
)
tg (CPTG
uid 4873,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4874,0
va (VaSet
)
xt "144000,68500,147000,69500"
st "DTRX2"
blo "144000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX2"
t "std_logic"
o 14
)
)
)
*250 (CptPort
uid 4875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,61625,143000,62375"
)
tg (CPTG
uid 4877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4878,0
va (VaSet
)
xt "144000,61500,146900,62500"
st "DTTX1"
blo "144000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX1"
t "std_logic"
o 15
)
)
)
*251 (CptPort
uid 4879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,67625,143000,68375"
)
tg (CPTG
uid 4881,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4882,0
va (VaSet
)
xt "144000,67500,146900,68500"
st "DTTX2"
blo "144000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX2"
t "std_logic"
o 16
)
)
)
*252 (CptPort
uid 4883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4884,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156000,61625,156750,62375"
)
tg (CPTG
uid 4885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4886,0
va (VaSet
)
xt "149900,61500,155000,62500"
st "to_master_in"
ju 2
blo "155000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "to_master_in"
t "std_logic"
o 30
)
)
)
*253 (CptPort
uid 4887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156000,59625,156750,60375"
)
tg (CPTG
uid 4889,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4890,0
va (VaSet
)
xt "149500,59500,155000,60500"
st "to_master_out"
ju 2
blo "155000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_master_out"
t "std_logic"
o 29
)
)
)
*254 (CptPort
uid 4891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4892,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156000,68625,156750,69375"
)
tg (CPTG
uid 4893,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4894,0
va (VaSet
)
xt "150500,68500,155000,69500"
st "to_slave_in"
ju 2
blo "155000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "to_slave_in"
t "std_logic"
o 32
)
)
)
*255 (CptPort
uid 4895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4896,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156000,66625,156750,67375"
)
tg (CPTG
uid 4897,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4898,0
va (VaSet
)
xt "150100,66500,155000,67500"
st "to_slave_out"
ju 2
blo "155000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_slave_out"
t "std_logic"
o 31
)
)
)
]
shape (Rectangle
uid 4851,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "143000,59000,156000,70000"
)
oxt "15000,6000,23000,17000"
ttg (MlTextGroup
uid 4852,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*256 (Text
uid 4853,0
va (VaSet
font "Arial,8,1"
)
xt "148400,63500,155600,64500"
st "DIG_TRANSIT_tb"
blo "148400,64300"
tm "BdLibraryNameMgr"
)
*257 (Text
uid 4854,0
va (VaSet
font "Arial,8,1"
)
xt "148400,64500,155000,65500"
st "tb_P1LY_model"
blo "148400,65300"
tm "CptNameMgr"
)
*258 (Text
uid 4855,0
va (VaSet
font "Arial,8,1"
)
xt "148400,65500,150200,66500"
st "U_9"
blo "148400,66300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4856,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4857,0
text (MLText
uid 4858,0
va (VaSet
font "Courier New,8,0"
)
xt "123000,60500,123000,60500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*259 (SaComponent
uid 4899,0
optionalChildren [
*260 (CptPort
uid 4908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4909,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162625,55000,163375,55750"
)
tg (CPTG
uid 4910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4911,0
ro 270
va (VaSet
)
xt "162500,50200,163500,54000"
st "A_delayed"
blo "163300,54000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "A_delayed"
t "std_logic"
o 6
)
)
)
*261 (CptPort
uid 4912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4913,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162625,41250,163375,42000"
)
tg (CPTG
uid 4914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4915,0
ro 270
va (VaSet
)
xt "162500,43000,163500,44900"
st "A_in"
ju 2
blo "163300,43000"
)
)
thePort (LogicalPort
decl (Decl
n "A_in"
t "std_logic"
o 1
)
)
)
*262 (CptPort
uid 4916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4917,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163625,41250,164375,42000"
)
tg (CPTG
uid 4918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4919,0
ro 270
va (VaSet
)
xt "163500,43000,164500,46800"
st "B_delayed"
ju 2
blo "164300,43000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "B_delayed"
t "std_logic"
o 7
)
)
)
*263 (CptPort
uid 4920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4921,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163625,55000,164375,55750"
)
tg (CPTG
uid 4922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4923,0
ro 270
va (VaSet
)
xt "163500,52100,164500,54000"
st "B_in"
blo "164300,54000"
)
)
thePort (LogicalPort
decl (Decl
n "B_in"
t "std_logic"
o 2
)
)
)
*264 (CptPort
uid 4924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,43625,157000,44375"
)
tg (CPTG
uid 4926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4927,0
va (VaSet
)
xt "158000,43500,161200,44500"
st "clk_32M"
blo "158000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_32M"
t "std_logic"
o 3
)
)
)
*265 (CptPort
uid 4928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,42625,157000,43375"
)
tg (CPTG
uid 4930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4931,0
va (VaSet
)
xt "158000,42500,160900,43500"
st "reset_n"
blo "158000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
)
)
)
*266 (CptPort
uid 12561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,45625,157000,46375"
)
tg (CPTG
uid 12563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12564,0
va (VaSet
)
xt "158000,45500,160700,46500"
st "unplug"
blo "158000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "unplug"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 4900,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,42000,165000,55000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 4901,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*267 (Text
uid 4902,0
va (VaSet
font "Arial,8,1"
)
xt "157400,47000,164600,48000"
st "DIG_TRANSIT_tb"
blo "157400,47800"
tm "BdLibraryNameMgr"
)
*268 (Text
uid 4903,0
va (VaSet
font "Arial,8,1"
)
xt "157400,48000,164000,49000"
st "tb_cable_model"
blo "157400,48800"
tm "CptNameMgr"
)
*269 (Text
uid 4904,0
va (VaSet
font "Arial,8,1"
)
xt "157400,49000,159600,50000"
st "U_10"
blo "157400,49800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4905,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4906,0
text (MLText
uid 4907,0
va (VaSet
font "Courier New,8,0"
)
xt "137000,43000,137000,43000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*270 (HdlText
uid 4932,0
optionalChildren [
*271 (EmbeddedText
uid 4937,0
commentText (CommentText
uid 4938,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4939,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "165000,71000,177000,75000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4940,0
va (VaSet
)
xt "165200,71200,177200,74200"
st "
-- eb5 5                                        
to_slave_in_s <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 12000
)
)
)
]
shape (Rectangle
uid 4933,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "165000,67000,170000,71000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4934,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*272 (Text
uid 4935,0
va (VaSet
font "Arial,8,1"
)
xt "167150,68000,168850,69000"
st "eb6"
blo "167150,68800"
tm "HdlTextNameMgr"
)
*273 (Text
uid 4936,0
va (VaSet
font "Arial,8,1"
)
xt "167150,69000,167950,70000"
st "6"
blo "167150,69800"
tm "HdlTextNumberMgr"
)
]
)
)
*274 (HdlText
uid 4941,0
optionalChildren [
*275 (EmbeddedText
uid 4946,0
commentText (CommentText
uid 4947,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4948,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "165000,33000,177000,37000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4949,0
va (VaSet
)
xt "165200,33200,177200,36200"
st "
-- eb5 5                                        
to_master_in_m <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 12000
)
)
)
]
shape (Rectangle
uid 4942,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "165000,29000,170000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4943,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
uid 4944,0
va (VaSet
font "Arial,8,1"
)
xt "167150,30000,168850,31000"
st "eb7"
blo "167150,30800"
tm "HdlTextNameMgr"
)
*277 (Text
uid 4945,0
va (VaSet
font "Arial,8,1"
)
xt "167150,31000,167950,32000"
st "7"
blo "167150,31800"
tm "HdlTextNumberMgr"
)
]
)
)
*278 (Net
uid 5142,0
decl (Decl
n "DTEN1_m"
t "std_logic"
o 94
suid 179,0
)
declText (MLText
uid 5143,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTEN1_m                : std_logic"
)
)
*279 (Net
uid 5144,0
decl (Decl
n "DTEN2_m"
t "std_logic"
o 95
suid 180,0
)
declText (MLText
uid 5145,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTEN2_m                : std_logic"
)
)
*280 (Net
uid 5146,0
decl (Decl
n "DTRX1_m"
t "std_logic"
o 96
suid 181,0
)
declText (MLText
uid 5147,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTRX1_m                : std_logic"
)
)
*281 (Net
uid 5148,0
decl (Decl
n "DTRX2_m"
t "std_logic"
o 97
suid 182,0
)
declText (MLText
uid 5149,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTRX2_m                : std_logic"
)
)
*282 (Net
uid 5150,0
decl (Decl
n "DTTX1_m"
t "std_logic"
o 98
suid 183,0
)
declText (MLText
uid 5151,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTTX1_m                : std_logic"
)
)
*283 (Net
uid 5152,0
decl (Decl
n "DTTX2_m"
t "std_logic"
o 99
suid 184,0
)
declText (MLText
uid 5153,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTTX2_m                : std_logic"
)
)
*284 (Net
uid 5154,0
decl (Decl
n "to_master_out_m"
t "std_logic"
o 100
suid 185,0
)
declText (MLText
uid 5155,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_master_out_m        : std_logic"
)
)
*285 (Net
uid 5156,0
decl (Decl
n "to_master_in_m"
t "std_logic"
o 101
suid 186,0
)
declText (MLText
uid 5157,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_master_in_m         : std_logic"
)
)
*286 (Net
uid 5158,0
decl (Decl
n "to_slave_out_m"
t "std_logic"
o 102
suid 187,0
)
declText (MLText
uid 5159,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_slave_out_m         : std_logic"
)
)
*287 (Net
uid 5160,0
decl (Decl
n "to_slave_in_m"
t "std_logic"
o 103
suid 188,0
)
declText (MLText
uid 5161,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_slave_in_m          : std_logic"
)
)
*288 (Net
uid 5162,0
decl (Decl
n "to_master_out_s"
t "std_logic"
o 104
suid 189,0
)
declText (MLText
uid 5163,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_master_out_s        : std_logic"
)
)
*289 (Net
uid 5164,0
decl (Decl
n "to_master_in_s"
t "std_logic"
o 105
suid 190,0
)
declText (MLText
uid 5165,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_master_in_s         : std_logic"
)
)
*290 (Net
uid 5166,0
decl (Decl
n "to_slave_in_s"
t "std_logic"
o 106
suid 191,0
)
declText (MLText
uid 5167,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_slave_in_s          : std_logic"
)
)
*291 (Net
uid 5168,0
decl (Decl
n "to_slave_out_s"
t "std_logic"
o 107
suid 192,0
)
declText (MLText
uid 5169,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL to_slave_out_s         : std_logic"
)
)
*292 (Net
uid 5170,0
decl (Decl
n "DTEN1_s1"
t "std_logic"
o 108
suid 193,0
)
declText (MLText
uid 5171,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTEN1_s1               : std_logic"
)
)
*293 (Net
uid 5172,0
decl (Decl
n "DTEN2_s1"
t "std_logic"
o 109
suid 194,0
)
declText (MLText
uid 5173,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTEN2_s1               : std_logic"
)
)
*294 (Net
uid 5174,0
decl (Decl
n "DTRX1_s"
t "std_logic"
o 110
suid 195,0
)
declText (MLText
uid 5175,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTRX1_s                : std_logic"
)
)
*295 (Net
uid 5176,0
decl (Decl
n "DTRX2_s1"
t "std_logic"
o 111
suid 196,0
)
declText (MLText
uid 5177,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTRX2_s1               : std_logic"
)
)
*296 (Net
uid 5178,0
decl (Decl
n "DTTX1_s1"
t "std_logic"
o 112
suid 197,0
)
declText (MLText
uid 5179,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTTX1_s1               : std_logic"
)
)
*297 (Net
uid 5180,0
decl (Decl
n "DTTX2_s1"
t "std_logic"
o 113
suid 198,0
)
declText (MLText
uid 5181,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL DTTX2_s1               : std_logic"
)
)
*298 (GlobalConnector
uid 5206,0
shape (Circle
uid 5207,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "51000,2000,53000,4000"
radius 1000
)
name (Text
uid 5208,0
va (VaSet
font "Arial,8,1"
)
xt "51500,2500,52500,3500"
st "G"
blo "51500,3300"
)
)
*299 (GlobalConnector
uid 5215,0
shape (Circle
uid 5216,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "51000,4000,53000,6000"
radius 1000
)
name (Text
uid 5217,0
va (VaSet
font "Arial,8,1"
)
xt "51500,4500,52500,5500"
st "G"
blo "51500,5300"
)
)
*300 (SaComponent
uid 5927,0
optionalChildren [
*301 (CptPort
uid 5936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5937,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96625,57250,97375,58000"
)
tg (CPTG
uid 5938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5939,0
ro 270
va (VaSet
)
xt "96500,59000,97500,60700"
st "txd1"
ju 2
blo "97300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "txd1"
t "std_logic"
o 33
)
)
)
*302 (CptPort
uid 5940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5941,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102625,57250,103375,58000"
)
tg (CPTG
uid 5942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5943,0
ro 270
va (VaSet
)
xt "102500,59000,103500,60700"
st "txd2"
ju 2
blo "103300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "txd2"
t "std_logic"
o 34
)
)
)
*303 (CptPort
uid 5944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5945,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108625,57250,109375,58000"
)
tg (CPTG
uid 5946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5947,0
ro 270
va (VaSet
)
xt "108500,59000,109500,60700"
st "txd3"
ju 2
blo "109300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "txd3"
t "std_logic"
o 35
)
)
)
*304 (CptPort
uid 5948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5949,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114625,57250,115375,58000"
)
tg (CPTG
uid 5950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5951,0
ro 270
va (VaSet
)
xt "114500,59000,115500,60700"
st "txd4"
ju 2
blo "115300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "txd4"
t "std_logic"
o 36
)
)
)
*305 (CptPort
uid 5952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5953,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97625,57250,98375,58000"
)
tg (CPTG
uid 5954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5955,0
ro 270
va (VaSet
)
xt "97500,59000,98500,60700"
st "rts1"
ju 2
blo "98300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "rts1"
t "std_logic"
o 20
)
)
)
*306 (CptPort
uid 5956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5957,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103625,57250,104375,58000"
)
tg (CPTG
uid 5958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5959,0
ro 270
va (VaSet
)
xt "103500,59000,104500,60700"
st "rts2"
ju 2
blo "104300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "rts2"
t "std_logic"
o 21
)
)
)
*307 (CptPort
uid 5960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5961,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109625,57250,110375,58000"
)
tg (CPTG
uid 5962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5963,0
ro 270
va (VaSet
)
xt "109500,59000,110500,60700"
st "rts3"
ju 2
blo "110300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "rts3"
t "std_logic"
o 22
)
)
)
*308 (CptPort
uid 5964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5965,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115625,57250,116375,58000"
)
tg (CPTG
uid 5966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5967,0
ro 270
va (VaSet
)
xt "115500,59000,116500,60700"
st "rts4"
ju 2
blo "116300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "rts4"
t "std_logic"
o 23
)
)
)
*309 (CptPort
uid 5968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5969,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93625,57250,94375,58000"
)
tg (CPTG
uid 5970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5971,0
ro 270
va (VaSet
)
xt "93500,59000,94500,60800"
st "cts1"
ju 2
blo "94300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts1"
t "std_logic"
o 54
)
)
)
*310 (CptPort
uid 5972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5973,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99625,57250,100375,58000"
)
tg (CPTG
uid 5974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5975,0
ro 270
va (VaSet
)
xt "99500,59000,100500,60800"
st "cts2"
ju 2
blo "100300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts2"
t "std_logic"
o 55
)
)
)
*311 (CptPort
uid 5976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5977,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,57250,106375,58000"
)
tg (CPTG
uid 5978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5979,0
ro 270
va (VaSet
)
xt "105500,59000,106500,60800"
st "cts3"
ju 2
blo "106300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts3"
t "std_logic"
o 56
)
)
)
*312 (CptPort
uid 5980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5981,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111625,57250,112375,58000"
)
tg (CPTG
uid 5982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5983,0
ro 270
va (VaSet
)
xt "111500,59000,112500,60800"
st "cts4"
ju 2
blo "112300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts4"
t "std_logic"
o 57
)
)
)
*313 (CptPort
uid 5984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5985,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94625,57250,95375,58000"
)
tg (CPTG
uid 5986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5987,0
ro 270
va (VaSet
)
xt "94500,59000,95500,61000"
st "dcd1"
ju 2
blo "95300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd1"
t "std_logic"
o 58
)
)
)
*314 (CptPort
uid 5988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5989,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100625,57250,101375,58000"
)
tg (CPTG
uid 5990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5991,0
ro 270
va (VaSet
)
xt "100500,59000,101500,61000"
st "dcd2"
ju 2
blo "101300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd2"
t "std_logic"
o 59
)
)
)
*315 (CptPort
uid 5992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5993,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,57250,107375,58000"
)
tg (CPTG
uid 5994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5995,0
ro 270
va (VaSet
)
xt "106500,59000,107500,61000"
st "dcd3"
ju 2
blo "107300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd3"
t "std_logic"
o 60
)
)
)
*316 (CptPort
uid 5996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5997,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112625,57250,113375,58000"
)
tg (CPTG
uid 5998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5999,0
ro 270
va (VaSet
)
xt "112500,59000,113500,61000"
st "dcd4"
ju 2
blo "113300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd4"
t "std_logic"
o 61
)
)
)
*317 (CptPort
uid 6000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6001,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,57250,99375,58000"
)
tg (CPTG
uid 6002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6003,0
ro 270
va (VaSet
)
xt "98500,59000,99500,60800"
st "rxd2"
ju 2
blo "99300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd2"
t "std_logic"
o 73
)
)
)
*318 (CptPort
uid 6004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6005,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104625,57250,105375,58000"
)
tg (CPTG
uid 6006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6007,0
ro 270
va (VaSet
)
xt "104500,59000,105500,60800"
st "rxd3"
ju 2
blo "105300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd3"
t "std_logic"
o 74
)
)
)
*319 (CptPort
uid 6008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6009,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110625,57250,111375,58000"
)
tg (CPTG
uid 6010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6011,0
ro 270
va (VaSet
)
xt "110500,59000,111500,60800"
st "rxd4"
ju 2
blo "111300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd4"
t "std_logic"
o 75
)
)
)
*320 (CptPort
uid 6012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,59625,58000,60375"
)
tg (CPTG
uid 6014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6015,0
va (VaSet
)
xt "59000,59500,61100,60500"
st "clk32"
blo "59000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "clk32"
t "std_logic"
o 13
)
)
)
*321 (CptPort
uid 6016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,63625,58000,64375"
)
tg (CPTG
uid 6018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6019,0
va (VaSet
)
xt "59000,63500,61000,64500"
st "cs_n"
blo "59000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "cs_n"
t "std_logic"
o 14
)
)
)
*322 (CptPort
uid 6020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,64625,58000,65375"
)
tg (CPTG
uid 6022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6023,0
va (VaSet
)
xt "59000,64500,60900,65500"
st "rd_n"
blo "59000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_n"
t "std_logic"
o 19
)
)
)
*323 (CptPort
uid 6024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,65625,58000,66375"
)
tg (CPTG
uid 6026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6027,0
va (VaSet
)
xt "59000,65500,61000,66500"
st "wr_n"
blo "59000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_n"
t "std_logic"
o 37
)
)
)
*324 (CptPort
uid 6028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6029,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85625,57250,86375,58000"
)
tg (CPTG
uid 6030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6031,0
ro 270
va (VaSet
)
xt "85500,59000,86500,60200"
st "c1"
ju 2
blo "86300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "c1"
t "std_logic"
o 11
)
)
)
*325 (CptPort
uid 6032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6033,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,57250,81375,58000"
)
tg (CPTG
uid 6034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6035,0
ro 270
va (VaSet
)
xt "80500,59000,81500,60200"
st "c2"
ju 2
blo "81300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "c2"
t "std_logic"
o 12
)
)
)
*326 (CptPort
uid 6036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6037,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86625,57250,87375,58000"
)
tg (CPTG
uid 6038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6039,0
ro 270
va (VaSet
)
xt "86500,59000,87500,60000"
st "i1"
ju 2
blo "87300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i1"
t "std_logic"
o 62
)
)
)
*327 (CptPort
uid 6040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6041,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81625,57250,82375,58000"
)
tg (CPTG
uid 6042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6043,0
ro 270
va (VaSet
)
xt "81500,59000,82500,60000"
st "i2"
ju 2
blo "82300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2"
t "std_logic"
o 63
)
)
)
*328 (CptPort
uid 6044,0
ps "OnEdgeStrategy"
shape (Diamond
uid 6045,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,67625,58000,68375"
)
tg (CPTG
uid 6046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6047,0
va (VaSet
)
xt "59000,67500,64900,68500"
st "nsk_data : (7:0)"
blo "59000,68300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "nsk_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 84
)
)
)
*329 (CptPort
uid 6048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6049,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82625,57250,83375,58000"
)
tg (CPTG
uid 6050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6051,0
ro 270
va (VaSet
)
xt "82500,59000,83500,60100"
st "r1"
ju 2
blo "83300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r1"
t "std_logic"
o 66
)
)
)
*330 (CptPort
uid 6052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6053,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77625,57250,78375,58000"
)
tg (CPTG
uid 6054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6055,0
ro 270
va (VaSet
)
xt "77500,59000,78500,60100"
st "r2"
ju 2
blo "78300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r2"
t "std_logic"
o 67
)
)
)
*331 (CptPort
uid 6056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6057,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,57250,96375,58000"
)
tg (CPTG
uid 6058,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6059,0
ro 270
va (VaSet
)
xt "95500,59000,96500,60800"
st "rxc1"
ju 2
blo "96300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc1"
t "std_logic"
o 68
)
)
)
*332 (CptPort
uid 6060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6061,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101625,57250,102375,58000"
)
tg (CPTG
uid 6062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6063,0
ro 270
va (VaSet
)
xt "101500,59000,102500,60800"
st "rxc2"
ju 2
blo "102300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc2"
t "std_logic"
o 69
)
)
)
*333 (CptPort
uid 6064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6065,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107625,57250,108375,58000"
)
tg (CPTG
uid 6066,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6067,0
ro 270
va (VaSet
)
xt "107500,59000,108500,60800"
st "rxc3"
ju 2
blo "108300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc3"
t "std_logic"
o 70
)
)
)
*334 (CptPort
uid 6068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6069,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113625,57250,114375,58000"
)
tg (CPTG
uid 6070,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6071,0
ro 270
va (VaSet
)
xt "113500,59000,114500,60800"
st "rxc4"
ju 2
blo "114300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc4"
t "std_logic"
o 71
)
)
)
*335 (CptPort
uid 6072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6073,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84625,57250,85375,58000"
)
tg (CPTG
uid 6074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6075,0
ro 270
va (VaSet
)
xt "84500,59000,85500,60200"
st "s1"
ju 2
blo "85300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s1"
t "std_logic"
o 76
)
)
)
*336 (CptPort
uid 6076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6077,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79625,57250,80375,58000"
)
tg (CPTG
uid 6078,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6079,0
ro 270
va (VaSet
)
xt "79500,59000,80500,60200"
st "s2"
ju 2
blo "80300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s2"
t "std_logic"
o 77
)
)
)
*337 (CptPort
uid 6080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6081,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83625,57250,84375,58000"
)
tg (CPTG
uid 6082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6083,0
ro 270
va (VaSet
)
xt "83500,59000,84500,60000"
st "t1"
ju 2
blo "84300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "t1"
t "std_logic"
o 28
)
)
)
*338 (CptPort
uid 6084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6085,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,57250,79375,58000"
)
tg (CPTG
uid 6086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6087,0
ro 270
va (VaSet
)
xt "78500,59000,79500,60000"
st "t2"
ju 2
blo "79300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "t2"
t "std_logic"
o 29
)
)
)
*339 (CptPort
uid 6088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,58625,58000,59375"
)
tg (CPTG
uid 6090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6091,0
va (VaSet
)
xt "59000,58500,64200,59500"
st "fpga_reset_n"
blo "59000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 15
)
)
)
*340 (CptPort
uid 6092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6093,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,71625,58000,72375"
)
tg (CPTG
uid 6094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6095,0
va (VaSet
)
xt "59000,71500,62300,72500"
st "sport0_d"
blo "59000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport0_d"
t "std_logic"
o 78
)
)
)
*341 (CptPort
uid 6096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6097,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,70625,58000,71375"
)
tg (CPTG
uid 6098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6099,0
va (VaSet
)
xt "59000,70500,63600,71500"
st "sport0_sclk"
blo "59000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport0_sclk"
t "std_logic"
o 79
)
)
)
*342 (CptPort
uid 6100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,78625,58000,79375"
)
tg (CPTG
uid 6102,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6103,0
va (VaSet
)
xt "59000,78500,62300,79500"
st "sport2_d"
blo "59000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "sport2_d"
t "std_logic"
o 27
)
)
)
*343 (CptPort
uid 6104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6105,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,69625,58000,70375"
)
tg (CPTG
uid 6106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6107,0
va (VaSet
)
xt "59000,69500,63600,70500"
st "sport2_sclk"
blo "59000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport2_sclk"
t "std_logic"
o 80
)
)
)
*344 (CptPort
uid 6108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6109,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,60625,58000,61375"
)
tg (CPTG
uid 6110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6111,0
va (VaSet
)
xt "59000,60500,60600,61500"
st "con"
blo "59000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "con"
t "std_logic"
o 53
)
)
)
*345 (CptPort
uid 6112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,61625,58000,62375"
)
tg (CPTG
uid 6114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6115,0
va (VaSet
)
xt "59000,61500,60400,62500"
st "ind"
blo "59000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "ind"
t "std_logic"
o 16
)
)
)
*346 (CptPort
uid 6116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,66625,58000,67375"
)
tg (CPTG
uid 6118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6119,0
va (VaSet
)
xt "59000,66500,65000,67500"
st "nsk_adr : (11:0)"
blo "59000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 17
)
)
)
*347 (CptPort
uid 6120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6121,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76625,57250,77375,58000"
)
tg (CPTG
uid 6122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6123,0
ro 270
va (VaSet
)
xt "76500,58000,77500,62400"
st "leds : (4:0)"
ju 2
blo "77300,58000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 64
)
)
)
*348 (CptPort
uid 6124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6125,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73625,57250,74375,58000"
)
tg (CPTG
uid 6126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6127,0
ro 270
va (VaSet
)
xt "73500,58000,74500,61200"
st "otr_long"
ju 2
blo "74300,58000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "otr_long"
t "std_logic"
o 65
)
)
)
*349 (CptPort
uid 6128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6129,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72625,57250,73375,58000"
)
tg (CPTG
uid 6130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6131,0
ro 270
va (VaSet
)
xt "72500,59000,73500,60300"
st "otr"
ju 2
blo "73300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "otr"
t "std_logic"
o 18
)
)
)
*350 (CptPort
uid 6132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,79625,132750,80375"
)
tg (CPTG
uid 6134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6135,0
va (VaSet
)
xt "128400,79500,132000,80500"
st "tdm_wr_n"
ju 2
blo "132000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 82
)
)
)
*351 (CptPort
uid 6136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6137,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,78625,132750,79375"
)
tg (CPTG
uid 6138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6139,0
va (VaSet
)
xt "129400,78500,132000,79500"
st "tdm_fs"
ju 2
blo "132000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_fs"
t "std_logic"
o 30
)
)
)
*352 (CptPort
uid 6140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6141,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,81625,132750,82375"
)
tg (CPTG
uid 6142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6143,0
va (VaSet
)
xt "129100,81500,132000,82500"
st "tdm_txd"
ju 2
blo "132000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_txd"
t "std_logic"
o 31
)
)
)
*353 (CptPort
uid 6144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,80625,132750,81375"
)
tg (CPTG
uid 6146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6147,0
va (VaSet
)
xt "129000,80500,132000,81500"
st "tdm_rxd"
ju 2
blo "132000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_rxd"
t "std_logic"
o 81
)
)
)
*354 (CptPort
uid 6148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6149,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75625,57250,76375,58000"
)
tg (CPTG
uid 6150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6151,0
ro 270
va (VaSet
)
xt "75500,58000,76500,64200"
st "tpads_out : (7:0)"
ju 2
blo "76300,58000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 83
)
)
)
*355 (CptPort
uid 6152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6153,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74625,57250,75375,58000"
)
tg (CPTG
uid 6154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6155,0
ro 270
va (VaSet
)
xt "74500,58000,75500,63800"
st "tpads_in : (3:0)"
ju 2
blo "75300,58000"
)
)
thePort (LogicalPort
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
)
)
)
*356 (CptPort
uid 6160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6161,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,57250,69375,58000"
)
tg (CPTG
uid 6162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6163,0
ro 270
va (VaSet
)
xt "68500,59000,69500,64900"
st "ETH_SSI_FSP"
ju 2
blo "69300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_FSP"
t "std_logic"
o 44
)
)
)
*357 (CptPort
uid 6164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6165,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,57250,68375,58000"
)
tg (CPTG
uid 6166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6167,0
ro 270
va (VaSet
)
xt "67500,59000,68500,65000"
st "ETH_SSI_TXD"
ju 2
blo "68300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_SSI_TXD"
t "std_logic"
o 5
)
)
)
*358 (CptPort
uid 6168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6169,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66625,57250,67375,58000"
)
tg (CPTG
uid 6170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6171,0
ro 270
va (VaSet
)
xt "66500,59000,67500,65700"
st "ETH_LIFE_SIGN"
ju 2
blo "67300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_LIFE_SIGN"
t "std_logic"
o 4
)
)
)
*359 (CptPort
uid 6172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6173,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65625,57250,66375,58000"
)
tg (CPTG
uid 6174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6175,0
ro 270
va (VaSet
)
xt "65500,59000,66500,64100"
st "ETH_ALARM"
ju 2
blo "66300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_ALARM"
t "std_logic"
o 3
)
)
)
*360 (CptPort
uid 6176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6177,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64625,57250,65375,58000"
)
tg (CPTG
uid 6178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6179,0
ro 270
va (VaSet
)
xt "64500,59000,65500,65600"
st "ETH_WARNING"
ju 2
blo "65300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_WARNING"
t "std_logic"
o 6
)
)
)
*361 (CptPort
uid 6180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6181,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,57250,70375,58000"
)
tg (CPTG
uid 6182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6183,0
ro 270
va (VaSet
)
xt "69500,59000,70500,65100"
st "ETH_SSI_RXD"
ju 2
blo "70300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_RXD"
t "std_logic"
o 45
)
)
)
*362 (CptPort
uid 6184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6185,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71625,57250,72375,58000"
)
tg (CPTG
uid 6186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6187,0
ro 270
va (VaSet
)
xt "71500,59000,72500,63200"
st "ETH_DCD"
ju 2
blo "72300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_DCD"
t "std_logic"
o 42
)
)
)
*363 (CptPort
uid 6188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6189,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70625,57250,71375,58000"
)
tg (CPTG
uid 6190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6191,0
ro 270
va (VaSet
)
xt "70500,59000,71500,64900"
st "ETH_SSI_CLK"
ju 2
blo "71300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_CLK"
t "std_logic"
o 43
)
)
)
*364 (CptPort
uid 6192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,59625,132750,60375"
)
tg (CPTG
uid 6194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6195,0
va (VaSet
)
xt "128000,59500,131000,60500"
st "DTEN1"
ju 2
blo "131000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 38
)
)
)
*365 (CptPort
uid 6196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,65625,132750,66375"
)
tg (CPTG
uid 6198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6199,0
va (VaSet
)
xt "128000,65500,131000,66500"
st "DTEN2"
ju 2
blo "131000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 39
)
)
)
*366 (CptPort
uid 6200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6201,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,62625,132750,63375"
)
tg (CPTG
uid 6202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6203,0
va (VaSet
)
xt "128000,62500,131000,63500"
st "DTRX1"
ju 2
blo "131000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
)
)
)
*367 (CptPort
uid 6204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6205,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,68625,132750,69375"
)
tg (CPTG
uid 6206,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6207,0
va (VaSet
)
xt "128000,68500,131000,69500"
st "DTRX2"
ju 2
blo "131000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
)
)
)
*368 (CptPort
uid 6208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,61625,132750,62375"
)
tg (CPTG
uid 6210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6211,0
va (VaSet
)
xt "128100,61500,131000,62500"
st "DTTX1"
ju 2
blo "131000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 40
)
)
)
*369 (CptPort
uid 6212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,67625,132750,68375"
)
tg (CPTG
uid 6214,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6215,0
va (VaSet
)
xt "128100,67500,131000,68500"
st "DTTX2"
ju 2
blo "131000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 41
)
)
)
*370 (CptPort
uid 6216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6217,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119625,57250,120375,58000"
)
tg (CPTG
uid 6218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6219,0
ro 270
va (VaSet
)
xt "119500,59000,120500,61700"
st "GPIO1"
ju 2
blo "120300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO1"
t "std_logic"
o 46
)
)
)
*371 (CptPort
uid 6220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6221,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92625,57250,93375,58000"
)
tg (CPTG
uid 6222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6223,0
ro 270
va (VaSet
)
xt "92500,59000,93500,62100"
st "GPIO10"
ju 2
blo "93300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO10"
t "std_logic"
o 7
)
)
)
*372 (CptPort
uid 6224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6225,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88625,57250,89375,58000"
)
tg (CPTG
uid 6226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6227,0
ro 270
va (VaSet
)
xt "88500,59000,89500,62100"
st "GPIO11"
ju 2
blo "89300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO11"
t "std_logic"
o 47
)
)
)
*373 (CptPort
uid 6228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6229,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120625,57250,121375,58000"
)
tg (CPTG
uid 6230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6231,0
ro 270
va (VaSet
)
xt "120500,59000,121500,61700"
st "GPIO2"
ju 2
blo "121300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO2"
t "std_logic"
o 48
)
)
)
*374 (CptPort
uid 6232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6233,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121625,57250,122375,58000"
)
tg (CPTG
uid 6234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6235,0
ro 270
va (VaSet
)
xt "121500,59000,122500,61700"
st "GPIO3"
ju 2
blo "122300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO3"
t "std_logic"
o 49
)
)
)
*375 (CptPort
uid 6236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6237,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117625,57250,118375,58000"
)
tg (CPTG
uid 6238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6239,0
ro 270
va (VaSet
)
xt "117500,59000,118500,61700"
st "GPIO4"
ju 2
blo "118300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO4"
t "std_logic"
o 8
)
)
)
*376 (CptPort
uid 6240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6241,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116625,57250,117375,58000"
)
tg (CPTG
uid 6242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6243,0
ro 270
va (VaSet
)
xt "116500,59000,117500,61700"
st "GPIO5"
ju 2
blo "117300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO5"
t "std_logic"
o 9
)
)
)
*377 (CptPort
uid 6244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6245,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,57250,90375,58000"
)
tg (CPTG
uid 6246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6247,0
ro 270
va (VaSet
)
xt "89500,59000,90500,61700"
st "GPIO7"
ju 2
blo "90300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO7"
t "std_logic"
o 10
)
)
)
*378 (CptPort
uid 6248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6249,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91625,57250,92375,58000"
)
tg (CPTG
uid 6250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6251,0
ro 270
va (VaSet
)
xt "91500,59000,92500,61700"
st "GPIO8"
ju 2
blo "92300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO8"
t "std_logic"
o 50
)
)
)
*379 (CptPort
uid 6252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6253,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90625,57250,91375,58000"
)
tg (CPTG
uid 6254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6255,0
ro 270
va (VaSet
)
xt "90500,59000,91500,61700"
st "GPIO9"
ju 2
blo "91300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO9"
t "std_logic"
o 51
)
)
)
*380 (CptPort
uid 6256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6257,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118625,57250,119375,58000"
)
tg (CPTG
uid 6258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6259,0
ro 270
va (VaSet
)
xt "118500,59000,119500,63100"
st "MUX_LOS"
ju 2
blo "119300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MUX_LOS"
t "std_logic"
o 52
)
)
)
*381 (CptPort
uid 6260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6261,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122625,57250,123375,58000"
)
tg (CPTG
uid 6262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6263,0
ro 270
va (VaSet
)
xt "122500,59000,123500,66000"
st "ser_bus_clock_out"
ju 2
blo "123300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_clock_out"
t "std_logic"
o 24
)
)
)
*382 (CptPort
uid 6264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6265,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123625,57250,124375,58000"
)
tg (CPTG
uid 6266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6267,0
ro 270
va (VaSet
)
xt "123500,59000,124500,65300"
st "ser_bus_data_in"
ju 2
blo "124300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_data_in"
t "std_logic"
o 25
)
)
)
*383 (CptPort
uid 6268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6269,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124625,57250,125375,58000"
)
tg (CPTG
uid 6270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6271,0
ro 270
va (VaSet
)
xt "124500,59000,125500,65700"
st "ser_bus_data_out"
ju 2
blo "125300,59000"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_data_out"
t "std_logic"
o 26
)
)
)
*384 (CptPort
uid 12172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12173,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87625,57250,88375,58000"
)
tg (CPTG
uid 12174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12175,0
ro 270
va (VaSet
)
xt "87500,59000,88500,60800"
st "rxd1"
ju 2
blo "88300,59000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd1"
t "std_logic"
o 72
suid 2182,0
)
)
)
]
shape (Rectangle
uid 5928,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "58000,58000,132000,84000"
)
oxt "16000,37000,58000,82000"
ttg (MlTextGroup
uid 5929,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*385 (Text
uid 5930,0
va (VaSet
font "Arial,8,1"
)
xt "84400,77000,89400,78000"
st "NSK600_lib"
blo "84400,77800"
tm "BdLibraryNameMgr"
)
*386 (Text
uid 5931,0
va (VaSet
font "Arial,8,1"
)
xt "84400,78000,92300,79000"
st "nsk600_top"
blo "84400,78800"
tm "CptNameMgr"
)
*387 (Text
uid 5932,0
va (VaSet
font "Arial,8,1"
)
xt "84400,79000,86200,80000"
st "U_7"
blo "84400,79800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5933,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5934,0
text (MLText
uid 5935,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,34800,48000,34800"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*388 (HdlText
uid 6785,0
optionalChildren [
*389 (EmbeddedText
uid 6790,0
commentText (CommentText
uid 6791,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 6792,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "95000,47000,113000,52000"
)
oxt "0,0,18000,5000"
text (MLText
uid 6793,0
va (VaSet
isHidden 1
)
xt "95200,47200,108600,51200"
st "
-- eb2_s1 1                                        
ETH_WARNING_s1   <= '0';
ETH_ALARM_s1     <= '0';
ETH_LIFE_SIGN_s1 <= '0';
ETH_SSI_TXD_s1   <= '0';
otr_s1           <= '0';
tpads_in_s1      <= (others => '0');
t2_s1            <= '0';
c2_s1            <= '0';
t1_s1            <= '0';
c1_s1            <= '0';
GPIO11_rxp_s1    <= '0';
GPIO7_rxn_s1     <= '0';
GPIO10_los_s1    <= '0';
txd1_s1          <= '0';
rts1_s1          <= '0';
txd2_s1          <= '0';
rts2_s1          <= '0';
txd3_s1          <= '0';
rts3_s1          <= '0';
txd4_s1          <= '0';
rts4_s1          <= '0';
GPIO5_rts6_s1    <= '0';
GPIO4_txd6_s1    <= '0';
ser_bus_clock_out_s1 <= '0';
ser_bus_data_in_s1   <= '0';
ser_bus_data_out_s1  <= '0';





"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 6786,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "63000,43000,126000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6787,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*390 (Text
uid 6788,0
va (VaSet
font "Arial,8,1"
)
xt "71150,44000,74050,45000"
st "eb2_s1"
blo "71150,44800"
tm "HdlTextNameMgr"
)
*391 (Text
uid 6789,0
va (VaSet
font "Arial,8,1"
)
xt "71150,45000,71950,46000"
st "2"
blo "71150,45800"
tm "HdlTextNumberMgr"
)
]
)
)
*392 (Net
uid 7282,0
decl (Decl
n "otr_s1"
t "std_logic"
o 108
suid 226,0
)
declText (MLText
uid 7283,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL otr_s1                 : std_logic"
)
)
*393 (Net
uid 7284,0
decl (Decl
n "tpads_in_s1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 109
suid 227,0
)
declText (MLText
uid 7285,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,14000,12800"
st "SIGNAL tpads_in_s1            : std_logic_vector(3 DOWNTO 0)"
)
)
*394 (Net
uid 7286,0
decl (Decl
n "ETH_SSI_TXD_s1"
t "std_logic"
o 110
suid 228,0
)
declText (MLText
uid 7287,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_SSI_TXD_s1         : std_logic"
)
)
*395 (Net
uid 7288,0
decl (Decl
n "ETH_LIFE_SIGN_s1"
t "std_logic"
o 111
suid 229,0
)
declText (MLText
uid 7289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_LIFE_SIGN_s1       : std_logic"
)
)
*396 (Net
uid 7290,0
decl (Decl
n "ETH_ALARM_s1"
t "std_logic"
o 112
suid 230,0
)
declText (MLText
uid 7291,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_ALARM_s1           : std_logic"
)
)
*397 (Net
uid 7292,0
decl (Decl
n "ETH_WARNING_s1"
t "std_logic"
o 113
suid 231,0
)
declText (MLText
uid 7293,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ETH_WARNING_s1         : std_logic"
)
)
*398 (Net
uid 7294,0
decl (Decl
n "txd1_s1"
t "std_logic"
o 114
suid 232,0
)
declText (MLText
uid 7295,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd1_s1                : std_logic"
)
)
*399 (Net
uid 7296,0
decl (Decl
n "txd2_s1"
t "std_logic"
o 115
suid 233,0
)
declText (MLText
uid 7297,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd2_s1                : std_logic"
)
)
*400 (Net
uid 7298,0
decl (Decl
n "txd3_s1"
t "std_logic"
o 116
suid 234,0
)
declText (MLText
uid 7299,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd3_s1                : std_logic"
)
)
*401 (Net
uid 7300,0
decl (Decl
n "txd4_s1"
t "std_logic"
o 117
suid 235,0
)
declText (MLText
uid 7301,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL txd4_s1                : std_logic"
)
)
*402 (Net
uid 7302,0
decl (Decl
n "rts1_s1"
t "std_logic"
o 118
suid 236,0
)
declText (MLText
uid 7303,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts1_s1                : std_logic"
)
)
*403 (Net
uid 7304,0
decl (Decl
n "rts2_s1"
t "std_logic"
o 119
suid 237,0
)
declText (MLText
uid 7305,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts2_s1                : std_logic"
)
)
*404 (Net
uid 7306,0
decl (Decl
n "rts3_s1"
t "std_logic"
o 120
suid 238,0
)
declText (MLText
uid 7307,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts3_s1                : std_logic"
)
)
*405 (Net
uid 7308,0
decl (Decl
n "rts4_s1"
t "std_logic"
o 121
suid 239,0
)
declText (MLText
uid 7309,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL rts4_s1                : std_logic"
)
)
*406 (Net
uid 7310,0
decl (Decl
n "c1_s1"
t "std_logic"
o 122
suid 240,0
)
declText (MLText
uid 7311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL c1_s1                  : std_logic"
)
)
*407 (Net
uid 7312,0
decl (Decl
n "c2_s1"
t "std_logic"
o 123
suid 241,0
)
declText (MLText
uid 7313,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL c2_s1                  : std_logic"
)
)
*408 (Net
uid 7314,0
decl (Decl
n "t1_s1"
t "std_logic"
o 124
suid 242,0
)
declText (MLText
uid 7315,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL t1_s1                  : std_logic"
)
)
*409 (Net
uid 7316,0
decl (Decl
n "t2_s1"
t "std_logic"
o 125
suid 243,0
)
declText (MLText
uid 7317,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL t2_s1                  : std_logic"
)
)
*410 (Net
uid 7318,0
decl (Decl
n "GPIO4_txd6_s1"
t "std_logic"
o 126
suid 244,0
)
declText (MLText
uid 7319,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO4_txd6_s1          : std_logic"
)
)
*411 (Net
uid 7320,0
decl (Decl
n "GPIO5_rts6_s1"
t "std_logic"
o 127
suid 245,0
)
declText (MLText
uid 7321,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO5_rts6_s1          : std_logic"
)
)
*412 (Net
uid 7322,0
decl (Decl
n "GPIO10_los_s1"
t "std_logic"
o 128
suid 246,0
)
declText (MLText
uid 7323,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO10_los_s1          : std_logic"
)
)
*413 (Net
uid 7324,0
decl (Decl
n "GPIO7_rxn_s1"
t "std_logic"
o 129
suid 247,0
)
declText (MLText
uid 7325,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO7_rxn_s1           : std_logic"
)
)
*414 (Net
uid 7326,0
decl (Decl
n "GPIO11_rxp_s1"
t "std_logic"
o 130
suid 248,0
)
declText (MLText
uid 7327,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL GPIO11_rxp_s1          : std_logic"
)
)
*415 (Net
uid 7328,0
decl (Decl
n "ser_bus_clock_out_s1"
t "std_logic"
o 131
suid 249,0
)
declText (MLText
uid 7329,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ser_bus_clock_out_s1   : std_logic"
)
)
*416 (Net
uid 7330,0
decl (Decl
n "ser_bus_data_in_s1"
t "std_logic"
o 132
suid 250,0
)
declText (MLText
uid 7331,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ser_bus_data_in_s1     : std_logic"
)
)
*417 (Net
uid 7332,0
decl (Decl
n "ser_bus_data_out_s1"
t "std_logic"
o 133
suid 251,0
)
declText (MLText
uid 7333,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-18000,12000,4500,12800"
st "SIGNAL ser_bus_data_out_s1    : std_logic"
)
)
*418 (Net
uid 7366,0
decl (Decl
n "con_s1"
t "std_logic"
o 134
suid 252,0
)
declText (MLText
uid 7367,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL con_s1                 : std_logic"
)
)
*419 (Net
uid 7374,0
decl (Decl
n "ind_s1"
t "std_logic"
o 135
suid 253,0
)
declText (MLText
uid 7375,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL ind_s1                 : std_logic"
)
)
*420 (Net
uid 7912,0
decl (Decl
n "clk32_s1"
t "std_logic"
o 136
suid 254,0
)
declText (MLText
uid 7913,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL clk32_s1               : std_logic"
)
)
*421 (Blk
uid 7935,0
shape (Rectangle
uid 7936,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "33000,7000,43000,12000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7937,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*422 (Text
uid 7938,0
va (VaSet
font "Arial,8,1"
)
xt "33400,7500,40600,8500"
st "DIG_TRANSIT_tb"
blo "33400,8300"
tm "BdLibraryNameMgr"
)
*423 (Text
uid 7939,0
va (VaSet
font "Arial,8,1"
)
xt "33400,8500,39000,9500"
st "tb_timing_s1"
blo "33400,9300"
tm "BlkNameMgr"
)
*424 (Text
uid 7940,0
va (VaSet
font "Arial,8,1"
)
xt "33400,9500,35600,10500"
st "U_11"
blo "33400,10300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7941,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7942,0
text (MLText
uid 7943,0
va (VaSet
font "Courier New,8,0"
)
xt "33400,20500,33400,20500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"Resetn"
"clk32"
"clock_speed"
"clk32_s1"
]
)
*425 (GlobalConnector
uid 7952,0
shape (Circle
uid 7953,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "51000,10000,53000,12000"
radius 1000
)
name (Text
uid 7954,0
va (VaSet
font "Arial,8,1"
)
xt "51500,10500,52500,11500"
st "G"
blo "51500,11300"
)
)
*426 (Net
uid 8066,0
lang 1
decl (Decl
n "MPI_Req_s1"
t "t_MPI_Req"
o 137
suid 255,0
)
declText (MLText
uid 8067,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL MPI_Req_s1             : t_MPI_Req"
)
)
*427 (Net
uid 8074,0
lang 1
decl (Decl
n "MPI_Ack_s1"
t "t_MPI_Ack"
o 138
suid 256,0
)
declText (MLText
uid 8075,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL MPI_Ack_s1             : t_MPI_Ack"
)
)
*428 (Net
uid 8114,0
lang 1
decl (Decl
n "MPI_CS_n_s1"
t "std_logic"
o 143
suid 261,0
)
declText (MLText
uid 8115,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL MPI_CS_n_s1            : std_logic"
)
)
*429 (Net
uid 8120,0
decl (Decl
n "MPI_rd_n_s1"
t "std_logic"
o 144
suid 262,0
)
declText (MLText
uid 8121,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL MPI_rd_n_s1            : std_logic"
)
)
*430 (Net
uid 8126,0
decl (Decl
n "MPI_wr_n_s1"
t "std_logic"
o 145
suid 263,0
)
declText (MLText
uid 8127,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL MPI_wr_n_s1            : std_logic"
)
)
*431 (Net
uid 8132,0
lang 1
decl (Decl
n "MPI_Addr_s1"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 146
suid 264,0
)
declText (MLText
uid 8133,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32500,800"
st "SIGNAL MPI_Addr_s1            : std_logic_vector(11 DOWNTO 0)"
)
)
*432 (Net
uid 8138,0
lang 1
decl (Decl
n "MPI_DATA_s1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 147
suid 265,0
)
declText (MLText
uid 8139,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32000,800"
st "SIGNAL MPI_DATA_s1            : std_logic_vector(7 DOWNTO 0)"
)
)
*433 (Net
uid 8144,0
decl (Decl
n "sport0_sclk_s1"
t "std_logic"
o 148
suid 266,0
)
declText (MLText
uid 8145,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL sport0_sclk_s1         : std_logic"
)
)
*434 (Net
uid 8150,0
decl (Decl
n "sport0_d_s1"
t "std_logic"
o 149
suid 267,0
)
declText (MLText
uid 8151,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL sport0_d_s1            : std_logic"
)
)
*435 (Net
uid 8156,0
decl (Decl
n "sport2_d_s1"
t "std_logic"
o 150
suid 268,0
)
declText (MLText
uid 8157,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL sport2_d_s1            : std_logic"
)
)
*436 (HdlText
uid 8233,0
optionalChildren [
*437 (EmbeddedText
uid 8238,0
commentText (CommentText
uid 8239,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8240,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "140000,84000,158000,89000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8241,0
va (VaSet
isHidden 1
)
xt "140200,84200,157100,88200"
st "
-- eb3 3                                        
tdm_data_s1<=transport tdm_rxd_s1 after 5.5 ns when tdm_wr_n_s1='0' else 'Z';
tdm_txd_s1<=transport tdm_data_s1 after 5.5 ns;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 8234,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "138000,79000,142000,83000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8235,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*438 (Text
uid 8236,0
va (VaSet
font "Arial,8,1"
)
xt "139150,80000,140850,81000"
st "eb4"
blo "139150,80800"
tm "HdlTextNameMgr"
)
*439 (Text
uid 8237,0
va (VaSet
font "Arial,8,1"
)
xt "139150,81000,139950,82000"
st "4"
blo "139150,81800"
tm "HdlTextNumberMgr"
)
]
)
)
*440 (Net
uid 8242,0
decl (Decl
n "tdm_data_s1"
t "std_logic"
o 151
suid 269,0
)
declText (MLText
uid 8243,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL tdm_data_s1            : std_logic"
)
)
*441 (Net
uid 8250,0
decl (Decl
n "tdm_fs_s1"
t "std_logic"
o 152
suid 270,0
)
declText (MLText
uid 8251,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL tdm_fs_s1              : std_logic"
)
)
*442 (Net
uid 8256,0
decl (Decl
n "tdm_wr_n_s1"
t "std_logic"
o 153
suid 271,0
)
declText (MLText
uid 8257,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL tdm_wr_n_s1            : std_logic"
)
)
*443 (Net
uid 8264,0
decl (Decl
n "tdm_rxd_s1"
t "std_logic"
o 154
suid 272,0
)
declText (MLText
uid 8265,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL tdm_rxd_s1             : std_logic"
)
)
*444 (Net
uid 8272,0
decl (Decl
n "tdm_txd_s1"
t "std_logic"
o 155
suid 273,0
)
declText (MLText
uid 8273,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL tdm_txd_s1             : std_logic"
)
)
*445 (Net
uid 8288,0
decl (Decl
n "TDM_model_config_s1"
t "t_TDM_model_config"
o 156
suid 274,0
)
declText (MLText
uid 8289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27000,800"
st "SIGNAL TDM_model_config_s1    : t_TDM_model_config"
)
)
*446 (Net
uid 8296,0
decl (Decl
n "TDM_model_status_s1"
t "t_TDM_model_status"
o 157
suid 275,0
)
declText (MLText
uid 8297,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27000,800"
st "SIGNAL TDM_model_status_s1    : t_TDM_model_status"
)
)
*447 (SaComponent
uid 8334,0
optionalChildren [
*448 (CptPort
uid 8330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8331,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,71625,46750,72375"
)
tg (CPTG
uid 8332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8333,0
va (VaSet
)
xt "41700,71500,45000,72500"
st "sport0_d"
ju 2
blo "45000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "sport0_d"
t "std_logic"
o 4
)
)
)
*449 (CptPort
uid 8326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8327,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,70625,46750,71375"
)
tg (CPTG
uid 8328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8329,0
va (VaSet
)
xt "40400,70500,45000,71500"
st "sport0_sclk"
ju 2
blo "45000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "sport0_sclk"
t "std_logic"
o 3
)
)
)
*450 (CptPort
uid 8322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8323,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,71625,34000,72375"
)
tg (CPTG
uid 8324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8325,0
va (VaSet
)
xt "35000,71500,40700,72500"
st "AF_snk_status"
blo "35000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AF_snk_status"
t "t_AF_model_snk_status"
o 2
)
)
)
*451 (CptPort
uid 8318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,70625,34000,71375"
)
tg (CPTG
uid 8320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8321,0
va (VaSet
)
xt "35000,70500,40800,71500"
st "AF_snk_config"
blo "35000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "AF_snk_config"
t "t_AF_model_snk_config"
o 1
)
)
)
]
shape (Rectangle
uid 8335,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,70000,46000,76000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8336,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*452 (Text
uid 8337,0
va (VaSet
font "Arial,8,1"
)
xt "36800,73000,44000,74000"
st "DIG_TRANSIT_tb"
blo "36800,73800"
tm "BdLibraryNameMgr"
)
*453 (Text
uid 8338,0
va (VaSet
font "Arial,8,1"
)
xt "36800,74000,44200,75000"
st "tb_AF_snk_model"
blo "36800,74800"
tm "CptNameMgr"
)
*454 (Text
uid 8339,0
va (VaSet
font "Arial,8,1"
)
xt "36800,75000,39000,76000"
st "U_13"
blo "36800,75800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8340,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8341,0
text (MLText
uid 8342,0
va (VaSet
font "Courier New,8,0"
)
xt "41500,70000,41500,70000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*455 (SaComponent
uid 8359,0
optionalChildren [
*456 (CptPort
uid 8355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,78625,46750,79375"
)
tg (CPTG
uid 8357,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8358,0
va (VaSet
)
xt "41700,78500,45000,79500"
st "sport2_d"
ju 2
blo "45000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport2_d"
t "std_logic"
o 4
)
)
)
*457 (CptPort
uid 8351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8352,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,77625,46750,78375"
)
tg (CPTG
uid 8353,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8354,0
va (VaSet
)
xt "40400,77500,45000,78500"
st "sport2_sclk"
ju 2
blo "45000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "sport2_sclk"
t "std_logic"
o 3
)
)
)
*458 (CptPort
uid 8347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8348,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,78625,34000,79375"
)
tg (CPTG
uid 8349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8350,0
va (VaSet
)
xt "35000,78500,40700,79500"
st "AF_src_status"
blo "35000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AF_src_status"
t "t_AF_model_src_status"
o 2
)
)
)
*459 (CptPort
uid 8343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,77625,34000,78375"
)
tg (CPTG
uid 8345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8346,0
va (VaSet
)
xt "35000,77500,40800,78500"
st "AF_src_config"
blo "35000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "AF_src_config"
t "t_AF_model_src_config"
o 1
)
)
)
]
shape (Rectangle
uid 8360,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,77000,46000,83000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*460 (Text
uid 8362,0
va (VaSet
font "Arial,8,1"
)
xt "36900,80000,44100,81000"
st "DIG_TRANSIT_tb"
blo "36900,80800"
tm "BdLibraryNameMgr"
)
*461 (Text
uid 8363,0
va (VaSet
font "Arial,8,1"
)
xt "36900,81000,44100,82000"
st "tb_AF_src_model"
blo "36900,81800"
tm "CptNameMgr"
)
*462 (Text
uid 8364,0
va (VaSet
font "Arial,8,1"
)
xt "36900,82000,39100,83000"
st "U_14"
blo "36900,82800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8366,0
text (MLText
uid 8367,0
va (VaSet
font "Courier New,8,0"
)
xt "41500,77000,41500,77000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*463 (SaComponent
uid 8404,0
optionalChildren [
*464 (CptPort
uid 8400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,64625,46750,65375"
)
tg (CPTG
uid 8402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8403,0
va (VaSet
)
xt "41300,64500,45000,65500"
st "MPI_rd_n"
ju 2
blo "45000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MPI_rd_n"
t "std_logic"
o 9
)
)
)
*465 (CptPort
uid 8396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,65625,46750,66375"
)
tg (CPTG
uid 8398,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8399,0
va (VaSet
)
xt "41200,65500,45000,66500"
st "MPI_wr_n"
ju 2
blo "45000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MPI_wr_n"
t "std_logic"
o 8
)
)
)
*466 (CptPort
uid 8392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,60625,34000,61375"
)
tg (CPTG
uid 8394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8395,0
va (VaSet
)
xt "35000,60500,38500,61500"
st "clock_uC"
blo "35000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "clock_uC"
t "std_logic"
o 7
)
)
)
*467 (CptPort
uid 8388,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,67625,46750,68375"
)
tg (CPTG
uid 8390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8391,0
va (VaSet
)
xt "40700,67500,45000,68500"
st "MPI_DATA"
ju 2
blo "45000,68300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "MPI_DATA"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*468 (CptPort
uid 8384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,66625,46750,67375"
)
tg (CPTG
uid 8386,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8387,0
va (VaSet
)
xt "41200,66500,45000,67500"
st "MPI_Addr"
ju 2
blo "45000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MPI_Addr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 5
)
)
)
*469 (CptPort
uid 8380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,63625,46750,64375"
)
tg (CPTG
uid 8382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8383,0
va (VaSet
)
xt "40900,63500,45000,64500"
st "MPI_CS_n"
ju 2
blo "45000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MPI_CS_n"
t "std_logic"
o 4
)
)
)
*470 (CptPort
uid 8376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8377,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,67625,34000,68375"
)
tg (CPTG
uid 8378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8379,0
va (VaSet
)
xt "35000,67500,38400,68500"
st "MPI_Ack"
blo "35000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MPI_Ack"
t "t_MPI_Ack"
o 3
)
)
)
*471 (CptPort
uid 8372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,66625,34000,67375"
)
tg (CPTG
uid 8374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8375,0
va (VaSet
)
xt "35000,66500,38700,67500"
st "MPI_Req"
blo "35000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "MPI_Req"
t "t_MPI_Req"
o 2
)
)
)
*472 (CptPort
uid 8368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,61625,34000,62375"
)
tg (CPTG
uid 8370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8371,0
va (VaSet
)
xt "35000,61500,38400,62500"
st "RESETn"
blo "35000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "RESETn"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 8405,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,60000,46000,69000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8406,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*473 (Text
uid 8407,0
va (VaSet
font "Arial,8,1"
)
xt "32400,63000,39600,64000"
st "DIG_TRANSIT_tb"
blo "32400,63800"
tm "BdLibraryNameMgr"
)
*474 (Text
uid 8408,0
va (VaSet
font "Arial,8,1"
)
xt "32400,64000,38500,65000"
st "tb_MPI_model"
blo "32400,64800"
tm "CptNameMgr"
)
*475 (Text
uid 8409,0
va (VaSet
font "Arial,8,1"
)
xt "32400,65000,34600,66000"
st "U_12"
blo "32400,65800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8410,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8411,0
text (MLText
uid 8412,0
va (VaSet
font "Courier New,8,0"
)
xt "40000,63000,40000,63000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*476 (Net
uid 9521,0
lang 1
decl (Decl
n "AF_model_snk_config_s1"
t "t_AF_model_snk_config"
o 158
suid 276,0
)
declText (MLText
uid 9522,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28500,800"
st "SIGNAL AF_model_snk_config_s1 : t_AF_model_snk_config"
)
)
*477 (Net
uid 9531,0
lang 1
decl (Decl
n "AF_model_snk_status_s1"
t "t_AF_model_snk_status"
o 159
suid 277,0
)
declText (MLText
uid 9532,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28500,800"
st "SIGNAL AF_model_snk_status_s1 : t_AF_model_snk_status"
)
)
*478 (Net
uid 9541,0
lang 1
decl (Decl
n "AF_model_src_config_s1"
t "t_AF_model_src_config"
o 160
suid 278,0
)
declText (MLText
uid 9542,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28500,800"
st "SIGNAL AF_model_src_config_s1 : t_AF_model_src_config"
)
)
*479 (Net
uid 9551,0
lang 1
decl (Decl
n "AF_model_src_status_s1"
t "t_AF_model_src_status"
o 161
suid 279,0
)
declText (MLText
uid 9552,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28500,800"
st "SIGNAL AF_model_src_status_s1 : t_AF_model_src_status"
)
)
*480 (Net
uid 9934,0
lang 1
decl (Decl
n "clock_speed"
t "integer"
b "RANGE 0 TO 2"
o 158
suid 280,0
)
declText (MLText
uid 9935,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28000,800"
st "SIGNAL clock_speed            : integer RANGE 0 TO 2"
)
)
*481 (Net
uid 12557,0
lang 1
decl (Decl
n "unplug"
t "std_logic"
o 159
suid 281,0
)
declText (MLText
uid 12558,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL unplug                 : std_logic"
)
)
*482 (Net
uid 12936,0
decl (Decl
n "ETH_SSI_FSP"
t "std_logic"
o 160
suid 282,0
)
declText (MLText
uid 12937,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL ETH_SSI_FSP            : std_logic"
)
)
*483 (Net
uid 12952,0
decl (Decl
n "ETH_SSI_CLK"
t "std_logic"
o 162
suid 284,0
)
declText (MLText
uid 12953,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL ETH_SSI_CLK            : std_logic"
)
)
*484 (Net
uid 12960,0
decl (Decl
n "ETH_DCD"
t "std_logic"
o 163
suid 285,0
)
declText (MLText
uid 12961,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL ETH_DCD                : std_logic"
)
)
*485 (Net
uid 12968,0
decl (Decl
n "sport2_sclk"
t "std_logic"
o 164
suid 286,0
)
declText (MLText
uid 12969,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL sport2_sclk            : std_logic"
)
)
*486 (Net
uid 12976,0
decl (Decl
n "otr_long"
t "std_logic"
o 165
suid 287,0
)
declText (MLText
uid 12977,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL otr_long               : std_logic"
)
)
*487 (Net
uid 12984,0
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 166
suid 288,0
)
declText (MLText
uid 12985,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32000,800"
st "SIGNAL tpads_out              : std_logic_vector(7 DOWNTO 0)"
)
)
*488 (Net
uid 12992,0
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 167
suid 289,0
)
declText (MLText
uid 12993,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32000,800"
st "SIGNAL leds                   : std_logic_vector(4 DOWNTO 0)"
)
)
*489 (Net
uid 13000,0
decl (Decl
n "r2"
t "std_logic"
o 168
suid 290,0
)
declText (MLText
uid 13001,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL r2                     : std_logic"
)
)
*490 (Net
uid 13008,0
decl (Decl
n "s2"
t "std_logic"
o 169
suid 291,0
)
declText (MLText
uid 13009,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL s2                     : std_logic"
)
)
*491 (Net
uid 13016,0
decl (Decl
n "i2"
t "std_logic"
o 170
suid 292,0
)
declText (MLText
uid 13017,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL i2                     : std_logic"
)
)
*492 (Net
uid 13024,0
decl (Decl
n "r1"
t "std_logic"
o 171
suid 293,0
)
declText (MLText
uid 13025,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL r1                     : std_logic"
)
)
*493 (Net
uid 13032,0
decl (Decl
n "s1"
t "std_logic"
o 172
suid 294,0
)
declText (MLText
uid 13033,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL s1                     : std_logic"
)
)
*494 (Net
uid 13040,0
decl (Decl
n "i1"
t "std_logic"
o 173
suid 295,0
)
declText (MLText
uid 13041,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL i1                     : std_logic"
)
)
*495 (Net
uid 13048,0
decl (Decl
n "rxd1"
t "std_logic"
o 174
suid 296,0
)
declText (MLText
uid 13049,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxd1                   : std_logic"
)
)
*496 (Net
uid 13056,0
decl (Decl
n "GPIO9"
t "std_logic"
o 175
suid 297,0
)
declText (MLText
uid 13057,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL GPIO9                  : std_logic"
)
)
*497 (Net
uid 13064,0
decl (Decl
n "GPIO8"
t "std_logic"
o 176
suid 298,0
)
declText (MLText
uid 13065,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL GPIO8                  : std_logic"
)
)
*498 (Net
uid 13072,0
decl (Decl
n "cts1"
t "std_logic"
o 177
suid 299,0
)
declText (MLText
uid 13073,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL cts1                   : std_logic"
)
)
*499 (Net
uid 13080,0
decl (Decl
n "dcd1"
t "std_logic"
o 178
suid 300,0
)
declText (MLText
uid 13081,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL dcd1                   : std_logic"
)
)
*500 (Net
uid 13088,0
decl (Decl
n "rxc1"
t "std_logic"
o 179
suid 301,0
)
declText (MLText
uid 13089,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxc1                   : std_logic"
)
)
*501 (Net
uid 13096,0
decl (Decl
n "rxd2"
t "std_logic"
o 180
suid 302,0
)
declText (MLText
uid 13097,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxd2                   : std_logic"
)
)
*502 (Net
uid 13104,0
decl (Decl
n "cts2"
t "std_logic"
o 181
suid 303,0
)
declText (MLText
uid 13105,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL cts2                   : std_logic"
)
)
*503 (Net
uid 13112,0
decl (Decl
n "dcd2"
t "std_logic"
o 182
suid 304,0
)
declText (MLText
uid 13113,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL dcd2                   : std_logic"
)
)
*504 (Net
uid 13120,0
decl (Decl
n "rxc2"
t "std_logic"
o 183
suid 305,0
)
declText (MLText
uid 13121,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxc2                   : std_logic"
)
)
*505 (Net
uid 13128,0
decl (Decl
n "rxd3"
t "std_logic"
o 184
suid 306,0
)
declText (MLText
uid 13129,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxd3                   : std_logic"
)
)
*506 (Net
uid 13136,0
decl (Decl
n "cts3"
t "std_logic"
o 185
suid 307,0
)
declText (MLText
uid 13137,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL cts3                   : std_logic"
)
)
*507 (Net
uid 13144,0
decl (Decl
n "dcd3"
t "std_logic"
o 186
suid 308,0
)
declText (MLText
uid 13145,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL dcd3                   : std_logic"
)
)
*508 (Net
uid 13162,0
decl (Decl
n "rxd4"
t "std_logic"
o 188
suid 310,0
)
declText (MLText
uid 13163,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxd4                   : std_logic"
)
)
*509 (Net
uid 13170,0
decl (Decl
n "rxc3"
t "std_logic"
o 188
suid 311,0
)
declText (MLText
uid 13171,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxc3                   : std_logic"
)
)
*510 (Net
uid 13178,0
decl (Decl
n "cts4"
t "std_logic"
o 189
suid 312,0
)
declText (MLText
uid 13179,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL cts4                   : std_logic"
)
)
*511 (Net
uid 13186,0
decl (Decl
n "dcd4"
t "std_logic"
o 190
suid 313,0
)
declText (MLText
uid 13187,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL dcd4                   : std_logic"
)
)
*512 (Net
uid 13194,0
decl (Decl
n "rxc4"
t "std_logic"
o 191
suid 314,0
)
declText (MLText
uid 13195,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL rxc4                   : std_logic"
)
)
*513 (Net
uid 13202,0
decl (Decl
n "MUX_LOS"
t "std_logic"
o 192
suid 315,0
)
declText (MLText
uid 13203,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL MUX_LOS                : std_logic"
)
)
*514 (Net
uid 13210,0
decl (Decl
n "GPIO1"
t "std_logic"
o 193
suid 316,0
)
declText (MLText
uid 13211,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL GPIO1                  : std_logic"
)
)
*515 (Net
uid 13218,0
decl (Decl
n "GPIO2"
t "std_logic"
o 194
suid 317,0
)
declText (MLText
uid 13219,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL GPIO2                  : std_logic"
)
)
*516 (Net
uid 13226,0
decl (Decl
n "GPIO3"
t "std_logic"
o 195
suid 318,0
)
declText (MLText
uid 13227,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL GPIO3                  : std_logic"
)
)
*517 (Net
uid 13681,0
decl (Decl
n "ETH_SSI_RXD"
t "std_logic"
o 194
suid 319,0
)
declText (MLText
uid 13682,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL ETH_SSI_RXD            : std_logic"
)
)
*518 (CommentText
uid 14854,0
shape (Rectangle
uid 14855,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "134000,50000,154000,55000"
)
oxt "0,0,15000,5000"
text (MLText
uid 14856,0
va (VaSet
fg "0,0,32768"
)
xt "134200,50200,153500,54200"
st "
-----------------------------------------------------------
-- Last edited:
--  110630: R4 implementation
--  110815: AF link loop implemented

"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 19600
)
)
*519 (SaComponent
uid 15611,0
optionalChildren [
*520 (CptPort
uid 15591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146250,76625,147000,77375"
)
tg (CPTG
uid 15593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15594,0
va (VaSet
)
xt "148000,76500,151200,77500"
st "clk_32M"
blo "148000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_32M"
t "std_logic"
o 1
)
)
)
*521 (CptPort
uid 15595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15596,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,77625,165750,78375"
)
tg (CPTG
uid 15597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15598,0
va (VaSet
)
xt "156500,77500,164000,78500"
st "TDM_model_config"
ju 2
blo "164000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "TDM_model_config"
t "t_TDM_model_config"
o 2
)
)
)
*522 (CptPort
uid 15599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,76625,165750,77375"
)
tg (CPTG
uid 15601,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15602,0
va (VaSet
)
xt "156600,76500,164000,77500"
st "TDM_model_status"
ju 2
blo "164000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TDM_model_status"
t "t_TDM_model_status"
o 3
)
)
)
*523 (CptPort
uid 15603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15604,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146250,77625,147000,78375"
)
tg (CPTG
uid 15605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15606,0
va (VaSet
)
xt "148000,77500,150600,78500"
st "tdm_fs"
blo "148000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_fs"
t "std_logic"
o 4
)
)
)
*524 (CptPort
uid 15607,0
ps "OnEdgeStrategy"
shape (Diamond
uid 15608,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146250,81625,147000,82375"
)
tg (CPTG
uid 15609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15610,0
va (VaSet
)
xt "148000,81500,151400,82500"
st "tdm_data"
blo "148000,82300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "tdm_data"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 15612,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "147000,76000,165000,83000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15613,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*525 (Text
uid 15614,0
va (VaSet
font "Arial,8,1"
)
xt "156900,79000,164100,80000"
st "DIG_TRANSIT_tb"
blo "156900,79800"
tm "BdLibraryNameMgr"
)
*526 (Text
uid 15615,0
va (VaSet
font "Arial,8,1"
)
xt "156900,80000,163400,81000"
st "tb_TDM_model"
blo "156900,80800"
tm "CptNameMgr"
)
*527 (Text
uid 15616,0
va (VaSet
font "Arial,8,1"
)
xt "156900,81000,159100,82000"
st "U_15"
blo "156900,81800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15617,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15618,0
text (MLText
uid 15619,0
va (VaSet
font "Courier New,8,0"
)
xt "154500,75000,154500,75000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*528 (SaComponent
uid 15640,0
optionalChildren [
*529 (CptPort
uid 15620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146250,13625,147000,14375"
)
tg (CPTG
uid 15622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15623,0
va (VaSet
)
xt "148000,13500,151200,14500"
st "clk_32M"
blo "148000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_32M"
t "std_logic"
o 1
)
)
)
*530 (CptPort
uid 15624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15625,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,15625,165750,16375"
)
tg (CPTG
uid 15626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15627,0
va (VaSet
)
xt "156500,15500,164000,16500"
st "TDM_model_config"
ju 2
blo "164000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "TDM_model_config"
t "t_TDM_model_config"
o 2
)
)
)
*531 (CptPort
uid 15628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,13625,165750,14375"
)
tg (CPTG
uid 15630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15631,0
va (VaSet
)
xt "156600,13500,164000,14500"
st "TDM_model_status"
ju 2
blo "164000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TDM_model_status"
t "t_TDM_model_status"
o 3
)
)
)
*532 (CptPort
uid 15632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15633,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146250,14625,147000,15375"
)
tg (CPTG
uid 15634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15635,0
va (VaSet
)
xt "148000,14500,150600,15500"
st "tdm_fs"
blo "148000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_fs"
t "std_logic"
o 4
)
)
)
*533 (CptPort
uid 15636,0
ps "OnEdgeStrategy"
shape (Diamond
uid 15637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146250,17625,147000,18375"
)
tg (CPTG
uid 15638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15639,0
va (VaSet
)
xt "148000,17500,151400,18500"
st "tdm_data"
blo "148000,18300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "tdm_data"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 15641,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "147000,13000,165000,20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15642,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*534 (Text
uid 15643,0
va (VaSet
font "Arial,8,1"
)
xt "156900,17000,164100,18000"
st "DIG_TRANSIT_tb"
blo "156900,17800"
tm "BdLibraryNameMgr"
)
*535 (Text
uid 15644,0
va (VaSet
font "Arial,8,1"
)
xt "156900,18000,163400,19000"
st "tb_TDM_model"
blo "156900,18800"
tm "CptNameMgr"
)
*536 (Text
uid 15645,0
va (VaSet
font "Arial,8,1"
)
xt "156900,19000,158700,20000"
st "U_5"
blo "156900,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15646,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15647,0
text (MLText
uid 15648,0
va (VaSet
font "Courier New,8,0"
)
xt "154500,12000,154500,12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*537 (HdlText
uid 16016,0
optionalChildren [
*538 (EmbeddedText
uid 16478,0
commentText (CommentText
uid 16479,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 16480,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "55000,52000,73000,57000"
)
oxt "0,0,18000,5000"
text (MLText
uid 16481,0
va (VaSet
isHidden 1
)
xt "55200,52200,72700,56200"
st "
-- eb2 5                                        


sport2_d_l    <= sport2_d when loop_AF_link = '0' else
                 sport0_d_s1;

sport2_d_s1_l <= sport2_d_s1 when loop_AF_link = '0' else
                 sport0_d;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 16017,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,43000,55000,52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16018,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*539 (Text
uid 16019,0
va (VaSet
font "Arial,8,1"
)
xt "52150,45000,53850,46000"
st "eb2"
blo "52150,45800"
tm "HdlTextNameMgr"
)
*540 (Text
uid 16020,0
va (VaSet
font "Arial,8,1"
)
xt "52150,46000,52950,47000"
st "5"
blo "52150,46800"
tm "HdlTextNumberMgr"
)
]
)
)
*541 (Net
uid 16442,0
decl (Decl
n "loop_AF_link"
t "std_logic"
o 195
suid 321,0
)
declText (MLText
uid 16443,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL loop_AF_link           : std_logic"
)
)
*542 (Net
uid 16452,0
decl (Decl
n "sport2_d_l"
t "std_logic"
o 196
suid 323,0
)
declText (MLText
uid 16453,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL sport2_d_l             : std_logic"
)
)
*543 (Net
uid 16482,0
decl (Decl
n "sport2_d_s1_l"
t "std_logic"
o 197
suid 325,0
)
declText (MLText
uid 16483,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22500,800"
st "SIGNAL sport2_d_s1_l          : std_logic"
)
)
*544 (Wire
uid 1158,0
shape (OrthoPolyLine
uid 1159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,24000,57250,24000"
pts [
"46750,24000"
"57250,24000"
]
)
start &117
end &44
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1165,0
va (VaSet
)
xt "53000,23000,57300,24000"
st "MPI_DATA"
blo "53000,23800"
tm "WireNameMgr"
)
)
on &104
)
*545 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
)
xt "46750,20000,57250,20000"
pts [
"46750,20000"
"57250,20000"
]
)
start &116
end &37
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1215,0
va (VaSet
)
xt "53000,19000,57100,20000"
st "MPI_CS_n"
blo "53000,19800"
tm "WireNameMgr"
)
)
on &107
)
*546 (Wire
uid 1218,0
shape (OrthoPolyLine
uid 1219,0
va (VaSet
vasetType 3
)
xt "46750,21000,57250,21000"
pts [
"57250,21000"
"46750,21000"
]
)
start &38
end &118
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1223,0
va (VaSet
)
xt "47000,20000,50700,21000"
st "MPI_rd_n"
blo "47000,20800"
tm "WireNameMgr"
)
)
on &106
)
*547 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
)
xt "46750,22000,57250,22000"
pts [
"46750,22000"
"57250,22000"
]
)
start &120
end &39
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
va (VaSet
)
xt "47000,21000,50800,22000"
st "MPI_wr_n"
blo "47000,21800"
tm "WireNameMgr"
)
)
on &105
)
*548 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,23000,57250,23000"
pts [
"57250,23000"
"46750,23000"
]
)
start &62
end &115
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
va (VaSet
)
xt "47000,22000,50800,23000"
st "MPI_Addr"
blo "47000,22800"
tm "WireNameMgr"
)
)
on &108
)
*549 (Wire
uid 1272,0
shape (OrthoPolyLine
uid 1273,0
va (VaSet
vasetType 3
)
xt "29000,24000,33250,24000"
pts [
"33250,24000"
"29000,24000"
]
)
start &114
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1279,0
va (VaSet
)
xt "29000,23000,32400,24000"
st "MPI_Ack"
blo "29000,23800"
tm "WireNameMgr"
)
)
on &109
)
*550 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
)
xt "29000,23000,33250,23000"
pts [
"29000,23000"
"33250,23000"
]
)
start &12
end &119
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1289,0
va (VaSet
)
xt "29000,22000,32700,23000"
st "MPI_Req"
blo "29000,22800"
tm "WireNameMgr"
)
)
on &110
)
*551 (Wire
uid 1411,0
shape (OrthoPolyLine
uid 1412,0
va (VaSet
vasetType 3
)
xt "132750,17000,138000,17000"
pts [
"132750,17000"
"138000,17000"
]
)
start &66
end &215
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1416,0
va (VaSet
)
xt "133000,16000,136600,17000"
st "tdm_wr_n"
blo "133000,16800"
tm "WireNameMgr"
)
)
on &130
)
*552 (Wire
uid 1419,0
shape (OrthoPolyLine
uid 1420,0
va (VaSet
vasetType 3
)
xt "132750,15000,146250,16000"
pts [
"146250,15000"
"137000,15000"
"137000,16000"
"132750,16000"
]
)
start &532
end &67
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1424,0
va (VaSet
)
xt "142000,14000,144600,15000"
st "tdm_fs"
blo "142000,14800"
tm "WireNameMgr"
)
)
on &131
)
*553 (Wire
uid 1427,0
shape (OrthoPolyLine
uid 1428,0
va (VaSet
vasetType 3
)
xt "132750,19000,138000,19000"
pts [
"138000,19000"
"132750,19000"
]
)
start &215
end &68
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1432,0
va (VaSet
)
xt "133000,18000,135900,19000"
st "tdm_txd"
blo "133000,18800"
tm "WireNameMgr"
)
)
on &132
)
*554 (Wire
uid 1435,0
shape (OrthoPolyLine
uid 1436,0
va (VaSet
vasetType 3
)
xt "132750,18000,138000,18000"
pts [
"132750,18000"
"138000,18000"
]
)
start &69
end &215
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1440,0
va (VaSet
)
xt "133000,17000,136000,18000"
st "tdm_rxd"
blo "133000,17800"
tm "WireNameMgr"
)
)
on &133
)
*555 (Wire
uid 1491,0
optionalChildren [
*556 (BdJunction
uid 16468,0
ps "OnConnectorStrategy"
shape (Circle
uid 16469,0
va (VaSet
vasetType 1
)
xt "51600,27600,52400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1492,0
va (VaSet
vasetType 3
)
xt "46750,28000,57250,28000"
pts [
"57250,28000"
"46750,28000"
]
)
start &56
end &198
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1496,0
va (VaSet
)
xt "47000,27000,50300,28000"
st "sport0_d"
blo "47000,27800"
tm "WireNameMgr"
)
)
on &134
)
*557 (Wire
uid 1499,0
optionalChildren [
*558 (BdJunction
uid 3549,0
ps "OnConnectorStrategy"
shape (Circle
uid 3550,0
va (VaSet
vasetType 1
)
xt "47600,26600,48400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1500,0
va (VaSet
vasetType 3
)
xt "46750,27000,57250,27000"
pts [
"57250,27000"
"46750,27000"
]
)
start &57
end &199
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1504,0
va (VaSet
)
xt "47000,26000,51600,27000"
st "sport0_sclk"
blo "47000,26800"
tm "WireNameMgr"
)
)
on &135
)
*559 (Wire
uid 1507,0
shape (OrthoPolyLine
uid 1508,0
va (VaSet
vasetType 3
)
xt "46750,35000,51000,45000"
pts [
"46750,35000"
"49000,35000"
"49000,45000"
"51000,45000"
]
)
start &206
end &537
ss 0
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1512,0
va (VaSet
)
xt "47000,44000,50300,45000"
st "sport2_d"
blo "47000,44800"
tm "WireNameMgr"
)
)
on &136
)
*560 (Wire
uid 1523,0
shape (OrthoPolyLine
uid 1524,0
va (VaSet
vasetType 3
)
xt "54000,17000,57250,17000"
pts [
"57250,17000"
"54000,17000"
]
)
start &60
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
)
xt "55000,16000,56600,17000"
st "con"
blo "55000,16800"
tm "WireNameMgr"
)
)
on &138
)
*561 (Wire
uid 1531,0
shape (OrthoPolyLine
uid 1532,0
va (VaSet
vasetType 3
)
xt "54000,18000,57250,18000"
pts [
"54000,18000"
"57250,18000"
]
)
end &61
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1536,0
va (VaSet
)
xt "55000,17000,56400,18000"
st "ind"
blo "55000,17800"
tm "WireNameMgr"
)
)
on &139
)
*562 (Wire
uid 1915,0
shape (OrthoPolyLine
uid 1916,0
va (VaSet
vasetType 3
)
xt "73000,3000,73000,13250"
pts [
"73000,3000"
"73000,13250"
]
)
start &152
end &65
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1920,0
ro 270
va (VaSet
)
xt "72000,10700,73000,12000"
st "otr"
blo "72800,12000"
tm "WireNameMgr"
)
)
on &142
)
*563 (Wire
uid 1931,0
shape (OrthoPolyLine
uid 1932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,3000,75000,13250"
pts [
"75000,3000"
"75000,13250"
]
)
start &152
end &71
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1936,0
ro 270
va (VaSet
)
xt "74000,6200,75000,12000"
st "tpads_in : (3:0)"
blo "74800,12000"
tm "WireNameMgr"
)
)
on &144
)
*564 (Wire
uid 1955,0
shape (OrthoPolyLine
uid 1956,0
va (VaSet
vasetType 3
)
xt "67000,3000,67000,13250"
pts [
"67000,3000"
"67000,13250"
]
)
start &152
end &74
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1960,0
ro 270
va (VaSet
)
xt "66000,5300,67000,12000"
st "ETH_LIFE_SIGN"
blo "66800,12000"
tm "WireNameMgr"
)
)
on &146
)
*565 (Wire
uid 1963,0
shape (OrthoPolyLine
uid 1964,0
va (VaSet
vasetType 3
)
xt "66000,3000,66000,13250"
pts [
"66000,3000"
"66000,13250"
]
)
start &152
end &75
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1968,0
ro 270
va (VaSet
)
xt "65000,6900,66000,12000"
st "ETH_ALARM"
blo "65800,12000"
tm "WireNameMgr"
)
)
on &147
)
*566 (Wire
uid 1971,0
shape (OrthoPolyLine
uid 1972,0
va (VaSet
vasetType 3
)
xt "65000,3000,65000,13250"
pts [
"65000,3000"
"65000,13250"
]
)
start &152
end &76
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1976,0
ro 270
va (VaSet
)
xt "64000,5400,65000,12000"
st "ETH_WARNING"
blo "64800,12000"
tm "WireNameMgr"
)
)
on &148
)
*567 (Wire
uid 2160,0
shape (OrthoPolyLine
uid 2161,0
va (VaSet
vasetType 3
)
xt "97000,3000,97000,13250"
pts [
"97000,3000"
"97000,13250"
]
)
start &152
end &17
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2165,0
ro 270
va (VaSet
)
xt "96000,10300,97000,12000"
st "txd1"
blo "96800,12000"
tm "WireNameMgr"
)
)
on &156
)
*568 (Wire
uid 2168,0
shape (OrthoPolyLine
uid 2169,0
va (VaSet
vasetType 3
)
xt "103000,3000,103000,13250"
pts [
"103000,3000"
"103000,13250"
]
)
start &152
end &18
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2173,0
ro 270
va (VaSet
)
xt "102000,10300,103000,12000"
st "txd2"
blo "102800,12000"
tm "WireNameMgr"
)
)
on &157
)
*569 (Wire
uid 2176,0
shape (OrthoPolyLine
uid 2177,0
va (VaSet
vasetType 3
)
xt "109000,3000,109000,13250"
pts [
"109000,3000"
"109000,13250"
]
)
start &152
end &19
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2181,0
ro 270
va (VaSet
)
xt "108000,10300,109000,12000"
st "txd3"
blo "108800,12000"
tm "WireNameMgr"
)
)
on &158
)
*570 (Wire
uid 2184,0
shape (OrthoPolyLine
uid 2185,0
va (VaSet
vasetType 3
)
xt "115000,3000,115000,13250"
pts [
"115000,3000"
"115000,13250"
]
)
start &152
end &20
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2189,0
ro 270
va (VaSet
)
xt "114000,10300,115000,12000"
st "txd4"
blo "114800,12000"
tm "WireNameMgr"
)
)
on &159
)
*571 (Wire
uid 2192,0
shape (OrthoPolyLine
uid 2193,0
va (VaSet
vasetType 3
)
xt "98000,3000,98000,13250"
pts [
"98000,3000"
"98000,13250"
]
)
start &152
end &21
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2197,0
ro 270
va (VaSet
)
xt "97000,10300,98000,12000"
st "rts1"
blo "97800,12000"
tm "WireNameMgr"
)
)
on &160
)
*572 (Wire
uid 2200,0
shape (OrthoPolyLine
uid 2201,0
va (VaSet
vasetType 3
)
xt "104000,3000,104000,13250"
pts [
"104000,3000"
"104000,13250"
]
)
start &152
end &22
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2205,0
ro 270
va (VaSet
)
xt "103000,10300,104000,12000"
st "rts2"
blo "103800,12000"
tm "WireNameMgr"
)
)
on &161
)
*573 (Wire
uid 2208,0
shape (OrthoPolyLine
uid 2209,0
va (VaSet
vasetType 3
)
xt "110000,3000,110000,13250"
pts [
"110000,3000"
"110000,13250"
]
)
start &152
end &23
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2213,0
ro 270
va (VaSet
)
xt "109000,10300,110000,12000"
st "rts3"
blo "109800,12000"
tm "WireNameMgr"
)
)
on &162
)
*574 (Wire
uid 2216,0
shape (OrthoPolyLine
uid 2217,0
va (VaSet
vasetType 3
)
xt "116000,3000,116000,13250"
pts [
"116000,3000"
"116000,13250"
]
)
start &152
end &24
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2221,0
ro 270
va (VaSet
)
xt "115000,10300,116000,12000"
st "rts4"
blo "115800,12000"
tm "WireNameMgr"
)
)
on &163
)
*575 (Wire
uid 2312,0
shape (OrthoPolyLine
uid 2313,0
va (VaSet
vasetType 3
)
xt "86000,3000,86000,13250"
pts [
"86000,3000"
"86000,13250"
]
)
start &152
end &40
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2317,0
ro 270
va (VaSet
)
xt "85000,10800,86000,12000"
st "c1"
blo "85800,12000"
tm "WireNameMgr"
)
)
on &175
)
*576 (Wire
uid 2320,0
shape (OrthoPolyLine
uid 2321,0
va (VaSet
vasetType 3
)
xt "81000,3000,81000,13250"
pts [
"81000,3000"
"81000,13250"
]
)
start &152
end &41
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2325,0
ro 270
va (VaSet
)
xt "80000,10800,81000,12000"
st "c2"
blo "80800,12000"
tm "WireNameMgr"
)
)
on &176
)
*577 (Wire
uid 2408,0
shape (OrthoPolyLine
uid 2409,0
va (VaSet
vasetType 3
)
xt "84000,3000,84000,13250"
pts [
"84000,3000"
"84000,13250"
]
)
start &152
end &53
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2413,0
ro 270
va (VaSet
)
xt "83000,11000,84000,12000"
st "t1"
blo "83800,12000"
tm "WireNameMgr"
)
)
on &187
)
*578 (Wire
uid 2416,0
shape (OrthoPolyLine
uid 2417,0
va (VaSet
vasetType 3
)
xt "79000,3000,79000,13250"
pts [
"79000,3000"
"79000,13250"
]
)
start &152
end &54
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2421,0
ro 270
va (VaSet
)
xt "78000,11000,79000,12000"
st "t2"
blo "78800,12000"
tm "WireNameMgr"
)
)
on &188
)
*579 (Wire
uid 2464,0
shape (OrthoPolyLine
uid 2465,0
va (VaSet
vasetType 3
)
xt "118000,3000,118000,13250"
pts [
"118000,3000"
"118000,13250"
]
)
start &152
end &91
es 0
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2469,0
ro 270
va (VaSet
)
xt "117000,7200,118000,12000"
st "GPIO4_txd6"
blo "117800,12000"
tm "WireNameMgr"
)
)
on &190
)
*580 (Wire
uid 2472,0
shape (OrthoPolyLine
uid 2473,0
va (VaSet
vasetType 3
)
xt "117000,3000,117000,13250"
pts [
"117000,3000"
"117000,13250"
]
)
start &152
end &92
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2477,0
ro 270
va (VaSet
)
xt "116000,7200,117000,12000"
st "GPIO5_rts6"
blo "116800,12000"
tm "WireNameMgr"
)
)
on &191
)
*581 (Wire
uid 2480,0
shape (OrthoPolyLine
uid 2481,0
va (VaSet
vasetType 3
)
xt "93000,3000,93000,13250"
pts [
"93000,3000"
"93000,13250"
]
)
start &152
end &87
es 0
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2485,0
ro 270
va (VaSet
)
xt "92000,7100,93000,12000"
st "GPIO10_los"
blo "92800,12000"
tm "WireNameMgr"
)
)
on &192
)
*582 (Wire
uid 2504,0
shape (OrthoPolyLine
uid 2505,0
va (VaSet
vasetType 3
)
xt "90000,3000,90000,13250"
pts [
"90000,3000"
"90000,13250"
]
)
start &152
end &93
es 0
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2509,0
ro 270
va (VaSet
)
xt "89000,7900,90000,12000"
st "GPIO7_rxn"
blo "89800,12000"
tm "WireNameMgr"
)
)
on &193
)
*583 (Wire
uid 2512,0
shape (OrthoPolyLine
uid 2513,0
va (VaSet
vasetType 3
)
xt "89000,3000,89000,13250"
pts [
"89000,3000"
"89000,13250"
]
)
start &152
end &88
es 0
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 2516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2517,0
ro 270
va (VaSet
)
xt "88000,7100,89000,12000"
st "GPIO11_rxp"
blo "88800,12000"
tm "WireNameMgr"
)
)
on &194
)
*584 (Wire
uid 3545,0
shape (OrthoPolyLine
uid 3546,0
va (VaSet
vasetType 3
)
xt "46750,27000,48000,34000"
pts [
"48000,27000"
"48000,34000"
"46750,34000"
]
)
start &558
end &207
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3548,0
ro 270
va (VaSet
)
xt "47000,28400,48000,33000"
st "sport0_sclk"
blo "47800,33000"
tm "WireNameMgr"
)
)
on &135
)
*585 (Wire
uid 3553,0
shape (OrthoPolyLine
uid 3554,0
va (VaSet
vasetType 3
)
xt "29000,27000,33250,27000"
pts [
"29000,27000"
"33250,27000"
]
)
start &12
end &196
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3558,0
va (VaSet
)
xt "26000,26000,34200,27000"
st "AF_model_snk_config"
blo "26000,26800"
tm "WireNameMgr"
)
)
on &211
)
*586 (Wire
uid 3561,0
shape (OrthoPolyLine
uid 3562,0
va (VaSet
vasetType 3
)
xt "29000,28000,33250,28000"
pts [
"33250,28000"
"29000,28000"
]
)
start &197
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3566,0
va (VaSet
)
xt "26000,27000,34100,28000"
st "AF_model_snk_status"
blo "26000,27800"
tm "WireNameMgr"
)
)
on &212
)
*587 (Wire
uid 3569,0
shape (OrthoPolyLine
uid 3570,0
va (VaSet
vasetType 3
)
xt "29000,34000,33250,34000"
pts [
"29000,34000"
"33250,34000"
]
)
start &12
end &204
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3574,0
va (VaSet
)
xt "26000,33000,34200,34000"
st "AF_model_src_config"
blo "26000,33800"
tm "WireNameMgr"
)
)
on &213
)
*588 (Wire
uid 3577,0
shape (OrthoPolyLine
uid 3578,0
va (VaSet
vasetType 3
)
xt "29000,35000,33250,35000"
pts [
"33250,35000"
"29000,35000"
]
)
start &205
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3582,0
va (VaSet
)
xt "26000,34000,34100,35000"
st "AF_model_src_status"
blo "26000,34800"
tm "WireNameMgr"
)
)
on &214
)
*589 (Wire
uid 4009,0
shape (OrthoPolyLine
uid 4010,0
va (VaSet
vasetType 3
)
xt "142000,18000,146250,18000"
pts [
"146250,18000"
"142000,18000"
]
)
start &533
end &215
sat 32
eat 4
st 0
sf 1
si 0
tg (WTG
uid 4013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4014,0
va (VaSet
)
xt "142000,17000,145400,18000"
st "tdm_data"
blo "142000,17800"
tm "WireNameMgr"
)
)
on &219
)
*590 (Wire
uid 4023,0
shape (OrthoPolyLine
uid 4024,0
va (VaSet
vasetType 3
)
xt "29000,-4000,169000,16000"
pts [
"29000,-4000"
"169000,-4000"
"169000,16000"
"165750,16000"
]
)
start &12
end &530
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4030,0
va (VaSet
)
xt "31000,-5000,38500,-4000"
st "TDM_model_config"
blo "31000,-4200"
tm "WireNameMgr"
)
)
on &220
)
*591 (Wire
uid 4065,0
shape (OrthoPolyLine
uid 4066,0
va (VaSet
vasetType 3
)
xt "29000,-3000,167000,14000"
pts [
"165750,14000"
"167000,14000"
"167000,-3000"
"29000,-3000"
]
)
start &531
end &12
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 4069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4070,0
va (VaSet
)
xt "31000,-4000,38400,-3000"
st "TDM_model_status"
blo "31000,-3200"
tm "WireNameMgr"
)
)
on &221
)
*592 (Wire
uid 4468,0
shape (OrthoPolyLine
uid 4469,0
va (VaSet
vasetType 3
)
xt "123000,3000,123000,13250"
pts [
"123000,3000"
"123000,13250"
]
)
start &152
end &97
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 4472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4473,0
ro 270
va (VaSet
)
xt "122000,5000,123000,12000"
st "ser_bus_clock_out"
blo "122800,12000"
tm "WireNameMgr"
)
)
on &228
)
*593 (Wire
uid 4476,0
shape (OrthoPolyLine
uid 4477,0
va (VaSet
vasetType 3
)
xt "124000,3000,124000,13250"
pts [
"124000,3000"
"124000,13250"
]
)
start &152
end &98
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 4480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4481,0
ro 270
va (VaSet
)
xt "123000,5700,124000,12000"
st "ser_bus_data_in"
blo "123800,12000"
tm "WireNameMgr"
)
)
on &229
)
*594 (Wire
uid 4484,0
shape (OrthoPolyLine
uid 4485,0
va (VaSet
vasetType 3
)
xt "125000,3000,125000,13250"
pts [
"125000,3000"
"125000,13250"
]
)
start &152
end &99
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 4488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4489,0
ro 270
va (VaSet
)
xt "124000,5300,125000,12000"
st "ser_bus_data_out"
blo "124800,12000"
tm "WireNameMgr"
)
)
on &230
)
*595 (Wire
uid 4950,0
shape (OrthoPolyLine
uid 4951,0
va (VaSet
vasetType 3
)
xt "132750,29000,141250,29000"
pts [
"132750,29000"
"141250,29000"
]
)
start &80
end &232
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4955,0
va (VaSet
)
xt "135000,28000,139000,29000"
st "DTEN1_m"
blo "135000,28800"
tm "WireNameMgr"
)
)
on &278
)
*596 (Wire
uid 4956,0
shape (OrthoPolyLine
uid 4957,0
va (VaSet
vasetType 3
)
xt "132750,35000,141250,35000"
pts [
"132750,35000"
"141250,35000"
]
)
start &81
end &233
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4961,0
va (VaSet
)
xt "135000,34000,139000,35000"
st "DTEN2_m"
blo "135000,34800"
tm "WireNameMgr"
)
)
on &279
)
*597 (Wire
uid 4962,0
shape (OrthoPolyLine
uid 4963,0
va (VaSet
vasetType 3
)
xt "132750,32000,141250,32000"
pts [
"141250,32000"
"132750,32000"
]
)
start &234
end &82
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4967,0
va (VaSet
)
xt "135000,31000,139000,32000"
st "DTRX1_m"
blo "135000,31800"
tm "WireNameMgr"
)
)
on &280
)
*598 (Wire
uid 4968,0
shape (OrthoPolyLine
uid 4969,0
va (VaSet
vasetType 3
)
xt "132750,38000,141250,38000"
pts [
"141250,38000"
"132750,38000"
]
)
start &235
end &83
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4973,0
va (VaSet
)
xt "135000,37000,139000,38000"
st "DTRX2_m"
blo "135000,37800"
tm "WireNameMgr"
)
)
on &281
)
*599 (Wire
uid 4974,0
shape (OrthoPolyLine
uid 4975,0
va (VaSet
vasetType 3
)
xt "132750,31000,141250,31000"
pts [
"132750,31000"
"141250,31000"
]
)
start &84
end &236
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4979,0
va (VaSet
)
xt "135000,30000,138900,31000"
st "DTTX1_m"
blo "135000,30800"
tm "WireNameMgr"
)
)
on &282
)
*600 (Wire
uid 4980,0
shape (OrthoPolyLine
uid 4981,0
va (VaSet
vasetType 3
)
xt "132750,37000,141250,37000"
pts [
"132750,37000"
"141250,37000"
]
)
start &85
end &237
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4985,0
va (VaSet
)
xt "135000,36000,138900,37000"
st "DTTX2_m"
blo "135000,36800"
tm "WireNameMgr"
)
)
on &283
)
*601 (Wire
uid 4986,0
shape (OrthoPolyLine
uid 4987,0
va (VaSet
vasetType 3
)
xt "155750,29000,163000,29000"
pts [
"155750,29000"
"163000,29000"
]
)
start &239
es 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4991,0
va (VaSet
)
xt "156000,28000,162500,29000"
st "to_master_out_m"
blo "156000,28800"
tm "WireNameMgr"
)
)
on &284
)
*602 (Wire
uid 4992,0
shape (OrthoPolyLine
uid 4993,0
va (VaSet
vasetType 3
)
xt "155750,31000,165000,31000"
pts [
"165000,31000"
"155750,31000"
]
)
start &274
end &238
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4997,0
va (VaSet
)
xt "156000,30000,162100,31000"
st "to_master_in_m"
blo "156000,30800"
tm "WireNameMgr"
)
)
on &285
)
*603 (Wire
uid 4998,0
shape (OrthoPolyLine
uid 4999,0
va (VaSet
vasetType 3
)
xt "155750,36000,163000,41250"
pts [
"155750,36000"
"163000,36000"
"163000,41250"
]
)
start &241
end &261
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5001,0
va (VaSet
)
xt "156000,35000,161900,36000"
st "to_slave_out_m"
blo "156000,35800"
tm "WireNameMgr"
)
)
on &286
)
*604 (Wire
uid 5002,0
shape (OrthoPolyLine
uid 5003,0
va (VaSet
vasetType 3
)
xt "155750,38000,164000,41250"
pts [
"164000,41250"
"164000,38000"
"155750,38000"
]
)
start &262
end &240
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5005,0
va (VaSet
)
xt "156000,37000,161500,38000"
st "to_slave_in_m"
blo "156000,37800"
tm "WireNameMgr"
)
)
on &287
)
*605 (Wire
uid 5006,0
shape (OrthoPolyLine
uid 5007,0
va (VaSet
vasetType 3
)
xt "156750,55750,164000,60000"
pts [
"156750,60000"
"164000,60000"
"164000,55750"
]
)
start &253
end &263
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5009,0
va (VaSet
)
xt "157000,59000,163300,60000"
st "to_master_out_s"
blo "157000,59800"
tm "WireNameMgr"
)
)
on &288
)
*606 (Wire
uid 5010,0
shape (OrthoPolyLine
uid 5011,0
va (VaSet
vasetType 3
)
xt "156750,55750,163000,62000"
pts [
"156750,62000"
"163000,62000"
"163000,55750"
]
)
start &252
end &260
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5013,0
va (VaSet
)
xt "157000,61000,162900,62000"
st "to_master_in_s"
blo "157000,61800"
tm "WireNameMgr"
)
)
on &289
)
*607 (Wire
uid 5014,0
shape (OrthoPolyLine
uid 5015,0
va (VaSet
vasetType 3
)
xt "156750,69000,165000,69000"
pts [
"165000,69000"
"156750,69000"
]
)
start &270
end &254
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5019,0
va (VaSet
)
xt "157000,68000,162300,69000"
st "to_slave_in_s"
blo "157000,68800"
tm "WireNameMgr"
)
)
on &290
)
*608 (Wire
uid 5020,0
shape (OrthoPolyLine
uid 5021,0
va (VaSet
vasetType 3
)
xt "156750,67000,164000,67000"
pts [
"156750,67000"
"164000,67000"
]
)
start &255
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 5024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5025,0
va (VaSet
)
xt "157000,66000,162700,67000"
st "to_slave_out_s"
blo "157000,66800"
tm "WireNameMgr"
)
)
on &291
)
*609 (Wire
uid 5026,0
shape (OrthoPolyLine
uid 5027,0
va (VaSet
vasetType 3
)
xt "132750,60000,142250,60000"
pts [
"132750,60000"
"142250,60000"
]
)
start &364
end &246
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5029,0
va (VaSet
)
xt "136000,59000,140200,60000"
st "DTEN1_s1"
blo "136000,59800"
tm "WireNameMgr"
)
)
on &292
)
*610 (Wire
uid 5030,0
shape (OrthoPolyLine
uid 5031,0
va (VaSet
vasetType 3
)
xt "132750,66000,142250,66000"
pts [
"132750,66000"
"142250,66000"
]
)
start &365
end &247
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5033,0
va (VaSet
)
xt "136000,65000,140200,66000"
st "DTEN2_s1"
blo "136000,65800"
tm "WireNameMgr"
)
)
on &293
)
*611 (Wire
uid 5034,0
shape (OrthoPolyLine
uid 5035,0
va (VaSet
vasetType 3
)
xt "132750,63000,142250,63000"
pts [
"142250,63000"
"132750,63000"
]
)
start &248
end &366
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5037,0
va (VaSet
)
xt "136000,62000,139800,63000"
st "DTRX1_s"
blo "136000,62800"
tm "WireNameMgr"
)
)
on &294
)
*612 (Wire
uid 5038,0
shape (OrthoPolyLine
uid 5039,0
va (VaSet
vasetType 3
)
xt "132750,69000,142250,69000"
pts [
"142250,69000"
"132750,69000"
]
)
start &249
end &367
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5041,0
va (VaSet
)
xt "136000,68000,140200,69000"
st "DTRX2_s1"
blo "136000,68800"
tm "WireNameMgr"
)
)
on &295
)
*613 (Wire
uid 5042,0
shape (OrthoPolyLine
uid 5043,0
va (VaSet
vasetType 3
)
xt "132750,62000,142250,62000"
pts [
"132750,62000"
"142250,62000"
]
)
start &368
end &250
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5045,0
va (VaSet
)
xt "136000,61000,140100,62000"
st "DTTX1_s1"
blo "136000,61800"
tm "WireNameMgr"
)
)
on &296
)
*614 (Wire
uid 5046,0
shape (OrthoPolyLine
uid 5047,0
va (VaSet
vasetType 3
)
xt "132750,68000,142250,68000"
pts [
"132750,68000"
"142250,68000"
]
)
start &369
end &251
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5049,0
va (VaSet
)
xt "136000,67000,140100,68000"
st "DTTX2_s1"
blo "136000,67800"
tm "WireNameMgr"
)
)
on &297
)
*615 (Wire
uid 5050,0
shape (OrthoPolyLine
uid 5051,0
va (VaSet
vasetType 3
)
xt "153000,44000,156250,44000"
pts [
"153000,44000"
"156250,44000"
]
)
end &264
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5055,0
va (VaSet
)
xt "152250,43000,154350,44000"
st "clk32"
blo "152250,43800"
tm "WireNameMgr"
)
)
on &129
)
*616 (Wire
uid 5056,0
shape (OrthoPolyLine
uid 5057,0
va (VaSet
vasetType 3
)
xt "153000,43000,156250,43000"
pts [
"153000,43000"
"156250,43000"
]
)
end &265
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5061,0
va (VaSet
)
xt "152250,42000,155050,43000"
st "Resetn"
blo "152250,42800"
tm "WireNameMgr"
)
)
on &111
)
*617 (Wire
uid 5209,0
shape (OrthoPolyLine
uid 5210,0
va (VaSet
vasetType 3
)
xt "43000,3000,51000,3000"
pts [
"43000,3000"
"51000,3000"
]
)
start &125
end &298
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5212,0
va (VaSet
)
xt "46000,2000,48100,3000"
st "clk32"
blo "46000,2800"
tm "WireNameMgr"
)
)
on &129
)
*618 (Wire
uid 5218,0
shape (OrthoPolyLine
uid 5219,0
va (VaSet
vasetType 3
)
xt "29000,5000,51000,5000"
pts [
"29000,5000"
"51000,5000"
]
)
start &12
end &299
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5221,0
va (VaSet
)
xt "46000,4000,48800,5000"
st "Resetn"
blo "46000,4800"
tm "WireNameMgr"
)
)
on &111
)
*619 (Wire
uid 5224,0
shape (OrthoPolyLine
uid 5225,0
va (VaSet
vasetType 3
)
xt "54000,16000,57250,16000"
pts [
"54000,16000"
"57250,16000"
]
)
end &36
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5229,0
va (VaSet
)
xt "55000,15000,57100,16000"
st "clk32"
blo "55000,15800"
tm "WireNameMgr"
)
)
on &129
)
*620 (Wire
uid 5232,0
shape (OrthoPolyLine
uid 5233,0
va (VaSet
vasetType 3
)
xt "54000,15000,57250,15000"
pts [
"54000,15000"
"57250,15000"
]
)
end &55
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5237,0
va (VaSet
)
xt "54000,14000,56800,15000"
st "Resetn"
blo "54000,14800"
tm "WireNameMgr"
)
)
on &111
)
*621 (Wire
uid 5240,0
shape (OrthoPolyLine
uid 5241,0
va (VaSet
vasetType 3
)
xt "31000,17000,33250,17000"
pts [
"31000,17000"
"33250,17000"
]
)
end &113
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5245,0
va (VaSet
)
xt "32000,16000,34100,17000"
st "clk32"
blo "32000,16800"
tm "WireNameMgr"
)
)
on &129
)
*622 (Wire
uid 5246,0
shape (OrthoPolyLine
uid 5247,0
va (VaSet
vasetType 3
)
xt "31000,18000,33250,18000"
pts [
"31000,18000"
"33250,18000"
]
)
end &121
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5251,0
va (VaSet
)
xt "32000,17000,34800,18000"
st "Resetn"
blo "32000,17800"
tm "WireNameMgr"
)
)
on &111
)
*623 (Wire
uid 5252,0
shape (OrthoPolyLine
uid 5253,0
va (VaSet
vasetType 3
)
xt "141000,14000,146250,14000"
pts [
"141000,14000"
"146250,14000"
]
)
end &529
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5257,0
va (VaSet
)
xt "142000,13000,144100,14000"
st "clk32"
blo "142000,13800"
tm "WireNameMgr"
)
)
on &129
)
*624 (Wire
uid 6794,0
shape (OrthoPolyLine
uid 6795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,50000,77000,57250"
pts [
"77000,57250"
"77000,50000"
]
)
start &347
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 6800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6801,0
ro 270
va (VaSet
)
xt "76000,50400,77000,56000"
st "leds_s1 : (4:0)"
blo "76800,56000"
tm "WireNameMgr"
)
)
on &140
)
*625 (Wire
uid 6802,0
shape (OrthoPolyLine
uid 6803,0
va (VaSet
vasetType 3
)
xt "74000,50000,74000,57250"
pts [
"74000,57250"
"74000,50000"
]
)
start &348
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6809,0
ro 270
va (VaSet
)
xt "73000,51200,74000,56000"
st "otr_long_s1"
blo "73800,56000"
tm "WireNameMgr"
)
)
on &141
)
*626 (Wire
uid 6810,0
shape (OrthoPolyLine
uid 6811,0
va (VaSet
vasetType 3
)
xt "73000,47000,73000,57250"
pts [
"73000,47000"
"73000,57250"
]
)
start &388
end &349
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6817,0
ro 270
va (VaSet
)
xt "72000,53500,73000,56000"
st "otr_s1"
blo "72800,56000"
tm "WireNameMgr"
)
)
on &392
)
*627 (Wire
uid 6818,0
shape (OrthoPolyLine
uid 6819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,50000,76000,57250"
pts [
"76000,57250"
"76000,50000"
]
)
start &354
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 6824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6825,0
ro 270
va (VaSet
)
xt "75000,48200,76000,56000"
st "tpads_out_s1 : (7:0)"
blo "75800,56000"
tm "WireNameMgr"
)
)
on &143
)
*628 (Wire
uid 6826,0
shape (OrthoPolyLine
uid 6827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,47000,75000,57250"
pts [
"75000,47000"
"75000,57250"
]
)
start &388
end &355
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 6832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6833,0
ro 270
va (VaSet
)
xt "74000,49000,75000,56000"
st "tpads_in_s1 : (3:0)"
blo "74800,56000"
tm "WireNameMgr"
)
)
on &393
)
*629 (Wire
uid 6834,0
shape (OrthoPolyLine
uid 6835,0
va (VaSet
vasetType 3
)
xt "69000,50000,69000,57250"
pts [
"69000,57250"
"69000,50000"
]
)
start &356
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6841,0
ro 270
va (VaSet
)
xt "68000,48900,69000,56000"
st "ETH_SSI_FSP_s1"
blo "68800,56000"
tm "WireNameMgr"
)
)
on &145
)
*630 (Wire
uid 6842,0
shape (OrthoPolyLine
uid 6843,0
va (VaSet
vasetType 3
)
xt "68000,47000,68000,57250"
pts [
"68000,47000"
"68000,57250"
]
)
start &388
end &357
es 0
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6849,0
ro 270
va (VaSet
)
xt "67000,48800,68000,56000"
st "ETH_SSI_TXD_s1"
blo "67800,56000"
tm "WireNameMgr"
)
)
on &394
)
*631 (Wire
uid 6850,0
shape (OrthoPolyLine
uid 6851,0
va (VaSet
vasetType 3
)
xt "67000,47000,67000,57250"
pts [
"67000,47000"
"67000,57250"
]
)
start &388
end &358
es 0
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6857,0
ro 270
va (VaSet
)
xt "66000,48100,67000,56000"
st "ETH_LIFE_SIGN_s1"
blo "66800,56000"
tm "WireNameMgr"
)
)
on &395
)
*632 (Wire
uid 6858,0
shape (OrthoPolyLine
uid 6859,0
va (VaSet
vasetType 3
)
xt "66000,47000,66000,57250"
pts [
"66000,47000"
"66000,57250"
]
)
start &388
end &359
es 0
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6865,0
ro 270
va (VaSet
)
xt "65000,49300,66000,56000"
st "ETH_ALARM_s1"
blo "65800,56000"
tm "WireNameMgr"
)
)
on &396
)
*633 (Wire
uid 6866,0
shape (OrthoPolyLine
uid 6867,0
va (VaSet
vasetType 3
)
xt "65000,47000,65000,57250"
pts [
"65000,47000"
"65000,57250"
]
)
start &388
end &360
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6873,0
ro 270
va (VaSet
)
xt "64000,48200,65000,56000"
st "ETH_WARNING_s1"
blo "64800,56000"
tm "WireNameMgr"
)
)
on &397
)
*634 (Wire
uid 6874,0
shape (OrthoPolyLine
uid 6875,0
va (VaSet
vasetType 3
)
xt "70000,50000,70000,57250"
pts [
"70000,57250"
"70000,50000"
]
)
start &361
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6881,0
ro 270
va (VaSet
)
xt "69000,48700,70000,56000"
st "ETH_SSI_RXD_s1"
blo "69800,56000"
tm "WireNameMgr"
)
)
on &149
)
*635 (Wire
uid 6882,0
shape (OrthoPolyLine
uid 6883,0
va (VaSet
vasetType 3
)
xt "72000,50000,72000,57250"
pts [
"72000,57250"
"72000,50000"
]
)
start &362
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6889,0
ro 270
va (VaSet
)
xt "71000,50200,72000,56000"
st "ETH_DCD_s1"
blo "71800,56000"
tm "WireNameMgr"
)
)
on &150
)
*636 (Wire
uid 6890,0
shape (OrthoPolyLine
uid 6891,0
va (VaSet
vasetType 3
)
xt "71000,50000,71000,57250"
pts [
"71000,57250"
"71000,50000"
]
)
start &363
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6897,0
ro 270
va (VaSet
)
xt "70000,48900,71000,56000"
st "ETH_SSI_CLK_s1"
blo "70800,56000"
tm "WireNameMgr"
)
)
on &151
)
*637 (Wire
uid 6898,0
shape (OrthoPolyLine
uid 6899,0
va (VaSet
vasetType 3
)
xt "97000,47000,97000,57250"
pts [
"97000,47000"
"97000,57250"
]
)
start &388
end &301
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6905,0
ro 270
va (VaSet
)
xt "96000,53100,97000,56000"
st "txd1_s1"
blo "96800,56000"
tm "WireNameMgr"
)
)
on &398
)
*638 (Wire
uid 6906,0
shape (OrthoPolyLine
uid 6907,0
va (VaSet
vasetType 3
)
xt "103000,47000,103000,57250"
pts [
"103000,47000"
"103000,57250"
]
)
start &388
end &302
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6913,0
ro 270
va (VaSet
)
xt "102000,53100,103000,56000"
st "txd2_s1"
blo "102800,56000"
tm "WireNameMgr"
)
)
on &399
)
*639 (Wire
uid 6914,0
shape (OrthoPolyLine
uid 6915,0
va (VaSet
vasetType 3
)
xt "109000,47000,109000,57250"
pts [
"109000,47000"
"109000,57250"
]
)
start &388
end &303
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6920,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6921,0
ro 270
va (VaSet
)
xt "108000,53100,109000,56000"
st "txd3_s1"
blo "108800,56000"
tm "WireNameMgr"
)
)
on &400
)
*640 (Wire
uid 6922,0
shape (OrthoPolyLine
uid 6923,0
va (VaSet
vasetType 3
)
xt "115000,47000,115000,57250"
pts [
"115000,47000"
"115000,57250"
]
)
start &388
end &304
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6929,0
ro 270
va (VaSet
)
xt "114000,53100,115000,56000"
st "txd4_s1"
blo "114800,56000"
tm "WireNameMgr"
)
)
on &401
)
*641 (Wire
uid 6930,0
shape (OrthoPolyLine
uid 6931,0
va (VaSet
vasetType 3
)
xt "98000,47000,98000,57250"
pts [
"98000,47000"
"98000,57250"
]
)
start &388
end &305
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6937,0
ro 270
va (VaSet
)
xt "97000,53100,98000,56000"
st "rts1_s1"
blo "97800,56000"
tm "WireNameMgr"
)
)
on &402
)
*642 (Wire
uid 6938,0
shape (OrthoPolyLine
uid 6939,0
va (VaSet
vasetType 3
)
xt "104000,47000,104000,57250"
pts [
"104000,47000"
"104000,57250"
]
)
start &388
end &306
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6945,0
ro 270
va (VaSet
)
xt "103000,53100,104000,56000"
st "rts2_s1"
blo "103800,56000"
tm "WireNameMgr"
)
)
on &403
)
*643 (Wire
uid 6946,0
shape (OrthoPolyLine
uid 6947,0
va (VaSet
vasetType 3
)
xt "110000,47000,110000,57250"
pts [
"110000,47000"
"110000,57250"
]
)
start &388
end &307
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6953,0
ro 270
va (VaSet
)
xt "109000,53100,110000,56000"
st "rts3_s1"
blo "109800,56000"
tm "WireNameMgr"
)
)
on &404
)
*644 (Wire
uid 6954,0
shape (OrthoPolyLine
uid 6955,0
va (VaSet
vasetType 3
)
xt "116000,47000,116000,57250"
pts [
"116000,47000"
"116000,57250"
]
)
start &388
end &308
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 6960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6961,0
ro 270
va (VaSet
)
xt "115000,53100,116000,56000"
st "rts4_s1"
blo "115800,56000"
tm "WireNameMgr"
)
)
on &405
)
*645 (Wire
uid 6962,0
shape (OrthoPolyLine
uid 6963,0
va (VaSet
vasetType 3
)
xt "94000,50000,94000,57250"
pts [
"94000,57250"
"94000,50000"
]
)
start &309
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6969,0
ro 270
va (VaSet
)
xt "93000,53000,94000,56000"
st "cts1_s1"
blo "93800,56000"
tm "WireNameMgr"
)
)
on &164
)
*646 (Wire
uid 6970,0
shape (OrthoPolyLine
uid 6971,0
va (VaSet
vasetType 3
)
xt "100000,50000,100000,57250"
pts [
"100000,57250"
"100000,50000"
]
)
start &310
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6977,0
ro 270
va (VaSet
)
xt "99000,53000,100000,56000"
st "cts2_s1"
blo "99800,56000"
tm "WireNameMgr"
)
)
on &165
)
*647 (Wire
uid 6978,0
shape (OrthoPolyLine
uid 6979,0
va (VaSet
vasetType 3
)
xt "106000,50000,106000,57250"
pts [
"106000,57250"
"106000,50000"
]
)
start &311
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6985,0
ro 270
va (VaSet
)
xt "105000,53000,106000,56000"
st "cts3_s1"
blo "105800,56000"
tm "WireNameMgr"
)
)
on &166
)
*648 (Wire
uid 6986,0
shape (OrthoPolyLine
uid 6987,0
va (VaSet
vasetType 3
)
xt "112000,50000,112000,57250"
pts [
"112000,57250"
"112000,50000"
]
)
start &312
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 6992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6993,0
ro 270
va (VaSet
)
xt "111000,53000,112000,56000"
st "cts4_s1"
blo "111800,56000"
tm "WireNameMgr"
)
)
on &167
)
*649 (Wire
uid 6994,0
shape (OrthoPolyLine
uid 6995,0
va (VaSet
vasetType 3
)
xt "95000,50000,95000,57250"
pts [
"95000,57250"
"95000,50000"
]
)
start &313
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7001,0
ro 270
va (VaSet
)
xt "94000,52800,95000,56000"
st "dcd1_s1"
blo "94800,56000"
tm "WireNameMgr"
)
)
on &168
)
*650 (Wire
uid 7002,0
shape (OrthoPolyLine
uid 7003,0
va (VaSet
vasetType 3
)
xt "101000,50000,101000,57250"
pts [
"101000,57250"
"101000,50000"
]
)
start &314
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7009,0
ro 270
va (VaSet
)
xt "100000,52800,101000,56000"
st "dcd2_s1"
blo "100800,56000"
tm "WireNameMgr"
)
)
on &169
)
*651 (Wire
uid 7010,0
shape (OrthoPolyLine
uid 7011,0
va (VaSet
vasetType 3
)
xt "107000,50000,107000,57250"
pts [
"107000,57250"
"107000,50000"
]
)
start &315
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7017,0
ro 270
va (VaSet
)
xt "106000,52800,107000,56000"
st "dcd3_s1"
blo "106800,56000"
tm "WireNameMgr"
)
)
on &170
)
*652 (Wire
uid 7018,0
shape (OrthoPolyLine
uid 7019,0
va (VaSet
vasetType 3
)
xt "113000,50000,113000,57250"
pts [
"113000,57250"
"113000,50000"
]
)
start &316
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7025,0
ro 270
va (VaSet
)
xt "112000,52800,113000,56000"
st "dcd4_s1"
blo "112800,56000"
tm "WireNameMgr"
)
)
on &171
)
*653 (Wire
uid 7026,0
shape (OrthoPolyLine
uid 7027,0
va (VaSet
vasetType 3
)
xt "99000,50000,99000,57250"
pts [
"99000,57250"
"99000,50000"
]
)
start &317
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7033,0
ro 270
va (VaSet
)
xt "98000,53000,99000,56000"
st "rxd2_s1"
blo "98800,56000"
tm "WireNameMgr"
)
)
on &172
)
*654 (Wire
uid 7034,0
shape (OrthoPolyLine
uid 7035,0
va (VaSet
vasetType 3
)
xt "105000,50000,105000,57250"
pts [
"105000,57250"
"105000,50000"
]
)
start &318
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7041,0
ro 270
va (VaSet
)
xt "104000,53000,105000,56000"
st "rxd3_s1"
blo "104800,56000"
tm "WireNameMgr"
)
)
on &173
)
*655 (Wire
uid 7042,0
shape (OrthoPolyLine
uid 7043,0
va (VaSet
vasetType 3
)
xt "111000,50000,111000,57250"
pts [
"111000,57250"
"111000,50000"
]
)
start &319
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7049,0
ro 270
va (VaSet
)
xt "110000,53000,111000,56000"
st "rxd4_s1"
blo "110800,56000"
tm "WireNameMgr"
)
)
on &174
)
*656 (Wire
uid 7050,0
shape (OrthoPolyLine
uid 7051,0
va (VaSet
vasetType 3
)
xt "86000,47000,86000,57250"
pts [
"86000,47000"
"86000,57250"
]
)
start &388
end &324
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7057,0
ro 270
va (VaSet
)
xt "85000,53600,86000,56000"
st "c1_s1"
blo "85800,56000"
tm "WireNameMgr"
)
)
on &406
)
*657 (Wire
uid 7058,0
shape (OrthoPolyLine
uid 7059,0
va (VaSet
vasetType 3
)
xt "81000,47000,81000,57250"
pts [
"81000,47000"
"81000,57250"
]
)
start &388
end &325
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7065,0
ro 270
va (VaSet
)
xt "80000,53600,81000,56000"
st "c2_s1"
blo "80800,56000"
tm "WireNameMgr"
)
)
on &407
)
*658 (Wire
uid 7066,0
shape (OrthoPolyLine
uid 7067,0
va (VaSet
vasetType 3
)
xt "87000,50000,87000,57250"
pts [
"87000,57250"
"87000,50000"
]
)
start &326
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7073,0
ro 270
va (VaSet
)
xt "86000,53800,87000,56000"
st "i1_s1"
blo "86800,56000"
tm "WireNameMgr"
)
)
on &177
)
*659 (Wire
uid 7074,0
shape (OrthoPolyLine
uid 7075,0
va (VaSet
vasetType 3
)
xt "82000,50000,82000,57250"
pts [
"82000,57250"
"82000,50000"
]
)
start &327
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7081,0
ro 270
va (VaSet
)
xt "81000,53800,82000,56000"
st "i2_s1"
blo "81800,56000"
tm "WireNameMgr"
)
)
on &178
)
*660 (Wire
uid 7082,0
shape (OrthoPolyLine
uid 7083,0
va (VaSet
vasetType 3
)
xt "83000,50000,83000,57250"
pts [
"83000,57250"
"83000,50000"
]
)
start &329
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7089,0
ro 270
va (VaSet
)
xt "82000,53700,83000,56000"
st "r1_s1"
blo "82800,56000"
tm "WireNameMgr"
)
)
on &179
)
*661 (Wire
uid 7090,0
shape (OrthoPolyLine
uid 7091,0
va (VaSet
vasetType 3
)
xt "78000,50000,78000,57250"
pts [
"78000,57250"
"78000,50000"
]
)
start &330
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7097,0
ro 270
va (VaSet
)
xt "77000,53700,78000,56000"
st "r2_s1"
blo "77800,56000"
tm "WireNameMgr"
)
)
on &180
)
*662 (Wire
uid 7098,0
shape (OrthoPolyLine
uid 7099,0
va (VaSet
vasetType 3
)
xt "96000,50000,96000,57250"
pts [
"96000,57250"
"96000,50000"
]
)
start &331
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7105,0
ro 270
va (VaSet
)
xt "95000,53000,96000,56000"
st "rxc1_s1"
blo "95800,56000"
tm "WireNameMgr"
)
)
on &181
)
*663 (Wire
uid 7106,0
shape (OrthoPolyLine
uid 7107,0
va (VaSet
vasetType 3
)
xt "102000,50000,102000,57250"
pts [
"102000,57250"
"102000,50000"
]
)
start &332
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7113,0
ro 270
va (VaSet
)
xt "101000,53000,102000,56000"
st "rxc2_s1"
blo "101800,56000"
tm "WireNameMgr"
)
)
on &182
)
*664 (Wire
uid 7114,0
shape (OrthoPolyLine
uid 7115,0
va (VaSet
vasetType 3
)
xt "108000,50000,108000,57250"
pts [
"108000,57250"
"108000,50000"
]
)
start &333
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7121,0
ro 270
va (VaSet
)
xt "107000,53000,108000,56000"
st "rxc3_s1"
blo "107800,56000"
tm "WireNameMgr"
)
)
on &183
)
*665 (Wire
uid 7122,0
shape (OrthoPolyLine
uid 7123,0
va (VaSet
vasetType 3
)
xt "114000,50000,114000,57250"
pts [
"114000,57250"
"114000,50000"
]
)
start &334
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7129,0
ro 270
va (VaSet
)
xt "113000,53000,114000,56000"
st "rxc4_s1"
blo "113800,56000"
tm "WireNameMgr"
)
)
on &184
)
*666 (Wire
uid 7130,0
shape (OrthoPolyLine
uid 7131,0
va (VaSet
vasetType 3
)
xt "85000,50000,85000,57250"
pts [
"85000,57250"
"85000,50000"
]
)
start &335
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7137,0
ro 270
va (VaSet
)
xt "84000,53600,85000,56000"
st "s1_s1"
blo "84800,56000"
tm "WireNameMgr"
)
)
on &185
)
*667 (Wire
uid 7138,0
shape (OrthoPolyLine
uid 7139,0
va (VaSet
vasetType 3
)
xt "80000,50000,80000,57250"
pts [
"80000,57250"
"80000,50000"
]
)
start &336
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7145,0
ro 270
va (VaSet
)
xt "79000,53600,80000,56000"
st "s2_s1"
blo "79800,56000"
tm "WireNameMgr"
)
)
on &186
)
*668 (Wire
uid 7146,0
shape (OrthoPolyLine
uid 7147,0
va (VaSet
vasetType 3
)
xt "84000,47000,84000,57250"
pts [
"84000,47000"
"84000,57250"
]
)
start &388
end &337
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7153,0
ro 270
va (VaSet
)
xt "83000,53800,84000,56000"
st "t1_s1"
blo "83800,56000"
tm "WireNameMgr"
)
)
on &408
)
*669 (Wire
uid 7154,0
shape (OrthoPolyLine
uid 7155,0
va (VaSet
vasetType 3
)
xt "79000,47000,79000,57250"
pts [
"79000,47000"
"79000,57250"
]
)
start &388
end &338
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7161,0
ro 270
va (VaSet
)
xt "78000,53800,79000,56000"
st "t2_s1"
blo "78800,56000"
tm "WireNameMgr"
)
)
on &409
)
*670 (Wire
uid 7162,0
shape (OrthoPolyLine
uid 7163,0
va (VaSet
vasetType 3
)
xt "88000,50000,88000,57250"
pts [
"88000,57250"
"88000,50000"
]
)
start &384
ss 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7169,0
ro 270
va (VaSet
)
xt "87000,53000,88000,56000"
st "rxd1_s1"
blo "87800,56000"
tm "WireNameMgr"
)
)
on &189
)
*671 (Wire
uid 7170,0
shape (OrthoPolyLine
uid 7171,0
va (VaSet
vasetType 3
)
xt "118000,47000,118000,57250"
pts [
"118000,47000"
"118000,57250"
]
)
start &388
end &375
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7177,0
ro 270
va (VaSet
)
xt "117000,50000,118000,56000"
st "GPIO4_txd6_s1"
blo "117800,56000"
tm "WireNameMgr"
)
)
on &410
)
*672 (Wire
uid 7178,0
shape (OrthoPolyLine
uid 7179,0
va (VaSet
vasetType 3
)
xt "117000,47000,117000,57250"
pts [
"117000,47000"
"117000,57250"
]
)
start &388
end &376
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7185,0
ro 270
va (VaSet
)
xt "116000,50000,117000,56000"
st "GPIO5_rts6_s1"
blo "116800,56000"
tm "WireNameMgr"
)
)
on &411
)
*673 (Wire
uid 7186,0
shape (OrthoPolyLine
uid 7187,0
va (VaSet
vasetType 3
)
xt "93000,47000,93000,57250"
pts [
"93000,47000"
"93000,57250"
]
)
start &388
end &371
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7193,0
ro 270
va (VaSet
)
xt "92000,49900,93000,56000"
st "GPIO10_los_s1"
blo "92800,56000"
tm "WireNameMgr"
)
)
on &412
)
*674 (Wire
uid 7194,0
shape (OrthoPolyLine
uid 7195,0
va (VaSet
vasetType 3
)
xt "90000,47000,90000,57250"
pts [
"90000,47000"
"90000,57250"
]
)
start &388
end &377
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7201,0
ro 270
va (VaSet
)
xt "89000,50300,90000,56000"
st "GPIO7_rxn_s1"
blo "89800,56000"
tm "WireNameMgr"
)
)
on &413
)
*675 (Wire
uid 7202,0
shape (OrthoPolyLine
uid 7203,0
va (VaSet
vasetType 3
)
xt "89000,47000,89000,57250"
pts [
"89000,47000"
"89000,57250"
]
)
start &388
end &372
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7209,0
ro 270
va (VaSet
)
xt "88000,49900,89000,56000"
st "GPIO11_rxp_s1"
blo "88800,56000"
tm "WireNameMgr"
)
)
on &414
)
*676 (Wire
uid 7210,0
shape (OrthoPolyLine
uid 7211,0
va (VaSet
vasetType 3
)
xt "120000,50000,120000,57250"
pts [
"120000,57250"
"120000,50000"
]
)
start &370
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7217,0
ro 270
va (VaSet
)
xt "119000,52100,120000,56000"
st "GPIO1_s1"
blo "119800,56000"
tm "WireNameMgr"
)
)
on &222
)
*677 (Wire
uid 7218,0
shape (OrthoPolyLine
uid 7219,0
va (VaSet
vasetType 3
)
xt "121000,50000,121000,57250"
pts [
"121000,57250"
"121000,50000"
]
)
start &373
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7225,0
ro 270
va (VaSet
)
xt "120000,52100,121000,56000"
st "GPIO2_s1"
blo "120800,56000"
tm "WireNameMgr"
)
)
on &223
)
*678 (Wire
uid 7226,0
shape (OrthoPolyLine
uid 7227,0
va (VaSet
vasetType 3
)
xt "122000,50000,122000,57250"
pts [
"122000,57250"
"122000,50000"
]
)
start &374
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7233,0
ro 270
va (VaSet
)
xt "121000,52100,122000,56000"
st "GPIO3_s1"
blo "121800,56000"
tm "WireNameMgr"
)
)
on &224
)
*679 (Wire
uid 7234,0
shape (OrthoPolyLine
uid 7235,0
va (VaSet
vasetType 3
)
xt "92000,50000,92000,57250"
pts [
"92000,57250"
"92000,50000"
]
)
start &378
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7241,0
ro 270
va (VaSet
)
xt "91000,52100,92000,56000"
st "GPIO8_s1"
blo "91800,56000"
tm "WireNameMgr"
)
)
on &225
)
*680 (Wire
uid 7242,0
shape (OrthoPolyLine
uid 7243,0
va (VaSet
vasetType 3
)
xt "91000,50000,91000,57250"
pts [
"91000,57250"
"91000,50000"
]
)
start &379
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7249,0
ro 270
va (VaSet
)
xt "90000,52100,91000,56000"
st "GPIO9_s1"
blo "90800,56000"
tm "WireNameMgr"
)
)
on &226
)
*681 (Wire
uid 7250,0
shape (OrthoPolyLine
uid 7251,0
va (VaSet
vasetType 3
)
xt "119000,50000,119000,57250"
pts [
"119000,57250"
"119000,50000"
]
)
start &380
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7257,0
ro 270
va (VaSet
)
xt "118000,50300,119000,56000"
st "MUX_LOS_s1"
blo "118800,56000"
tm "WireNameMgr"
)
)
on &227
)
*682 (Wire
uid 7258,0
shape (OrthoPolyLine
uid 7259,0
va (VaSet
vasetType 3
)
xt "123000,47000,123000,57250"
pts [
"123000,47000"
"123000,57250"
]
)
start &388
end &381
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7265,0
ro 270
va (VaSet
)
xt "122000,47400,123000,56000"
st "ser_bus_clock_out_s1"
blo "122800,56000"
tm "WireNameMgr"
)
)
on &415
)
*683 (Wire
uid 7266,0
shape (OrthoPolyLine
uid 7267,0
va (VaSet
vasetType 3
)
xt "124000,47000,124000,57250"
pts [
"124000,47000"
"124000,57250"
]
)
start &388
end &382
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7273,0
ro 270
va (VaSet
)
xt "123000,48500,124000,56000"
st "ser_bus_data_in_s1"
blo "123800,56000"
tm "WireNameMgr"
)
)
on &416
)
*684 (Wire
uid 7274,0
shape (OrthoPolyLine
uid 7275,0
va (VaSet
vasetType 3
)
xt "125000,47000,125000,57250"
pts [
"125000,47000"
"125000,57250"
]
)
start &388
end &383
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 7280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7281,0
ro 270
va (VaSet
)
xt "124000,48100,125000,56000"
st "ser_bus_data_out_s1"
blo "124800,56000"
tm "WireNameMgr"
)
)
on &417
)
*685 (Wire
uid 7350,0
shape (OrthoPolyLine
uid 7351,0
va (VaSet
vasetType 3
)
xt "54000,60000,57250,60000"
pts [
"54000,60000"
"57250,60000"
]
)
end &320
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7357,0
va (VaSet
)
xt "54000,59000,57300,60000"
st "clk32_s1"
blo "54000,59800"
tm "WireNameMgr"
)
)
on &420
)
*686 (Wire
uid 7358,0
shape (OrthoPolyLine
uid 7359,0
va (VaSet
vasetType 3
)
xt "54000,59000,57250,59000"
pts [
"54000,59000"
"57250,59000"
]
)
end &339
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 7364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7365,0
va (VaSet
)
xt "54000,58000,56800,59000"
st "Resetn"
blo "54000,58800"
tm "WireNameMgr"
)
)
on &111
)
*687 (Wire
uid 7368,0
shape (OrthoPolyLine
uid 7369,0
va (VaSet
vasetType 3
)
xt "54000,61000,57250,61000"
pts [
"57250,61000"
"54000,61000"
]
)
start &344
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7373,0
va (VaSet
)
xt "54250,60000,57050,61000"
st "con_s1"
blo "54250,60800"
tm "WireNameMgr"
)
)
on &418
)
*688 (Wire
uid 7376,0
shape (OrthoPolyLine
uid 7377,0
va (VaSet
vasetType 3
)
xt "54000,62000,57250,62000"
pts [
"57250,62000"
"54000,62000"
]
)
start &345
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 7380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7381,0
va (VaSet
)
xt "54250,61000,56850,62000"
st "ind_s1"
blo "54250,61800"
tm "WireNameMgr"
)
)
on &419
)
*689 (Wire
uid 7944,0
shape (OrthoPolyLine
uid 7945,0
va (VaSet
vasetType 3
)
xt "43000,11000,51000,11000"
pts [
"43000,11000"
"51000,11000"
]
)
start &421
end &425
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7951,0
va (VaSet
)
xt "45000,10000,48300,11000"
st "clk32_s1"
blo "45000,10800"
tm "WireNameMgr"
)
)
on &420
)
*690 (Wire
uid 8050,0
shape (OrthoPolyLine
uid 8051,0
va (VaSet
vasetType 3
)
xt "31000,61000,33250,61000"
pts [
"31000,61000"
"33250,61000"
]
)
end &466
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8057,0
va (VaSet
)
xt "30000,60000,33300,61000"
st "clk32_s1"
blo "30000,60800"
tm "WireNameMgr"
)
)
on &420
)
*691 (Wire
uid 8058,0
shape (OrthoPolyLine
uid 8059,0
va (VaSet
vasetType 3
)
xt "31000,62000,33250,62000"
pts [
"31000,62000"
"33250,62000"
]
)
end &472
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8065,0
va (VaSet
)
xt "31000,61000,33800,62000"
st "Resetn"
blo "31000,61800"
tm "WireNameMgr"
)
)
on &111
)
*692 (Wire
uid 8068,0
shape (OrthoPolyLine
uid 8069,0
va (VaSet
vasetType 3
)
xt "29000,67000,33250,67000"
pts [
"33250,67000"
"29000,67000"
]
)
start &471
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 8072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8073,0
va (VaSet
)
xt "28250,66000,33550,67000"
st "MPI_Req_s1"
blo "28250,66800"
tm "WireNameMgr"
)
)
on &426
)
*693 (Wire
uid 8076,0
shape (OrthoPolyLine
uid 8077,0
va (VaSet
vasetType 3
)
xt "29000,68000,33250,68000"
pts [
"33250,68000"
"29000,68000"
]
)
start &470
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 8080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8081,0
va (VaSet
)
xt "28250,67000,33250,68000"
st "MPI_Ack_s1"
blo "28250,67800"
tm "WireNameMgr"
)
)
on &427
)
*694 (Wire
uid 8116,0
shape (OrthoPolyLine
uid 8117,0
va (VaSet
vasetType 3
)
xt "46750,64000,57250,64000"
pts [
"46750,64000"
"57250,64000"
]
)
start &469
end &321
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8119,0
va (VaSet
)
xt "53000,63000,58700,64000"
st "MPI_CS_n_s1"
blo "53000,63800"
tm "WireNameMgr"
)
)
on &428
)
*695 (Wire
uid 8122,0
shape (OrthoPolyLine
uid 8123,0
va (VaSet
vasetType 3
)
xt "46750,65000,57250,65000"
pts [
"46750,65000"
"57250,65000"
]
)
start &464
end &322
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8125,0
va (VaSet
)
xt "53000,64000,58300,65000"
st "MPI_rd_n_s1"
blo "53000,64800"
tm "WireNameMgr"
)
)
on &429
)
*696 (Wire
uid 8128,0
shape (OrthoPolyLine
uid 8129,0
va (VaSet
vasetType 3
)
xt "46750,66000,57250,66000"
pts [
"46750,66000"
"57250,66000"
]
)
start &465
end &323
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8131,0
va (VaSet
)
xt "53000,65000,58400,66000"
st "MPI_wr_n_s1"
blo "53000,65800"
tm "WireNameMgr"
)
)
on &430
)
*697 (Wire
uid 8134,0
shape (OrthoPolyLine
uid 8135,0
va (VaSet
vasetType 3
)
xt "46750,67000,57250,67000"
pts [
"46750,67000"
"57250,67000"
]
)
start &468
end &346
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8137,0
va (VaSet
)
xt "53000,66000,58400,67000"
st "MPI_Addr_s1"
blo "53000,66800"
tm "WireNameMgr"
)
)
on &431
)
*698 (Wire
uid 8140,0
shape (OrthoPolyLine
uid 8141,0
va (VaSet
vasetType 3
)
xt "46750,68000,57250,68000"
pts [
"46750,68000"
"57250,68000"
]
)
start &467
end &328
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8143,0
va (VaSet
)
xt "53000,67000,58900,68000"
st "MPI_DATA_s1"
blo "53000,67800"
tm "WireNameMgr"
)
)
on &432
)
*699 (Wire
uid 8146,0
optionalChildren [
*700 (BdJunction
uid 8166,0
ps "OnConnectorStrategy"
shape (Circle
uid 8167,0
va (VaSet
vasetType 1
)
xt "47600,70600,48400,71400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8147,0
va (VaSet
vasetType 3
)
xt "46750,71000,57250,71000"
pts [
"57250,71000"
"46750,71000"
]
)
start &341
end &449
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8149,0
va (VaSet
)
xt "52000,70000,57800,71000"
st "sport0_sclk_s1"
blo "52000,70800"
tm "WireNameMgr"
)
)
on &433
)
*701 (Wire
uid 8152,0
optionalChildren [
*702 (BdJunction
uid 16476,0
ps "OnConnectorStrategy"
shape (Circle
uid 16477,0
va (VaSet
vasetType 1
)
xt "51600,71600,52400,72400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8153,0
va (VaSet
vasetType 3
)
xt "46750,72000,57250,72000"
pts [
"57250,72000"
"46750,72000"
]
)
start &340
end &448
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8155,0
va (VaSet
)
xt "53000,71000,57900,72000"
st "sport0_d_s1"
blo "53000,71800"
tm "WireNameMgr"
)
)
on &434
)
*703 (Wire
uid 8158,0
shape (OrthoPolyLine
uid 8159,0
va (VaSet
vasetType 3
)
xt "46750,51000,51000,79000"
pts [
"46750,79000"
"49000,79000"
"49000,51000"
"51000,51000"
]
)
start &456
end &537
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 8160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8161,0
va (VaSet
)
xt "44000,78000,48900,79000"
st "sport2_d_s1"
blo "44000,78800"
tm "WireNameMgr"
)
)
on &435
)
*704 (Wire
uid 8162,0
shape (OrthoPolyLine
uid 8163,0
va (VaSet
vasetType 3
)
xt "46750,71000,48000,78000"
pts [
"46750,78000"
"48000,78000"
"48000,71000"
]
)
start &457
end &700
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8165,0
ro 270
va (VaSet
)
xt "47000,72200,48000,78000"
st "sport0_sclk_s1"
blo "47800,78000"
tm "WireNameMgr"
)
)
on &433
)
*705 (Wire
uid 8168,0
shape (OrthoPolyLine
uid 8169,0
va (VaSet
vasetType 3
)
xt "54000,70000,57250,70000"
pts [
"57250,70000"
"54000,70000"
]
)
start &343
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 8174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8175,0
va (VaSet
)
xt "52000,69000,57800,70000"
st "sport2_sclk_s1"
blo "52000,69800"
tm "WireNameMgr"
)
)
on &137
)
*706 (Wire
uid 8244,0
shape (OrthoPolyLine
uid 8245,0
va (VaSet
vasetType 3
)
xt "142000,82000,146250,82000"
pts [
"146250,82000"
"142000,82000"
]
)
start &524
end &436
sat 32
eat 4
st 0
sf 1
si 0
tg (WTG
uid 8248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8249,0
va (VaSet
)
xt "142000,81000,147000,82000"
st "tdm_data_s1"
blo "142000,81800"
tm "WireNameMgr"
)
)
on &440
)
*707 (Wire
uid 8252,0
shape (OrthoPolyLine
uid 8253,0
va (VaSet
vasetType 3
)
xt "132750,78000,146250,79000"
pts [
"146250,78000"
"137000,78000"
"137000,79000"
"132750,79000"
]
)
start &523
end &351
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8255,0
va (VaSet
)
xt "138000,77000,141800,78000"
st "tdm_fs_s1"
blo "138000,77800"
tm "WireNameMgr"
)
)
on &441
)
*708 (Wire
uid 8258,0
shape (OrthoPolyLine
uid 8259,0
va (VaSet
vasetType 3
)
xt "132750,80000,138000,80000"
pts [
"132750,80000"
"138000,80000"
]
)
start &350
end &436
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 8262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8263,0
va (VaSet
)
xt "133000,79000,138200,80000"
st "tdm_wr_n_s1"
blo "133000,79800"
tm "WireNameMgr"
)
)
on &442
)
*709 (Wire
uid 8266,0
shape (OrthoPolyLine
uid 8267,0
va (VaSet
vasetType 3
)
xt "132750,81000,138000,81000"
pts [
"132750,81000"
"138000,81000"
]
)
start &353
end &436
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 8270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8271,0
va (VaSet
)
xt "133000,80000,137600,81000"
st "tdm_rxd_s1"
blo "133000,80800"
tm "WireNameMgr"
)
)
on &443
)
*710 (Wire
uid 8274,0
shape (OrthoPolyLine
uid 8275,0
va (VaSet
vasetType 3
)
xt "132750,82000,138000,82000"
pts [
"132750,82000"
"138000,82000"
]
)
start &352
end &436
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 8278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8279,0
va (VaSet
)
xt "133000,81000,137500,82000"
st "tdm_txd_s1"
blo "133000,81800"
tm "WireNameMgr"
)
)
on &444
)
*711 (Wire
uid 8280,0
shape (OrthoPolyLine
uid 8281,0
va (VaSet
vasetType 3
)
xt "142000,77000,146250,77000"
pts [
"142000,77000"
"146250,77000"
]
)
end &520
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8287,0
va (VaSet
)
xt "143000,76000,146300,77000"
st "clk32_s1"
blo "143000,76800"
tm "WireNameMgr"
)
)
on &420
)
*712 (Wire
uid 8290,0
shape (OrthoPolyLine
uid 8291,0
va (VaSet
vasetType 3
)
xt "29000,78000,169000,86000"
pts [
"165750,78000"
"169000,78000"
"169000,86000"
"29000,86000"
]
)
start &521
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 8294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8295,0
va (VaSet
)
xt "31000,85000,39700,86000"
st "TDM_model_config_s1"
blo "31000,85800"
tm "WireNameMgr"
)
)
on &445
)
*713 (Wire
uid 8298,0
shape (OrthoPolyLine
uid 8299,0
va (VaSet
vasetType 3
)
xt "29000,77000,173000,87000"
pts [
"165750,77000"
"173000,77000"
"173000,87000"
"29000,87000"
]
)
start &522
end &12
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 8302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8303,0
va (VaSet
)
xt "31000,86000,39600,87000"
st "TDM_model_status_s1"
blo "31000,86800"
tm "WireNameMgr"
)
)
on &446
)
*714 (Wire
uid 9513,0
shape (OrthoPolyLine
uid 9514,0
va (VaSet
vasetType 3
)
xt "29000,71000,33250,71000"
pts [
"29000,71000"
"33250,71000"
]
)
start &12
end &451
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 9519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9520,0
va (VaSet
)
xt "25000,70000,34800,71000"
st "AF_model_snk_config_s1"
blo "25000,70800"
tm "WireNameMgr"
)
)
on &476
)
*715 (Wire
uid 9523,0
shape (OrthoPolyLine
uid 9524,0
va (VaSet
vasetType 3
)
xt "29000,72000,33250,72000"
pts [
"33250,72000"
"29000,72000"
]
)
start &450
end &12
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 9529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9530,0
va (VaSet
)
xt "25000,71000,34700,72000"
st "AF_model_snk_status_s1"
blo "25000,71800"
tm "WireNameMgr"
)
)
on &477
)
*716 (Wire
uid 9533,0
shape (OrthoPolyLine
uid 9534,0
va (VaSet
vasetType 3
)
xt "29000,78000,33250,78000"
pts [
"29000,78000"
"33250,78000"
]
)
start &12
end &459
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 9539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9540,0
va (VaSet
)
xt "25000,77000,34800,78000"
st "AF_model_src_config_s1"
blo "25000,77800"
tm "WireNameMgr"
)
)
on &478
)
*717 (Wire
uid 9543,0
shape (OrthoPolyLine
uid 9544,0
va (VaSet
vasetType 3
)
xt "29000,79000,33250,79000"
pts [
"33250,79000"
"29000,79000"
]
)
start &458
end &12
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 9549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9550,0
va (VaSet
)
xt "25000,78000,34700,79000"
st "AF_model_src_status_s1"
blo "25000,78800"
tm "WireNameMgr"
)
)
on &479
)
*718 (Wire
uid 9938,0
shape (OrthoPolyLine
uid 9939,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,8000,33000,8000"
pts [
"29000,8000"
"33000,8000"
]
)
start &12
end &421
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 9944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9945,0
va (VaSet
isHidden 1
)
xt "31000,7000,35900,8000"
st "clock_speed"
blo "31000,7800"
tm "WireNameMgr"
)
)
on &480
)
*719 (Wire
uid 12549,0
shape (OrthoPolyLine
uid 12550,0
va (VaSet
vasetType 3
)
xt "29000,41000,156250,46000"
pts [
"29000,41000"
"141000,41000"
"141000,46000"
"156250,46000"
]
)
start &12
end &266
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 12555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12556,0
va (VaSet
)
xt "31000,40000,33700,41000"
st "unplug"
blo "31000,40800"
tm "WireNameMgr"
)
)
on &481
)
*720 (Wire
uid 12938,0
shape (OrthoPolyLine
uid 12939,0
va (VaSet
vasetType 3
)
xt "69000,6000,69000,13250"
pts [
"69000,13250"
"69000,6000"
]
)
start &72
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12943,0
ro 270
va (VaSet
)
xt "68000,6100,69000,12000"
st "ETH_SSI_FSP"
blo "68800,12000"
tm "WireNameMgr"
)
)
on &482
)
*721 (Wire
uid 12954,0
shape (OrthoPolyLine
uid 12955,0
va (VaSet
vasetType 3
)
xt "71000,6000,71000,13250"
pts [
"71000,13250"
"71000,6000"
]
)
start &79
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12959,0
ro 270
va (VaSet
)
xt "70000,6100,71000,12000"
st "ETH_SSI_CLK"
blo "70800,12000"
tm "WireNameMgr"
)
)
on &483
)
*722 (Wire
uid 12962,0
shape (OrthoPolyLine
uid 12963,0
va (VaSet
vasetType 3
)
xt "72000,6000,72000,13250"
pts [
"72000,13250"
"72000,6000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12967,0
ro 270
va (VaSet
)
xt "71000,7800,72000,12000"
st "ETH_DCD"
blo "71800,12000"
tm "WireNameMgr"
)
)
on &484
)
*723 (Wire
uid 12970,0
shape (OrthoPolyLine
uid 12971,0
va (VaSet
vasetType 3
)
xt "51000,26000,57250,26000"
pts [
"57250,26000"
"54000,26000"
"51000,26000"
]
)
start &59
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12975,0
va (VaSet
)
xt "51000,25000,55600,26000"
st "sport2_sclk"
blo "51000,25800"
tm "WireNameMgr"
)
)
on &485
)
*724 (Wire
uid 12978,0
shape (OrthoPolyLine
uid 12979,0
va (VaSet
vasetType 3
)
xt "74000,6000,74000,13250"
pts [
"74000,13250"
"74000,6000"
]
)
start &64
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12983,0
ro 270
va (VaSet
)
xt "73000,8800,74000,12000"
st "otr_long"
blo "73800,12000"
tm "WireNameMgr"
)
)
on &486
)
*725 (Wire
uid 12986,0
shape (OrthoPolyLine
uid 12987,0
va (VaSet
vasetType 3
)
xt "76000,6000,76000,13250"
pts [
"76000,13250"
"76000,6000"
]
)
start &70
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12991,0
ro 270
va (VaSet
)
xt "75000,5800,76000,12000"
st "tpads_out : (7:0)"
blo "75800,12000"
tm "WireNameMgr"
)
)
on &487
)
*726 (Wire
uid 12994,0
shape (OrthoPolyLine
uid 12995,0
va (VaSet
vasetType 3
)
xt "77000,6000,77000,13250"
pts [
"77000,13250"
"77000,6000"
]
)
start &63
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12999,0
ro 270
va (VaSet
)
xt "76000,7600,77000,12000"
st "leds : (4:0)"
blo "76800,12000"
tm "WireNameMgr"
)
)
on &488
)
*727 (Wire
uid 13002,0
shape (OrthoPolyLine
uid 13003,0
va (VaSet
vasetType 3
)
xt "78000,6000,78000,13250"
pts [
"78000,13250"
"78000,6000"
]
)
start &46
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13007,0
ro 270
va (VaSet
)
xt "77000,10900,78000,12000"
st "r2"
blo "77800,12000"
tm "WireNameMgr"
)
)
on &489
)
*728 (Wire
uid 13010,0
shape (OrthoPolyLine
uid 13011,0
va (VaSet
vasetType 3
)
xt "80000,6000,80000,13250"
pts [
"80000,13250"
"80000,6000"
]
)
start &52
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13015,0
ro 270
va (VaSet
)
xt "79000,10800,80000,12000"
st "s2"
blo "79800,12000"
tm "WireNameMgr"
)
)
on &490
)
*729 (Wire
uid 13018,0
shape (OrthoPolyLine
uid 13019,0
va (VaSet
vasetType 3
)
xt "82000,6000,82000,13250"
pts [
"82000,13250"
"82000,6000"
]
)
start &43
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13023,0
ro 270
va (VaSet
)
xt "81000,11000,82000,12000"
st "i2"
blo "81800,12000"
tm "WireNameMgr"
)
)
on &491
)
*730 (Wire
uid 13026,0
shape (OrthoPolyLine
uid 13027,0
va (VaSet
vasetType 3
)
xt "83000,6000,83000,13250"
pts [
"83000,13250"
"83000,6000"
]
)
start &45
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13031,0
ro 270
va (VaSet
)
xt "82000,10900,83000,12000"
st "r1"
blo "82800,12000"
tm "WireNameMgr"
)
)
on &492
)
*731 (Wire
uid 13034,0
shape (OrthoPolyLine
uid 13035,0
va (VaSet
vasetType 3
)
xt "85000,6000,85000,13250"
pts [
"85000,13250"
"85000,6000"
]
)
start &51
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13039,0
ro 270
va (VaSet
)
xt "84000,10800,85000,12000"
st "s1"
blo "84800,12000"
tm "WireNameMgr"
)
)
on &493
)
*732 (Wire
uid 13042,0
shape (OrthoPolyLine
uid 13043,0
va (VaSet
vasetType 3
)
xt "87000,6000,87000,13250"
pts [
"87000,13250"
"87000,6000"
]
)
start &42
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13047,0
ro 270
va (VaSet
)
xt "86000,11000,87000,12000"
st "i1"
blo "86800,12000"
tm "WireNameMgr"
)
)
on &494
)
*733 (Wire
uid 13050,0
shape (OrthoPolyLine
uid 13051,0
va (VaSet
vasetType 3
)
xt "88000,6000,88000,13250"
pts [
"88000,13250"
"88000,6000"
]
)
start &100
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13055,0
ro 270
va (VaSet
)
xt "87000,10250,88000,12050"
st "rxd1"
blo "87800,12050"
tm "WireNameMgr"
)
)
on &495
)
*734 (Wire
uid 13058,0
shape (OrthoPolyLine
uid 13059,0
va (VaSet
vasetType 3
)
xt "91000,6000,91000,13250"
pts [
"91000,13250"
"91000,6000"
]
)
start &95
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13063,0
ro 270
va (VaSet
)
xt "90000,9250,91000,11950"
st "GPIO9"
blo "90800,11950"
tm "WireNameMgr"
)
)
on &496
)
*735 (Wire
uid 13066,0
shape (OrthoPolyLine
uid 13067,0
va (VaSet
vasetType 3
)
xt "92000,6000,92000,13250"
pts [
"92000,13250"
"92000,6000"
]
)
start &94
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13071,0
ro 270
va (VaSet
)
xt "91000,9250,92000,11950"
st "GPIO8"
blo "91800,11950"
tm "WireNameMgr"
)
)
on &497
)
*736 (Wire
uid 13074,0
shape (OrthoPolyLine
uid 13075,0
va (VaSet
vasetType 3
)
xt "94000,6000,94000,13250"
pts [
"94000,13250"
"94000,6000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13079,0
ro 270
va (VaSet
)
xt "93000,10200,94000,12000"
st "cts1"
blo "93800,12000"
tm "WireNameMgr"
)
)
on &498
)
*737 (Wire
uid 13082,0
shape (OrthoPolyLine
uid 13083,0
va (VaSet
vasetType 3
)
xt "95000,6000,95000,13250"
pts [
"95000,13250"
"95000,6000"
]
)
start &29
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13087,0
ro 270
va (VaSet
)
xt "94000,10000,95000,12000"
st "dcd1"
blo "94800,12000"
tm "WireNameMgr"
)
)
on &499
)
*738 (Wire
uid 13090,0
shape (OrthoPolyLine
uid 13091,0
va (VaSet
vasetType 3
)
xt "96000,6000,96000,13250"
pts [
"96000,13250"
"96000,6000"
]
)
start &47
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13095,0
ro 270
va (VaSet
)
xt "95000,10200,96000,12000"
st "rxc1"
blo "95800,12000"
tm "WireNameMgr"
)
)
on &500
)
*739 (Wire
uid 13098,0
shape (OrthoPolyLine
uid 13099,0
va (VaSet
vasetType 3
)
xt "99000,6000,99000,13250"
pts [
"99000,13250"
"99000,6000"
]
)
start &33
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13103,0
ro 270
va (VaSet
)
xt "98000,10200,99000,12000"
st "rxd2"
blo "98800,12000"
tm "WireNameMgr"
)
)
on &501
)
*740 (Wire
uid 13106,0
shape (OrthoPolyLine
uid 13107,0
va (VaSet
vasetType 3
)
xt "100000,6000,100000,13250"
pts [
"100000,13250"
"100000,6000"
]
)
start &26
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13111,0
ro 270
va (VaSet
)
xt "99000,10200,100000,12000"
st "cts2"
blo "99800,12000"
tm "WireNameMgr"
)
)
on &502
)
*741 (Wire
uid 13114,0
shape (OrthoPolyLine
uid 13115,0
va (VaSet
vasetType 3
)
xt "101000,6000,101000,13250"
pts [
"101000,13250"
"101000,6000"
]
)
start &30
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13119,0
ro 270
va (VaSet
)
xt "100000,10000,101000,12000"
st "dcd2"
blo "100800,12000"
tm "WireNameMgr"
)
)
on &503
)
*742 (Wire
uid 13122,0
shape (OrthoPolyLine
uid 13123,0
va (VaSet
vasetType 3
)
xt "102000,6000,102000,13250"
pts [
"102000,13250"
"102000,6000"
]
)
start &48
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13127,0
ro 270
va (VaSet
)
xt "101000,10200,102000,12000"
st "rxc2"
blo "101800,12000"
tm "WireNameMgr"
)
)
on &504
)
*743 (Wire
uid 13130,0
shape (OrthoPolyLine
uid 13131,0
va (VaSet
vasetType 3
)
xt "105000,6000,105000,13250"
pts [
"105000,13250"
"105000,6000"
]
)
start &34
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13135,0
ro 270
va (VaSet
)
xt "104000,10200,105000,12000"
st "rxd3"
blo "104800,12000"
tm "WireNameMgr"
)
)
on &505
)
*744 (Wire
uid 13138,0
shape (OrthoPolyLine
uid 13139,0
va (VaSet
vasetType 3
)
xt "106000,6000,106000,13250"
pts [
"106000,13250"
"106000,6000"
]
)
start &27
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13143,0
ro 270
va (VaSet
)
xt "105000,10200,106000,12000"
st "cts3"
blo "105800,12000"
tm "WireNameMgr"
)
)
on &506
)
*745 (Wire
uid 13146,0
shape (OrthoPolyLine
uid 13147,0
va (VaSet
vasetType 3
)
xt "107000,6000,107000,13250"
pts [
"107000,13250"
"107000,6000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13151,0
ro 270
va (VaSet
)
xt "106000,10000,107000,12000"
st "dcd3"
blo "106800,12000"
tm "WireNameMgr"
)
)
on &507
)
*746 (Wire
uid 13164,0
shape (OrthoPolyLine
uid 13165,0
va (VaSet
vasetType 3
)
xt "111000,6000,111000,13250"
pts [
"111000,13250"
"111000,6000"
]
)
start &35
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13169,0
ro 270
va (VaSet
)
xt "110000,10200,111000,12000"
st "rxd4"
blo "110800,12000"
tm "WireNameMgr"
)
)
on &508
)
*747 (Wire
uid 13172,0
shape (OrthoPolyLine
uid 13173,0
va (VaSet
vasetType 3
)
xt "108000,6000,108000,13250"
pts [
"108000,13250"
"108000,6000"
]
)
start &49
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13177,0
ro 270
va (VaSet
)
xt "107000,10200,108000,12000"
st "rxc3"
blo "107800,12000"
tm "WireNameMgr"
)
)
on &509
)
*748 (Wire
uid 13180,0
shape (OrthoPolyLine
uid 13181,0
va (VaSet
vasetType 3
)
xt "112000,6000,112000,13250"
pts [
"112000,13250"
"112000,6000"
]
)
start &28
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13185,0
ro 270
va (VaSet
)
xt "111000,10200,112000,12000"
st "cts4"
blo "111800,12000"
tm "WireNameMgr"
)
)
on &510
)
*749 (Wire
uid 13188,0
shape (OrthoPolyLine
uid 13189,0
va (VaSet
vasetType 3
)
xt "113000,6000,113000,13250"
pts [
"113000,13250"
"113000,6000"
]
)
start &32
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13193,0
ro 270
va (VaSet
)
xt "112000,10000,113000,12000"
st "dcd4"
blo "112800,12000"
tm "WireNameMgr"
)
)
on &511
)
*750 (Wire
uid 13196,0
shape (OrthoPolyLine
uid 13197,0
va (VaSet
vasetType 3
)
xt "114000,6000,114000,13250"
pts [
"114000,13250"
"114000,6000"
]
)
start &50
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13201,0
ro 270
va (VaSet
)
xt "113000,10200,114000,12000"
st "rxc4"
blo "113800,12000"
tm "WireNameMgr"
)
)
on &512
)
*751 (Wire
uid 13204,0
shape (OrthoPolyLine
uid 13205,0
va (VaSet
vasetType 3
)
xt "119000,6000,119000,13250"
pts [
"119000,13250"
"119000,6000"
]
)
start &96
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13209,0
ro 270
va (VaSet
)
xt "118000,7900,119000,12000"
st "MUX_LOS"
blo "118800,12000"
tm "WireNameMgr"
)
)
on &513
)
*752 (Wire
uid 13212,0
shape (OrthoPolyLine
uid 13213,0
va (VaSet
vasetType 3
)
xt "120000,6000,120000,13250"
pts [
"120000,13250"
"120000,6000"
]
)
start &86
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13217,0
ro 270
va (VaSet
)
xt "119000,9250,120000,11950"
st "GPIO1"
blo "119800,11950"
tm "WireNameMgr"
)
)
on &514
)
*753 (Wire
uid 13220,0
shape (OrthoPolyLine
uid 13221,0
va (VaSet
vasetType 3
)
xt "121000,6000,121000,13250"
pts [
"121000,13250"
"121000,6000"
]
)
start &89
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13225,0
ro 270
va (VaSet
)
xt "120000,9250,121000,11950"
st "GPIO2"
blo "120800,11950"
tm "WireNameMgr"
)
)
on &515
)
*754 (Wire
uid 13228,0
shape (OrthoPolyLine
uid 13229,0
va (VaSet
vasetType 3
)
xt "122000,6000,122000,13250"
pts [
"122000,13250"
"122000,6000"
]
)
start &90
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 13232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13233,0
ro 270
va (VaSet
)
xt "121000,9250,122000,11950"
st "GPIO3"
blo "121800,11950"
tm "WireNameMgr"
)
)
on &516
)
*755 (Wire
uid 13683,0
shape (OrthoPolyLine
uid 13684,0
va (VaSet
vasetType 3
)
xt "68000,5000,70000,13250"
pts [
"70000,13250"
"70000,5000"
"68000,5000"
"68000,13250"
]
)
start &77
end &73
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 13685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13686,0
ro 270
va (VaSet
)
xt "69000,5900,70000,12000"
st "ETH_SSI_RXD"
blo "69800,12000"
tm "WireNameMgr"
)
)
on &517
)
*756 (Wire
uid 16055,0
shape (OrthoPolyLine
uid 16056,0
va (VaSet
vasetType 3
)
xt "29000,48000,51000,48000"
pts [
"29000,48000"
"51000,48000"
]
)
start &12
end &537
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 16061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16062,0
va (VaSet
)
xt "31000,47000,36100,48000"
st "loop_AF_link"
blo "31000,47800"
tm "WireNameMgr"
)
)
on &541
)
*757 (Wire
uid 16446,0
shape (OrthoPolyLine
uid 16447,0
va (VaSet
vasetType 3
)
xt "53000,35000,57250,43000"
pts [
"53000,43000"
"53000,35000"
"57250,35000"
]
)
start &537
end &58
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 16450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16451,0
ro 270
va (VaSet
)
xt "52000,36700,53000,41000"
st "sport2_d_l"
blo "52800,41000"
tm "WireNameMgr"
)
)
on &542
)
*758 (Wire
uid 16456,0
shape (OrthoPolyLine
uid 16457,0
va (VaSet
vasetType 3
)
xt "53000,52000,57250,79000"
pts [
"53000,52000"
"53000,79000"
"57250,79000"
]
)
start &537
end &342
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 16460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16461,0
ro 270
va (VaSet
)
xt "52000,52500,53000,58000"
st "sport2_d_s1_l"
blo "52800,58000"
tm "WireNameMgr"
)
)
on &543
)
*759 (Wire
uid 16462,0
shape (OrthoPolyLine
uid 16463,0
va (VaSet
vasetType 3
)
xt "52000,28000,52000,43000"
pts [
"52000,28000"
"52000,43000"
]
)
start &556
end &537
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 16466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16467,0
ro 270
va (VaSet
)
xt "51000,37700,52000,41000"
st "sport0_d"
blo "51800,41000"
tm "WireNameMgr"
)
)
on &134
)
*760 (Wire
uid 16470,0
shape (OrthoPolyLine
uid 16471,0
va (VaSet
vasetType 3
)
xt "52000,52000,52000,72000"
pts [
"52000,52000"
"52000,72000"
]
)
start &537
end &702
sat 1
eat 32
stc 0
st 0
si 0
tg (WTG
uid 16474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16475,0
ro 270
va (VaSet
)
xt "51000,53100,52000,58000"
st "sport0_d_s1"
blo "51800,58000"
tm "WireNameMgr"
)
)
on &434
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *761 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*762 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "2000,0,7400,1000"
st "Package List"
blo "2000,800"
)
*763 (MLText
uid 43,0
va (VaSet
)
xt "2000,1000,17800,10000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY DIG_TRANSIT_tb;
USE DIG_TRANSIT_tb.tb_dt_main_pkg.all;
USE DIG_TRANSIT_tb.basic_tb_pkg.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*764 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*765 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*766 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*767 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*768 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*769 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*770 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1605,1004"
viewArea "8256,37060,114978,105590"
cachedDiagramExtent "-18000,-6000,177200,100000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3 (297 x 420 mm)"
windowsPaperName "A3 (297 x 420 mm)"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-73000"
lastUid 16489,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*771 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*772 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*773 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*774 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*775 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*776 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*777 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*778 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*779 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*780 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*781 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*782 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*783 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*784 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*785 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*786 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*787 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*788 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*789 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*790 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*791 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "2000,12000,7400,13000"
st "Declarations"
blo "2000,12800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "2000,13000,4700,14000"
st "Ports:"
blo "2000,13800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "2000,12000,5800,13000"
st "Pre User:"
blo "2000,12800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2000,12000,23000,12800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "2000,14000,9100,15000"
st "Diagram Signals:"
blo "2000,14800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "2000,12000,6700,13000"
st "Post User:"
blo "2000,12800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2000,12000,2000,12000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 325,0
usingSuid 1
emptyRow *792 (LEmptyRow
)
uid 54,0
optionalChildren [
*793 (RefLabelRowHdr
)
*794 (TitleRowHdr
)
*795 (FilterRowHdr
)
*796 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*797 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*798 (GroupColHdr
tm "GroupColHdrMgr"
)
*799 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*800 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*801 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*802 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*803 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*804 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*805 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_DATA"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 10,0
)
)
uid 1250,0
)
*806 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MPI_wr_n"
t "std_logic"
o 8
suid 12,0
)
)
uid 1254,0
)
*807 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MPI_rd_n"
t "std_logic"
o 7
suid 13,0
)
)
uid 1256,0
)
*808 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_CS_n"
t "std_logic"
o 6
suid 14,0
)
)
uid 1258,0
)
*809 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_Addr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 9
suid 15,0
)
)
uid 1312,0
)
*810 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_Ack"
t "t_MPI_Ack"
o 7
suid 17,0
)
)
uid 1316,0
)
*811 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_Req"
t "t_MPI_Req"
o 8
suid 18,0
)
)
uid 1318,0
)
*812 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Resetn"
t "std_logic"
o 10
suid 20,0
)
)
uid 1322,0
)
*813 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk32"
t "std_logic"
o 10
suid 21,0
)
)
uid 1386,0
)
*814 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 10
suid 22,0
)
)
uid 2001,0
)
*815 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_fs"
t "std_logic"
o 11
suid 23,0
)
)
uid 2003,0
)
*816 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_txd"
t "std_logic"
o 12
suid 24,0
)
)
uid 2005,0
)
*817 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_rxd"
t "std_logic"
o 13
suid 25,0
)
)
uid 2007,0
)
*818 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport0_d"
t "std_logic"
o 20
suid 32,0
)
)
uid 2021,0
)
*819 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport0_sclk"
t "std_logic"
o 21
suid 33,0
)
)
uid 2023,0
)
*820 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_d"
t "std_logic"
o 22
suid 34,0
)
)
uid 2025,0
)
*821 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_sclk_s1"
t "std_logic"
o 23
suid 35,0
)
)
uid 2027,0
)
*822 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "con"
t "std_logic"
o 24
suid 36,0
)
)
uid 2029,0
)
*823 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ind"
t "std_logic"
o 25
suid 37,0
)
)
uid 2031,0
)
*824 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "leds_s1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 71
suid 83,0
)
)
uid 2123,0
)
*825 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "otr_long_s1"
t "std_logic"
o 72
suid 84,0
)
)
uid 2125,0
)
*826 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "otr"
t "std_logic"
o 73
suid 85,0
)
)
uid 2127,0
)
*827 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tpads_out_s1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 74
suid 86,0
)
)
uid 2129,0
)
*828 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 75
suid 87,0
)
)
uid 2131,0
)
*829 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_FSP_s1"
t "std_logic"
o 76
suid 88,0
)
)
uid 2133,0
)
*830 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_LIFE_SIGN"
t "std_logic"
o 78
suid 90,0
)
)
uid 2137,0
)
*831 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_ALARM"
t "std_logic"
o 79
suid 91,0
)
)
uid 2139,0
)
*832 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_WARNING"
t "std_logic"
o 80
suid 92,0
)
)
uid 2141,0
)
*833 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_RXD_s1"
t "std_logic"
o 81
suid 93,0
)
)
uid 2143,0
)
*834 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_DCD_s1"
t "std_logic"
o 82
suid 94,0
)
)
uid 2145,0
)
*835 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_CLK_s1"
t "std_logic"
o 83
suid 95,0
)
)
uid 2147,0
)
*836 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd1"
t "std_logic"
o 39
suid 96,0
)
)
uid 2518,0
)
*837 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd2"
t "std_logic"
o 40
suid 97,0
)
)
uid 2520,0
)
*838 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd3"
t "std_logic"
o 41
suid 98,0
)
)
uid 2522,0
)
*839 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd4"
t "std_logic"
o 42
suid 99,0
)
)
uid 2524,0
)
*840 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts1"
t "std_logic"
o 43
suid 100,0
)
)
uid 2526,0
)
*841 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts2"
t "std_logic"
o 44
suid 101,0
)
)
uid 2528,0
)
*842 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts3"
t "std_logic"
o 45
suid 102,0
)
)
uid 2530,0
)
*843 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts4"
t "std_logic"
o 46
suid 103,0
)
)
uid 2532,0
)
*844 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts1_s1"
t "std_logic"
o 47
suid 104,0
)
)
uid 2534,0
)
*845 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts2_s1"
t "std_logic"
o 48
suid 105,0
)
)
uid 2536,0
)
*846 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts3_s1"
t "std_logic"
o 49
suid 106,0
)
)
uid 2538,0
)
*847 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts4_s1"
t "std_logic"
o 50
suid 107,0
)
)
uid 2540,0
)
*848 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd1_s1"
t "std_logic"
o 51
suid 108,0
)
)
uid 2542,0
)
*849 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd2_s1"
t "std_logic"
o 52
suid 109,0
)
)
uid 2544,0
)
*850 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd3_s1"
t "std_logic"
o 53
suid 110,0
)
)
uid 2546,0
)
*851 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd4_s1"
t "std_logic"
o 54
suid 111,0
)
)
uid 2548,0
)
*852 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd2_s1"
t "std_logic"
o 55
suid 112,0
)
)
uid 2550,0
)
*853 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd3_s1"
t "std_logic"
o 56
suid 113,0
)
)
uid 2552,0
)
*854 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd4_s1"
t "std_logic"
o 57
suid 114,0
)
)
uid 2554,0
)
*855 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c1"
t "std_logic"
o 58
suid 115,0
)
)
uid 2556,0
)
*856 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c2"
t "std_logic"
o 59
suid 116,0
)
)
uid 2558,0
)
*857 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i1_s1"
t "std_logic"
o 60
suid 117,0
)
)
uid 2560,0
)
*858 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2_s1"
t "std_logic"
o 61
suid 118,0
)
)
uid 2562,0
)
*859 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r1_s1"
t "std_logic"
o 62
suid 119,0
)
)
uid 2564,0
)
*860 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r2_s1"
t "std_logic"
o 63
suid 120,0
)
)
uid 2566,0
)
*861 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc1_s1"
t "std_logic"
o 64
suid 121,0
)
)
uid 2568,0
)
*862 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc2_s1"
t "std_logic"
o 65
suid 122,0
)
)
uid 2570,0
)
*863 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc3_s1"
t "std_logic"
o 66
suid 123,0
)
)
uid 2572,0
)
*864 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc4_s1"
t "std_logic"
o 67
suid 124,0
)
)
uid 2574,0
)
*865 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s1_s1"
t "std_logic"
o 68
suid 125,0
)
)
uid 2576,0
)
*866 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s2_s1"
t "std_logic"
o 69
suid 126,0
)
)
uid 2578,0
)
*867 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "t1"
t "std_logic"
o 70
suid 127,0
)
)
uid 2580,0
)
*868 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "t2"
t "std_logic"
o 71
suid 128,0
)
)
uid 2582,0
)
*869 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd1_s1"
t "std_logic"
o 72
suid 129,0
)
)
uid 2584,0
)
*870 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO4_txd6"
t "std_logic"
o 77
suid 134,0
)
)
uid 2594,0
)
*871 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO5_rts6"
t "std_logic"
o 78
suid 135,0
)
)
uid 2596,0
)
*872 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO10_los"
t "std_logic"
o 79
suid 136,0
)
)
uid 2598,0
)
*873 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO7_rxn"
t "std_logic"
o 82
suid 139,0
)
)
uid 2604,0
)
*874 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO11_rxp"
t "std_logic"
o 83
suid 140,0
)
)
uid 2606,0
)
*875 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AF_model_snk_config"
t "t_AF_model_snk_config"
o 84
suid 151,0
)
)
uid 3599,0
)
*876 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AF_model_snk_status"
t "t_AF_model_snk_status"
o 85
suid 152,0
)
)
uid 3601,0
)
*877 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AF_model_src_config"
t "t_AF_model_src_config"
o 86
suid 153,0
)
)
uid 3603,0
)
*878 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AF_model_src_status"
t "t_AF_model_src_status"
o 87
suid 154,0
)
)
uid 3605,0
)
*879 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_data"
t "std_logic"
o 88
suid 155,0
)
)
uid 4021,0
)
*880 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "TDM_model_config"
t "t_TDM_model_config"
o 89
suid 156,0
)
)
uid 4043,0
)
*881 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TDM_model_status"
t "t_TDM_model_status"
o 91
suid 159,0
)
)
uid 4071,0
)
*882 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO1_s1"
t "std_logic"
o 88
suid 169,0
)
)
uid 4502,0
)
*883 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO2_s1"
t "std_logic"
o 89
suid 170,0
)
)
uid 4504,0
)
*884 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO3_s1"
t "std_logic"
o 90
suid 171,0
)
)
uid 4506,0
)
*885 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO8_s1"
t "std_logic"
o 91
suid 172,0
)
)
uid 4508,0
)
*886 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO9_s1"
t "std_logic"
o 92
suid 173,0
)
)
uid 4510,0
)
*887 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MUX_LOS_s1"
t "std_logic"
o 93
suid 174,0
)
)
uid 4512,0
)
*888 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_clock_out"
t "std_logic"
o 91
suid 176,0
)
)
uid 4514,0
)
*889 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_data_in"
t "std_logic"
o 92
suid 177,0
)
)
uid 4516,0
)
*890 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_data_out"
t "std_logic"
o 93
suid 178,0
)
)
uid 4518,0
)
*891 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN1_m"
t "std_logic"
o 94
suid 179,0
)
)
uid 5258,0
)
*892 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN2_m"
t "std_logic"
o 95
suid 180,0
)
)
uid 5260,0
)
*893 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX1_m"
t "std_logic"
o 96
suid 181,0
)
)
uid 5262,0
)
*894 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX2_m"
t "std_logic"
o 97
suid 182,0
)
)
uid 5264,0
)
*895 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX1_m"
t "std_logic"
o 98
suid 183,0
)
)
uid 5266,0
)
*896 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX2_m"
t "std_logic"
o 99
suid 184,0
)
)
uid 5268,0
)
*897 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_out_m"
t "std_logic"
o 100
suid 185,0
)
)
uid 5270,0
)
*898 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_in_m"
t "std_logic"
o 101
suid 186,0
)
)
uid 5272,0
)
*899 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_out_m"
t "std_logic"
o 102
suid 187,0
)
)
uid 5274,0
)
*900 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_in_m"
t "std_logic"
o 103
suid 188,0
)
)
uid 5276,0
)
*901 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_out_s"
t "std_logic"
o 104
suid 189,0
)
)
uid 5278,0
)
*902 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_in_s"
t "std_logic"
o 105
suid 190,0
)
)
uid 5280,0
)
*903 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_in_s"
t "std_logic"
o 106
suid 191,0
)
)
uid 5282,0
)
*904 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_out_s"
t "std_logic"
o 107
suid 192,0
)
)
uid 5284,0
)
*905 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN1_s1"
t "std_logic"
o 108
suid 193,0
)
)
uid 5286,0
)
*906 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN2_s1"
t "std_logic"
o 109
suid 194,0
)
)
uid 5288,0
)
*907 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX1_s"
t "std_logic"
o 110
suid 195,0
)
)
uid 5290,0
)
*908 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX2_s1"
t "std_logic"
o 111
suid 196,0
)
)
uid 5292,0
)
*909 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX1_s1"
t "std_logic"
o 112
suid 197,0
)
)
uid 5294,0
)
*910 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX2_s1"
t "std_logic"
o 113
suid 198,0
)
)
uid 5296,0
)
*911 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "otr_s1"
t "std_logic"
o 108
suid 226,0
)
)
uid 7382,0
)
*912 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tpads_in_s1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 109
suid 227,0
)
)
uid 7384,0
)
*913 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_TXD_s1"
t "std_logic"
o 110
suid 228,0
)
)
uid 7386,0
)
*914 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_LIFE_SIGN_s1"
t "std_logic"
o 111
suid 229,0
)
)
uid 7388,0
)
*915 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_ALARM_s1"
t "std_logic"
o 112
suid 230,0
)
)
uid 7390,0
)
*916 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_WARNING_s1"
t "std_logic"
o 113
suid 231,0
)
)
uid 7392,0
)
*917 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd1_s1"
t "std_logic"
o 114
suid 232,0
)
)
uid 7394,0
)
*918 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd2_s1"
t "std_logic"
o 115
suid 233,0
)
)
uid 7396,0
)
*919 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd3_s1"
t "std_logic"
o 116
suid 234,0
)
)
uid 7398,0
)
*920 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd4_s1"
t "std_logic"
o 117
suid 235,0
)
)
uid 7400,0
)
*921 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts1_s1"
t "std_logic"
o 118
suid 236,0
)
)
uid 7402,0
)
*922 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts2_s1"
t "std_logic"
o 119
suid 237,0
)
)
uid 7404,0
)
*923 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts3_s1"
t "std_logic"
o 120
suid 238,0
)
)
uid 7406,0
)
*924 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts4_s1"
t "std_logic"
o 121
suid 239,0
)
)
uid 7408,0
)
*925 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c1_s1"
t "std_logic"
o 122
suid 240,0
)
)
uid 7410,0
)
*926 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c2_s1"
t "std_logic"
o 123
suid 241,0
)
)
uid 7412,0
)
*927 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "t1_s1"
t "std_logic"
o 124
suid 242,0
)
)
uid 7414,0
)
*928 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "t2_s1"
t "std_logic"
o 125
suid 243,0
)
)
uid 7416,0
)
*929 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO4_txd6_s1"
t "std_logic"
o 126
suid 244,0
)
)
uid 7418,0
)
*930 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO5_rts6_s1"
t "std_logic"
o 127
suid 245,0
)
)
uid 7420,0
)
*931 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO10_los_s1"
t "std_logic"
o 128
suid 246,0
)
)
uid 7422,0
)
*932 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO7_rxn_s1"
t "std_logic"
o 129
suid 247,0
)
)
uid 7424,0
)
*933 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO11_rxp_s1"
t "std_logic"
o 130
suid 248,0
)
)
uid 7426,0
)
*934 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_clock_out_s1"
t "std_logic"
o 131
suid 249,0
)
)
uid 7428,0
)
*935 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_data_in_s1"
t "std_logic"
o 132
suid 250,0
)
)
uid 7430,0
)
*936 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_data_out_s1"
t "std_logic"
o 133
suid 251,0
)
)
uid 7432,0
)
*937 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "con_s1"
t "std_logic"
o 134
suid 252,0
)
)
uid 7434,0
)
*938 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ind_s1"
t "std_logic"
o 135
suid 253,0
)
)
uid 7436,0
)
*939 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk32_s1"
t "std_logic"
o 136
suid 254,0
)
)
uid 7925,0
)
*940 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_Req_s1"
t "t_MPI_Req"
o 137
suid 255,0
)
)
uid 8176,0
)
*941 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_Ack_s1"
t "t_MPI_Ack"
o 138
suid 256,0
)
)
uid 8178,0
)
*942 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_CS_n_s1"
t "std_logic"
o 143
suid 261,0
)
)
uid 8188,0
)
*943 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MPI_rd_n_s1"
t "std_logic"
o 144
suid 262,0
)
)
uid 8190,0
)
*944 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MPI_wr_n_s1"
t "std_logic"
o 145
suid 263,0
)
)
uid 8192,0
)
*945 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_Addr_s1"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 146
suid 264,0
)
)
uid 8194,0
)
*946 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "MPI_DATA_s1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 147
suid 265,0
)
)
uid 8196,0
)
*947 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport0_sclk_s1"
t "std_logic"
o 148
suid 266,0
)
)
uid 8198,0
)
*948 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport0_d_s1"
t "std_logic"
o 149
suid 267,0
)
)
uid 8200,0
)
*949 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_d_s1"
t "std_logic"
o 150
suid 268,0
)
)
uid 8202,0
)
*950 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_data_s1"
t "std_logic"
o 151
suid 269,0
)
)
uid 8304,0
)
*951 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_fs_s1"
t "std_logic"
o 152
suid 270,0
)
)
uid 8306,0
)
*952 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_wr_n_s1"
t "std_logic"
o 153
suid 271,0
)
)
uid 8308,0
)
*953 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_rxd_s1"
t "std_logic"
o 154
suid 272,0
)
)
uid 8310,0
)
*954 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_txd_s1"
t "std_logic"
o 155
suid 273,0
)
)
uid 8312,0
)
*955 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TDM_model_config_s1"
t "t_TDM_model_config"
o 156
suid 274,0
)
)
uid 8314,0
)
*956 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TDM_model_status_s1"
t "t_TDM_model_status"
o 157
suid 275,0
)
)
uid 8316,0
)
*957 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "AF_model_snk_config_s1"
t "t_AF_model_snk_config"
o 158
suid 276,0
)
)
uid 9553,0
)
*958 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "AF_model_snk_status_s1"
t "t_AF_model_snk_status"
o 159
suid 277,0
)
)
uid 9555,0
)
*959 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "AF_model_src_config_s1"
t "t_AF_model_src_config"
o 160
suid 278,0
)
)
uid 9557,0
)
*960 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "AF_model_src_status_s1"
t "t_AF_model_src_status"
o 161
suid 279,0
)
)
uid 9559,0
)
*961 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "clock_speed"
t "integer"
b "RANGE 0 TO 2"
o 158
suid 280,0
)
)
uid 9936,0
)
*962 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "unplug"
t "std_logic"
o 159
suid 281,0
)
)
uid 12559,0
)
*963 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_FSP"
t "std_logic"
o 160
suid 282,0
)
)
uid 13234,0
)
*964 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_CLK"
t "std_logic"
o 162
suid 284,0
)
)
uid 13238,0
)
*965 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_DCD"
t "std_logic"
o 163
suid 285,0
)
)
uid 13240,0
)
*966 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_sclk"
t "std_logic"
o 164
suid 286,0
)
)
uid 13242,0
)
*967 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "otr_long"
t "std_logic"
o 165
suid 287,0
)
)
uid 13244,0
)
*968 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 166
suid 288,0
)
)
uid 13246,0
)
*969 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 167
suid 289,0
)
)
uid 13248,0
)
*970 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r2"
t "std_logic"
o 168
suid 290,0
)
)
uid 13250,0
)
*971 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s2"
t "std_logic"
o 169
suid 291,0
)
)
uid 13252,0
)
*972 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2"
t "std_logic"
o 170
suid 292,0
)
)
uid 13254,0
)
*973 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r1"
t "std_logic"
o 171
suid 293,0
)
)
uid 13256,0
)
*974 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s1"
t "std_logic"
o 172
suid 294,0
)
)
uid 13258,0
)
*975 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i1"
t "std_logic"
o 173
suid 295,0
)
)
uid 13260,0
)
*976 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd1"
t "std_logic"
o 174
suid 296,0
)
)
uid 13262,0
)
*977 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO9"
t "std_logic"
o 175
suid 297,0
)
)
uid 13264,0
)
*978 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO8"
t "std_logic"
o 176
suid 298,0
)
)
uid 13266,0
)
*979 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts1"
t "std_logic"
o 177
suid 299,0
)
)
uid 13268,0
)
*980 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd1"
t "std_logic"
o 178
suid 300,0
)
)
uid 13270,0
)
*981 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc1"
t "std_logic"
o 179
suid 301,0
)
)
uid 13272,0
)
*982 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd2"
t "std_logic"
o 180
suid 302,0
)
)
uid 13274,0
)
*983 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts2"
t "std_logic"
o 181
suid 303,0
)
)
uid 13276,0
)
*984 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd2"
t "std_logic"
o 182
suid 304,0
)
)
uid 13278,0
)
*985 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc2"
t "std_logic"
o 183
suid 305,0
)
)
uid 13280,0
)
*986 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd3"
t "std_logic"
o 184
suid 306,0
)
)
uid 13282,0
)
*987 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts3"
t "std_logic"
o 185
suid 307,0
)
)
uid 13284,0
)
*988 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd3"
t "std_logic"
o 186
suid 308,0
)
)
uid 13286,0
)
*989 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd4"
t "std_logic"
o 188
suid 310,0
)
)
uid 13288,0
)
*990 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc3"
t "std_logic"
o 188
suid 311,0
)
)
uid 13290,0
)
*991 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts4"
t "std_logic"
o 189
suid 312,0
)
)
uid 13292,0
)
*992 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd4"
t "std_logic"
o 190
suid 313,0
)
)
uid 13294,0
)
*993 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc4"
t "std_logic"
o 191
suid 314,0
)
)
uid 13296,0
)
*994 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MUX_LOS"
t "std_logic"
o 192
suid 315,0
)
)
uid 13298,0
)
*995 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO1"
t "std_logic"
o 193
suid 316,0
)
)
uid 13300,0
)
*996 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO2"
t "std_logic"
o 194
suid 317,0
)
)
uid 13302,0
)
*997 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO3"
t "std_logic"
o 195
suid 318,0
)
)
uid 13304,0
)
*998 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_RXD"
t "std_logic"
o 194
suid 319,0
)
)
uid 13687,0
)
*999 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "loop_AF_link"
t "std_logic"
o 195
suid 321,0
)
)
uid 16484,0
)
*1000 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_d_l"
t "std_logic"
o 196
suid 323,0
)
)
uid 16486,0
)
*1001 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_d_s1_l"
t "std_logic"
o 197
suid 325,0
)
)
uid 16488,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*1002 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1003 (MRCItem
litem &792
pos 197
dimension 20
)
uid 69,0
optionalChildren [
*1004 (MRCItem
litem &793
pos 0
dimension 20
uid 70,0
)
*1005 (MRCItem
litem &794
pos 1
dimension 23
uid 71,0
)
*1006 (MRCItem
litem &795
pos 2
hidden 1
dimension 20
uid 72,0
)
*1007 (MRCItem
litem &805
pos 0
dimension 20
uid 1251,0
)
*1008 (MRCItem
litem &806
pos 1
dimension 20
uid 1255,0
)
*1009 (MRCItem
litem &807
pos 2
dimension 20
uid 1257,0
)
*1010 (MRCItem
litem &808
pos 3
dimension 20
uid 1259,0
)
*1011 (MRCItem
litem &809
pos 4
dimension 20
uid 1313,0
)
*1012 (MRCItem
litem &810
pos 5
dimension 20
uid 1317,0
)
*1013 (MRCItem
litem &811
pos 6
dimension 20
uid 1319,0
)
*1014 (MRCItem
litem &812
pos 7
dimension 20
uid 1323,0
)
*1015 (MRCItem
litem &813
pos 8
dimension 20
uid 1387,0
)
*1016 (MRCItem
litem &814
pos 9
dimension 20
uid 2002,0
)
*1017 (MRCItem
litem &815
pos 10
dimension 20
uid 2004,0
)
*1018 (MRCItem
litem &816
pos 11
dimension 20
uid 2006,0
)
*1019 (MRCItem
litem &817
pos 12
dimension 20
uid 2008,0
)
*1020 (MRCItem
litem &818
pos 13
dimension 20
uid 2022,0
)
*1021 (MRCItem
litem &819
pos 14
dimension 20
uid 2024,0
)
*1022 (MRCItem
litem &820
pos 15
dimension 20
uid 2026,0
)
*1023 (MRCItem
litem &821
pos 16
dimension 20
uid 2028,0
)
*1024 (MRCItem
litem &822
pos 17
dimension 20
uid 2030,0
)
*1025 (MRCItem
litem &823
pos 18
dimension 20
uid 2032,0
)
*1026 (MRCItem
litem &824
pos 19
dimension 20
uid 2124,0
)
*1027 (MRCItem
litem &825
pos 20
dimension 20
uid 2126,0
)
*1028 (MRCItem
litem &826
pos 21
dimension 20
uid 2128,0
)
*1029 (MRCItem
litem &827
pos 22
dimension 20
uid 2130,0
)
*1030 (MRCItem
litem &828
pos 23
dimension 20
uid 2132,0
)
*1031 (MRCItem
litem &829
pos 24
dimension 20
uid 2134,0
)
*1032 (MRCItem
litem &830
pos 25
dimension 20
uid 2138,0
)
*1033 (MRCItem
litem &831
pos 26
dimension 20
uid 2140,0
)
*1034 (MRCItem
litem &832
pos 27
dimension 20
uid 2142,0
)
*1035 (MRCItem
litem &833
pos 28
dimension 20
uid 2144,0
)
*1036 (MRCItem
litem &834
pos 29
dimension 20
uid 2146,0
)
*1037 (MRCItem
litem &835
pos 30
dimension 20
uid 2148,0
)
*1038 (MRCItem
litem &836
pos 31
dimension 20
uid 2519,0
)
*1039 (MRCItem
litem &837
pos 32
dimension 20
uid 2521,0
)
*1040 (MRCItem
litem &838
pos 33
dimension 20
uid 2523,0
)
*1041 (MRCItem
litem &839
pos 34
dimension 20
uid 2525,0
)
*1042 (MRCItem
litem &840
pos 35
dimension 20
uid 2527,0
)
*1043 (MRCItem
litem &841
pos 36
dimension 20
uid 2529,0
)
*1044 (MRCItem
litem &842
pos 37
dimension 20
uid 2531,0
)
*1045 (MRCItem
litem &843
pos 38
dimension 20
uid 2533,0
)
*1046 (MRCItem
litem &844
pos 39
dimension 20
uid 2535,0
)
*1047 (MRCItem
litem &845
pos 40
dimension 20
uid 2537,0
)
*1048 (MRCItem
litem &846
pos 41
dimension 20
uid 2539,0
)
*1049 (MRCItem
litem &847
pos 42
dimension 20
uid 2541,0
)
*1050 (MRCItem
litem &848
pos 43
dimension 20
uid 2543,0
)
*1051 (MRCItem
litem &849
pos 44
dimension 20
uid 2545,0
)
*1052 (MRCItem
litem &850
pos 45
dimension 20
uid 2547,0
)
*1053 (MRCItem
litem &851
pos 46
dimension 20
uid 2549,0
)
*1054 (MRCItem
litem &852
pos 47
dimension 20
uid 2551,0
)
*1055 (MRCItem
litem &853
pos 48
dimension 20
uid 2553,0
)
*1056 (MRCItem
litem &854
pos 49
dimension 20
uid 2555,0
)
*1057 (MRCItem
litem &855
pos 50
dimension 20
uid 2557,0
)
*1058 (MRCItem
litem &856
pos 51
dimension 20
uid 2559,0
)
*1059 (MRCItem
litem &857
pos 52
dimension 20
uid 2561,0
)
*1060 (MRCItem
litem &858
pos 53
dimension 20
uid 2563,0
)
*1061 (MRCItem
litem &859
pos 54
dimension 20
uid 2565,0
)
*1062 (MRCItem
litem &860
pos 55
dimension 20
uid 2567,0
)
*1063 (MRCItem
litem &861
pos 56
dimension 20
uid 2569,0
)
*1064 (MRCItem
litem &862
pos 57
dimension 20
uid 2571,0
)
*1065 (MRCItem
litem &863
pos 58
dimension 20
uid 2573,0
)
*1066 (MRCItem
litem &864
pos 59
dimension 20
uid 2575,0
)
*1067 (MRCItem
litem &865
pos 60
dimension 20
uid 2577,0
)
*1068 (MRCItem
litem &866
pos 61
dimension 20
uid 2579,0
)
*1069 (MRCItem
litem &867
pos 62
dimension 20
uid 2581,0
)
*1070 (MRCItem
litem &868
pos 63
dimension 20
uid 2583,0
)
*1071 (MRCItem
litem &869
pos 64
dimension 20
uid 2585,0
)
*1072 (MRCItem
litem &870
pos 65
dimension 20
uid 2595,0
)
*1073 (MRCItem
litem &871
pos 66
dimension 20
uid 2597,0
)
*1074 (MRCItem
litem &872
pos 67
dimension 20
uid 2599,0
)
*1075 (MRCItem
litem &873
pos 68
dimension 20
uid 2605,0
)
*1076 (MRCItem
litem &874
pos 69
dimension 20
uid 2607,0
)
*1077 (MRCItem
litem &875
pos 70
dimension 20
uid 3600,0
)
*1078 (MRCItem
litem &876
pos 71
dimension 20
uid 3602,0
)
*1079 (MRCItem
litem &877
pos 72
dimension 20
uid 3604,0
)
*1080 (MRCItem
litem &878
pos 73
dimension 20
uid 3606,0
)
*1081 (MRCItem
litem &879
pos 74
dimension 20
uid 4022,0
)
*1082 (MRCItem
litem &880
pos 75
dimension 20
uid 4044,0
)
*1083 (MRCItem
litem &881
pos 76
dimension 20
uid 4072,0
)
*1084 (MRCItem
litem &882
pos 77
dimension 20
uid 4503,0
)
*1085 (MRCItem
litem &883
pos 78
dimension 20
uid 4505,0
)
*1086 (MRCItem
litem &884
pos 79
dimension 20
uid 4507,0
)
*1087 (MRCItem
litem &885
pos 80
dimension 20
uid 4509,0
)
*1088 (MRCItem
litem &886
pos 81
dimension 20
uid 4511,0
)
*1089 (MRCItem
litem &887
pos 82
dimension 20
uid 4513,0
)
*1090 (MRCItem
litem &888
pos 83
dimension 20
uid 4515,0
)
*1091 (MRCItem
litem &889
pos 84
dimension 20
uid 4517,0
)
*1092 (MRCItem
litem &890
pos 85
dimension 20
uid 4519,0
)
*1093 (MRCItem
litem &891
pos 86
dimension 20
uid 5259,0
)
*1094 (MRCItem
litem &892
pos 87
dimension 20
uid 5261,0
)
*1095 (MRCItem
litem &893
pos 88
dimension 20
uid 5263,0
)
*1096 (MRCItem
litem &894
pos 89
dimension 20
uid 5265,0
)
*1097 (MRCItem
litem &895
pos 90
dimension 20
uid 5267,0
)
*1098 (MRCItem
litem &896
pos 91
dimension 20
uid 5269,0
)
*1099 (MRCItem
litem &897
pos 92
dimension 20
uid 5271,0
)
*1100 (MRCItem
litem &898
pos 93
dimension 20
uid 5273,0
)
*1101 (MRCItem
litem &899
pos 94
dimension 20
uid 5275,0
)
*1102 (MRCItem
litem &900
pos 95
dimension 20
uid 5277,0
)
*1103 (MRCItem
litem &901
pos 96
dimension 20
uid 5279,0
)
*1104 (MRCItem
litem &902
pos 97
dimension 20
uid 5281,0
)
*1105 (MRCItem
litem &903
pos 98
dimension 20
uid 5283,0
)
*1106 (MRCItem
litem &904
pos 99
dimension 20
uid 5285,0
)
*1107 (MRCItem
litem &905
pos 100
dimension 20
uid 5287,0
)
*1108 (MRCItem
litem &906
pos 101
dimension 20
uid 5289,0
)
*1109 (MRCItem
litem &907
pos 102
dimension 20
uid 5291,0
)
*1110 (MRCItem
litem &908
pos 103
dimension 20
uid 5293,0
)
*1111 (MRCItem
litem &909
pos 104
dimension 20
uid 5295,0
)
*1112 (MRCItem
litem &910
pos 105
dimension 20
uid 5297,0
)
*1113 (MRCItem
litem &911
pos 106
dimension 20
uid 7383,0
)
*1114 (MRCItem
litem &912
pos 107
dimension 20
uid 7385,0
)
*1115 (MRCItem
litem &913
pos 108
dimension 20
uid 7387,0
)
*1116 (MRCItem
litem &914
pos 109
dimension 20
uid 7389,0
)
*1117 (MRCItem
litem &915
pos 110
dimension 20
uid 7391,0
)
*1118 (MRCItem
litem &916
pos 111
dimension 20
uid 7393,0
)
*1119 (MRCItem
litem &917
pos 112
dimension 20
uid 7395,0
)
*1120 (MRCItem
litem &918
pos 113
dimension 20
uid 7397,0
)
*1121 (MRCItem
litem &919
pos 114
dimension 20
uid 7399,0
)
*1122 (MRCItem
litem &920
pos 115
dimension 20
uid 7401,0
)
*1123 (MRCItem
litem &921
pos 116
dimension 20
uid 7403,0
)
*1124 (MRCItem
litem &922
pos 117
dimension 20
uid 7405,0
)
*1125 (MRCItem
litem &923
pos 118
dimension 20
uid 7407,0
)
*1126 (MRCItem
litem &924
pos 119
dimension 20
uid 7409,0
)
*1127 (MRCItem
litem &925
pos 120
dimension 20
uid 7411,0
)
*1128 (MRCItem
litem &926
pos 121
dimension 20
uid 7413,0
)
*1129 (MRCItem
litem &927
pos 122
dimension 20
uid 7415,0
)
*1130 (MRCItem
litem &928
pos 123
dimension 20
uid 7417,0
)
*1131 (MRCItem
litem &929
pos 124
dimension 20
uid 7419,0
)
*1132 (MRCItem
litem &930
pos 125
dimension 20
uid 7421,0
)
*1133 (MRCItem
litem &931
pos 126
dimension 20
uid 7423,0
)
*1134 (MRCItem
litem &932
pos 127
dimension 20
uid 7425,0
)
*1135 (MRCItem
litem &933
pos 128
dimension 20
uid 7427,0
)
*1136 (MRCItem
litem &934
pos 129
dimension 20
uid 7429,0
)
*1137 (MRCItem
litem &935
pos 130
dimension 20
uid 7431,0
)
*1138 (MRCItem
litem &936
pos 131
dimension 20
uid 7433,0
)
*1139 (MRCItem
litem &937
pos 132
dimension 20
uid 7435,0
)
*1140 (MRCItem
litem &938
pos 133
dimension 20
uid 7437,0
)
*1141 (MRCItem
litem &939
pos 134
dimension 20
uid 7926,0
)
*1142 (MRCItem
litem &940
pos 135
dimension 20
uid 8177,0
)
*1143 (MRCItem
litem &941
pos 136
dimension 20
uid 8179,0
)
*1144 (MRCItem
litem &942
pos 137
dimension 20
uid 8189,0
)
*1145 (MRCItem
litem &943
pos 138
dimension 20
uid 8191,0
)
*1146 (MRCItem
litem &944
pos 139
dimension 20
uid 8193,0
)
*1147 (MRCItem
litem &945
pos 140
dimension 20
uid 8195,0
)
*1148 (MRCItem
litem &946
pos 141
dimension 20
uid 8197,0
)
*1149 (MRCItem
litem &947
pos 142
dimension 20
uid 8199,0
)
*1150 (MRCItem
litem &948
pos 143
dimension 20
uid 8201,0
)
*1151 (MRCItem
litem &949
pos 144
dimension 20
uid 8203,0
)
*1152 (MRCItem
litem &950
pos 145
dimension 20
uid 8305,0
)
*1153 (MRCItem
litem &951
pos 146
dimension 20
uid 8307,0
)
*1154 (MRCItem
litem &952
pos 147
dimension 20
uid 8309,0
)
*1155 (MRCItem
litem &953
pos 148
dimension 20
uid 8311,0
)
*1156 (MRCItem
litem &954
pos 149
dimension 20
uid 8313,0
)
*1157 (MRCItem
litem &955
pos 150
dimension 20
uid 8315,0
)
*1158 (MRCItem
litem &956
pos 151
dimension 20
uid 8317,0
)
*1159 (MRCItem
litem &957
pos 152
dimension 20
uid 9554,0
)
*1160 (MRCItem
litem &958
pos 153
dimension 20
uid 9556,0
)
*1161 (MRCItem
litem &959
pos 154
dimension 20
uid 9558,0
)
*1162 (MRCItem
litem &960
pos 155
dimension 20
uid 9560,0
)
*1163 (MRCItem
litem &961
pos 156
dimension 20
uid 9937,0
)
*1164 (MRCItem
litem &962
pos 157
dimension 20
uid 12560,0
)
*1165 (MRCItem
litem &963
pos 158
dimension 20
uid 13235,0
)
*1166 (MRCItem
litem &964
pos 159
dimension 20
uid 13239,0
)
*1167 (MRCItem
litem &965
pos 160
dimension 20
uid 13241,0
)
*1168 (MRCItem
litem &966
pos 161
dimension 20
uid 13243,0
)
*1169 (MRCItem
litem &967
pos 162
dimension 20
uid 13245,0
)
*1170 (MRCItem
litem &968
pos 163
dimension 20
uid 13247,0
)
*1171 (MRCItem
litem &969
pos 164
dimension 20
uid 13249,0
)
*1172 (MRCItem
litem &970
pos 165
dimension 20
uid 13251,0
)
*1173 (MRCItem
litem &971
pos 166
dimension 20
uid 13253,0
)
*1174 (MRCItem
litem &972
pos 167
dimension 20
uid 13255,0
)
*1175 (MRCItem
litem &973
pos 168
dimension 20
uid 13257,0
)
*1176 (MRCItem
litem &974
pos 169
dimension 20
uid 13259,0
)
*1177 (MRCItem
litem &975
pos 170
dimension 20
uid 13261,0
)
*1178 (MRCItem
litem &976
pos 171
dimension 20
uid 13263,0
)
*1179 (MRCItem
litem &977
pos 172
dimension 20
uid 13265,0
)
*1180 (MRCItem
litem &978
pos 173
dimension 20
uid 13267,0
)
*1181 (MRCItem
litem &979
pos 174
dimension 20
uid 13269,0
)
*1182 (MRCItem
litem &980
pos 175
dimension 20
uid 13271,0
)
*1183 (MRCItem
litem &981
pos 176
dimension 20
uid 13273,0
)
*1184 (MRCItem
litem &982
pos 177
dimension 20
uid 13275,0
)
*1185 (MRCItem
litem &983
pos 178
dimension 20
uid 13277,0
)
*1186 (MRCItem
litem &984
pos 179
dimension 20
uid 13279,0
)
*1187 (MRCItem
litem &985
pos 180
dimension 20
uid 13281,0
)
*1188 (MRCItem
litem &986
pos 181
dimension 20
uid 13283,0
)
*1189 (MRCItem
litem &987
pos 182
dimension 20
uid 13285,0
)
*1190 (MRCItem
litem &988
pos 183
dimension 20
uid 13287,0
)
*1191 (MRCItem
litem &989
pos 184
dimension 20
uid 13289,0
)
*1192 (MRCItem
litem &990
pos 185
dimension 20
uid 13291,0
)
*1193 (MRCItem
litem &991
pos 186
dimension 20
uid 13293,0
)
*1194 (MRCItem
litem &992
pos 187
dimension 20
uid 13295,0
)
*1195 (MRCItem
litem &993
pos 188
dimension 20
uid 13297,0
)
*1196 (MRCItem
litem &994
pos 189
dimension 20
uid 13299,0
)
*1197 (MRCItem
litem &995
pos 190
dimension 20
uid 13301,0
)
*1198 (MRCItem
litem &996
pos 191
dimension 20
uid 13303,0
)
*1199 (MRCItem
litem &997
pos 192
dimension 20
uid 13305,0
)
*1200 (MRCItem
litem &998
pos 193
dimension 20
uid 13688,0
)
*1201 (MRCItem
litem &999
pos 194
dimension 20
uid 16485,0
)
*1202 (MRCItem
litem &1000
pos 195
dimension 20
uid 16487,0
)
*1203 (MRCItem
litem &1001
pos 196
dimension 20
uid 16489,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*1204 (MRCItem
litem &796
pos 0
dimension 20
uid 74,0
)
*1205 (MRCItem
litem &798
pos 1
dimension 50
uid 75,0
)
*1206 (MRCItem
litem &799
pos 2
dimension 100
uid 76,0
)
*1207 (MRCItem
litem &800
pos 3
dimension 50
uid 77,0
)
*1208 (MRCItem
litem &801
pos 4
dimension 100
uid 78,0
)
*1209 (MRCItem
litem &802
pos 5
dimension 100
uid 79,0
)
*1210 (MRCItem
litem &803
pos 6
dimension 50
uid 80,0
)
*1211 (MRCItem
litem &804
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1212 (LEmptyRow
)
uid 83,0
optionalChildren [
*1213 (RefLabelRowHdr
)
*1214 (TitleRowHdr
)
*1215 (FilterRowHdr
)
*1216 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1217 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1218 (GroupColHdr
tm "GroupColHdrMgr"
)
*1219 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1220 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1221 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1222 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1223 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*1224 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1225 (MRCItem
litem &1212
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*1226 (MRCItem
litem &1213
pos 0
dimension 20
uid 98,0
)
*1227 (MRCItem
litem &1214
pos 1
dimension 23
uid 99,0
)
*1228 (MRCItem
litem &1215
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*1229 (MRCItem
litem &1216
pos 0
dimension 20
uid 102,0
)
*1230 (MRCItem
litem &1218
pos 1
dimension 50
uid 103,0
)
*1231 (MRCItem
litem &1219
pos 2
dimension 100
uid 104,0
)
*1232 (MRCItem
litem &1220
pos 3
dimension 100
uid 105,0
)
*1233 (MRCItem
litem &1221
pos 4
dimension 50
uid 106,0
)
*1234 (MRCItem
litem &1222
pos 5
dimension 50
uid 107,0
)
*1235 (MRCItem
litem &1223
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
