{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583786 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1431123583786 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583846 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1431123583846 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v " "Source file: /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431123583899 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1431123583899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431123586694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431123586699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 19:19:46 2015 " "Processing started: Fri May  8 19:19:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431123586699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431123586699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Apollo_8 -c Apollo_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Apollo_8 -c Apollo_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431123586699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1431123589722 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "InstrumentUnit.qsys " "Elaborating Qsys system entity \"InstrumentUnit.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123597801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:01 Progress: Loading Apollo_8/InstrumentUnit.qsys " "2015.05.08.19:20:01 Progress: Loading Apollo_8/InstrumentUnit.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123601634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:01 Progress: Reading input file " "2015.05.08.19:20:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123601983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:02 Progress: Adding clk_0 \[clock_source 14.1\] " "2015.05.08.19:20:02 Progress: Adding clk_0 \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123602062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:02 Progress: Parameterizing module clk_0 " "2015.05.08.19:20:02 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123602778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:02 Progress: Adding hps_0 \[altera_hps 14.1\] " "2015.05.08.19:20:02 Progress: Adding hps_0 \[altera_hps 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123602779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:05 Progress: Parameterizing module hps_0 " "2015.05.08.19:20:05 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123605082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:05 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 14.1\] " "2015.05.08.19:20:05 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123605101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:05 Progress: Parameterizing module mem_if_ddr3_emif_0 " "2015.05.08.19:20:05 Progress: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123605474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:05 Progress: Adding pll_0 \[altera_pll 14.1\] " "2015.05.08.19:20:05 Progress: Adding pll_0 \[altera_pll 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123605478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:07 Progress: Parameterizing module pll_0 " "2015.05.08.19:20:07 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123607223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:07 Progress: Building connections " "2015.05.08.19:20:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123607226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:07 Progress: Parameterizing connections " "2015.05.08.19:20:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123607258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:07 Progress: Validating " "2015.05.08.19:20:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123607259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.19:20:21 Progress: Done reading input file " "2015.05.08.19:20:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123621642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InstrumentUnit.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "InstrumentUnit.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InstrumentUnit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "InstrumentUnit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624524 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "InstrumentUnit.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "InstrumentUnit.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624525 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "InstrumentUnit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "InstrumentUnit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InstrumentUnit.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz " "InstrumentUnit.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InstrumentUnit.pll_0: Able to implement PLL with user settings " "InstrumentUnit.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624532 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit. " "InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624532 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit. " "InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624533 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "InstrumentUnit.pll_0: pll_0.locked must be exported, or connected to a matching conduit. " "InstrumentUnit.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431123624533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InstrumentUnit: Generating InstrumentUnit \"InstrumentUnit\" for QUARTUS_SYNTH " "InstrumentUnit: Generating InstrumentUnit \"InstrumentUnit\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123628019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123632120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123636454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123637040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123637459 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431123637812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"InstrumentUnit\" instantiated altera_hps \"hps_0\" " "Hps_0: \"InstrumentUnit\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123638150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0: \"InstrumentUnit\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\" " "Mem_if_ddr3_emif_0: \"InstrumentUnit\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123638621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"InstrumentUnit\" instantiated altera_pll \"pll_0\" " "Pll_0: \"InstrumentUnit\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123638669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"InstrumentUnit\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"InstrumentUnit\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123638852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"InstrumentUnit\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"InstrumentUnit\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123638853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123638902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123638989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123639244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123639245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs " "P0: Generating InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123639971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the InstrumentUnit_mem_if_ddr3_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the InstrumentUnit_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123649254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123656080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123666546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\" " "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_0_avl_0_translator\" " "Mem_if_ddr3_emif_0_avl_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_0_avl_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_translator.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_0_avl_0_agent\" " "Mem_if_ddr3_emif_0_avl_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_0_avl_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\" " "Mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_0_avl_0_burst_adapter\" " "Mem_if_ddr3_emif_0_avl_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_0_avl_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123673337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123693083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_dll_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123693084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_oct_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123693084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123693086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123693090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "InstrumentUnit: Done \"InstrumentUnit\" with 26 modules, 132 files " "InstrumentUnit: Done \"InstrumentUnit\" with 26 modules, 132 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431123693092 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "InstrumentUnit.qsys " "Finished elaborating Qsys system entity \"InstrumentUnit.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123695568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/InstrumentUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/InstrumentUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit " "Found entity 1: InstrumentUnit" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_hps_0 " "Found entity 1: InstrumentUnit_hps_0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_hps_0_fpga_interfaces " "Found entity 1: InstrumentUnit_hps_0_fpga_interfaces" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_fpga_interfaces.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_hps_0_hps_io " "Found entity 1: InstrumentUnit_hps_0_hps_io" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_hps_0_hps_io_border " "Found entity 1: InstrumentUnit_hps_0_hps_io_border" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_reset" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_pll0 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_pll0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703519 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703522 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703527 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703532 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mm_interconnect_0 " "Found entity 1: InstrumentUnit_mm_interconnect_0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mm_interconnect_0_cmd_demux " "Found entity 1: InstrumentUnit_mm_interconnect_0_cmd_demux" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mm_interconnect_0_cmd_mux " "Found entity 1: InstrumentUnit_mm_interconnect_0_cmd_mux" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InstrumentUnit_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at InstrumentUnit_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InstrumentUnit_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at InstrumentUnit_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mm_interconnect_0_router_default_decode " "Found entity 1: InstrumentUnit_mm_interconnect_0_router_default_decode" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703553 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstrumentUnit_mm_interconnect_0_router " "Found entity 2: InstrumentUnit_mm_interconnect_0_router" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel InstrumentUnit_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at InstrumentUnit_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel InstrumentUnit_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at InstrumentUnit_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mm_interconnect_0_router_002_default_decode " "Found entity 1: InstrumentUnit_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703558 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstrumentUnit_mm_interconnect_0_router_002 " "Found entity 2: InstrumentUnit_mm_interconnect_0_router_002" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mm_interconnect_0_rsp_demux " "Found entity 1: InstrumentUnit_mm_interconnect_0_rsp_demux" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_mm_interconnect_0_rsp_mux " "Found entity 1: InstrumentUnit_mm_interconnect_0_rsp_mux" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrumentUnit_pll_0 " "Found entity 1: InstrumentUnit_pll_0" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/InstrumentUnit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/InstrumentUnit/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/InstrumentUnit/submodules/altera_default_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/InstrumentUnit/submodules/altera_incr_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703612 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703612 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703628 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703644 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703644 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703644 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703644 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/InstrumentUnit/submodules/altera_reset_controller.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/InstrumentUnit/submodules/altera_reset_synchronizer.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/InstrumentUnit/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431123703671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/InstrumentUnit/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/InstrumentUnit/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/InstrumentUnit/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123703768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123703768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123703769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InstrumentUnit " "Elaborating entity \"InstrumentUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431123703932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_hps_0 InstrumentUnit_hps_0:hps_0 " "Elaborating entity \"InstrumentUnit_hps_0\" for hierarchy \"InstrumentUnit_hps_0:hps_0\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "hps_0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123703960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_hps_0_fpga_interfaces InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"InstrumentUnit_hps_0_fpga_interfaces\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v" "fpga_interfaces" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123703972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_hps_0_hps_io InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io " "Elaborating entity \"InstrumentUnit_hps_0_hps_io\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v" "hps_io" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123703979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_hps_0_hps_io_border InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border " "Elaborating entity \"InstrumentUnit_hps_0_hps_io_border\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v" "border" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123703987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123703989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram.v" "pll" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431123704029 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431123704029 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram.v" "p0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704030 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1431123704034 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704036 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1431123704041 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704041 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1431123704041 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431123704041 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431123704043 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431123704043 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704045 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431123704047 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123704147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704157 ""}  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431123704157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123704195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123704195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram.v" "c0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704249 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704249 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704249 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704249 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704249 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704249 "|InstrumentUnit|InstrumentUnit_hps_0:hps_0|InstrumentUnit_hps_0_hps_io:hps_io|InstrumentUnit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram.v" "oct" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/InstrumentUnit/submodules/hps_sdram.v" "dll" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "mem_if_ddr3_emif_0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_pll0 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_pll0\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "pll0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704305 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1431123704307 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "p0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704310 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models InstrumentUnit_mem_if_ddr3_emif_0_p0.sv(405) " "Verilog HDL Display System Task info at InstrumentUnit_mem_if_ddr3_emif_0_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1431123704315 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv" "umemphy" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431123704321 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123704321 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_reset InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_reset\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "ureset" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_afi_clk" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset:ureset\|InstrumentUnit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_avl_clk" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704338 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..140\]\" at InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431123704341 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[107..104\]\" at InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431123704341 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[71..68\]\" at InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431123704341 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431123704341 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "s0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "sequencer_rst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "cpu_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123704540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704556 ""}  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431123704556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123704622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123704622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123704676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704698 ""}  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431123704698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123704744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123704744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123704789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123704789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/vigas/Apollo/Apollo_8/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123704828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123704828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/vigas/Apollo/Apollo_8/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123704847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704872 ""}  } { { "db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431123704871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123704928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123704928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "hphy_bridge" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "sequencer_mem" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123704953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3328 " "Parameter \"maximum_depth\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3328 " "Parameter \"numwords_a\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file InstrumentUnit_mem_if_ddr3_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"InstrumentUnit_mem_if_ddr3_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123704968 ""}  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431123704968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltl1 " "Found entity 1: altsyncram_ltl1" {  } { { "db/altsyncram_ltl1.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/altsyncram_ltl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123705022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123705022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltl1 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_ltl1:auto_generated " "Elaborating entity \"altsyncram_ltl1\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_ltl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|InstrumentUnit_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" "irq_mapper" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_s0.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "c0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123705289 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123705289 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123705289 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123705289 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123705289 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431123705289 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_pll_0 InstrumentUnit_pll_0:pll_0 " "Elaborating entity \"InstrumentUnit_pll_0\" for hierarchy \"InstrumentUnit_pll_0:pll_0\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "pll_0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" "altera_pll_i" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705322 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1431123705325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123705325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705396 ""}  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431123705396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0 InstrumentUnit_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"InstrumentUnit_mm_interconnect_0\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_translator" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_agent" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_router InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router:router " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_router\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router:router\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_router_default_decode InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router:router\|InstrumentUnit_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_router_default_decode\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router:router\|InstrumentUnit_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_router_002 InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_router_002\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "router_002" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_router_002_default_decode InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router_002:router_002\|InstrumentUnit_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_router_002_default_decode\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_router_002:router_002\|InstrumentUnit_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_0_burst_adapter" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_cmd_demux InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_cmd_demux\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_cmd_mux InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_cmd_mux\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_rsp_demux InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_rsp_demux\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "rsp_demux" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrumentUnit_mm_interconnect_0_rsp_mux InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"InstrumentUnit_mm_interconnect_0_rsp_mux\" for hierarchy \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|InstrumentUnit_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "rst_controller" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/InstrumentUnit/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123705600 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" 88 0 0 } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123709042 "|InstrumentUnit|InstrumentUnit_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk " "Synthesized away node \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" 200 -1 0 } } { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 144 0 0 } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123709042 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" 233 -1 0 } } { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 144 0 0 } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123709042 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_pll0.sv" 329 -1 0 } } { "db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0.v" 144 0 0 } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123709042 "|InstrumentUnit|InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1431123709042 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1431123709042 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"InstrumentUnit_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_pll_0.v" 88 0 0 } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 214 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123709050 "|InstrumentUnit|InstrumentUnit_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1431123709050 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1431123709050 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431123711840 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1431123711840 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1431123711840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123711864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"InstrumentUnit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123711882 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431123711882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6n1 " "Found entity 1: altsyncram_k6n1" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "/home/vigas/Apollo/Apollo_8/db/altsyncram_k6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431123711933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431123711933 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "63 " "63 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1431123713199 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123714938 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1431123714938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123715458 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1431123718274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "InstrumentUnit_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"InstrumentUnit_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123719074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_8/output_files/Apollo_8.map.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_8/output_files/Apollo_8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431123720391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1223 284 6 0 147 " "Adding 1223 node(s), including 284 DDIO, 6 PLL, 0 transceiver and 147 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1431123723607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431123723607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4507 " "Implemented 4507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1431123724408 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1431123724408 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1431123724408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3271 " "Implemented 3271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1431123724408 ""} { "Info" "ICUT_CUT_TM_RAMS" "198 " "Implemented 198 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1431123724408 ""} { "Info" "ICUT_CUT_TM_PLLS" "6 " "Implemented 6 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1431123724408 ""} { "Info" "ICUT_CUT_TM_DLLS" "2 " "Implemented 2 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1431123724408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1431123724408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431123724899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:22:04 2015 " "Processing ended: Fri May  8 19:22:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431123724899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431123724899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:58 " "Total CPU time (on all processors): 00:04:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431123724899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431123724899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431123727644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431123727649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 19:22:07 2015 " "Processing started: Fri May  8 19:22:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431123727649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1431123727649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Apollo_8 -c Apollo_8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Apollo_8 -c Apollo_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1431123727649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1431123727689 ""}
{ "Info" "0" "" "Project  = Apollo_8" {  } {  } 0 0 "Project  = Apollo_8" 0 0 "Fitter" 0 0 1431123727690 ""}
{ "Info" "0" "" "Revision = Apollo_8" {  } {  } 0 0 "Revision = Apollo_8" 0 0 "Fitter" 0 0 1431123727690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1431123727932 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Apollo_8 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"Apollo_8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431123727983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431123728021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431123728021 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431123728604 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431123734550 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1431123734701 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "110 111 " "No exact pin location assignment(s) for 110 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1431123735086 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431123735124 ""} { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "oct_rzqin " "RUP, RDN, or RZQ pin oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oct_rzqin" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431123735124 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1431123735124 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1431123751906 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (2 global, 2 dual-regional) " "Promoted 4 clocks (2 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 838 dual-regional CLKCTRL_R32 and CLKCTRL_R22 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 838 fanout uses dual-regional clock CLKCTRL_R32 and CLKCTRL_R22" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1431123756567 ""} { "Info" "ICCLK_MERGED_CELL" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1431123756567 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431123756567 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 277 dual-regional CLKCTRL_R34 and CLKCTRL_R24 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R34 and CLKCTRL_R24" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1431123756567 ""} { "Info" "ICCLK_MERGED_CELL" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1431123756567 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431123756567 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G11 " "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431123756567 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G0 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431123756567 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431123756567 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1478 global CLKCTRL_G4 " "clk_clk~inputCLKENA0 with 1478 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431123756569 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431123756569 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431123757684 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431123764859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431123764863 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431123765731 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431123765747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431123765749 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431123766168 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431123766169 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431123766169 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431123766169 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431123766171 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431123766171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431123766185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766186 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431123766186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431123766187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766190 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431123766190 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1431123766261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1431123766347 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431123766347 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123766444 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431123766444 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1431123766446 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_clk " "  20.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock " "   3.333 mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_ck\[0\] " "   3.333 memory_0_mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_ck_n\[0\] " "   3.333 memory_0_mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[0\]_IN " "   3.333 memory_0_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[0\]_OUT " "   3.333 memory_0_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[1\]_IN " "   3.333 memory_0_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[1\]_OUT " "   3.333 memory_0_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[2\]_IN " "   3.333 memory_0_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[2\]_OUT " "   3.333 memory_0_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[3\]_IN " "   3.333 memory_0_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[3\]_OUT " "   3.333 memory_0_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[0\]_OUT " "   3.333 memory_0_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[1\]_OUT " "   3.333 memory_0_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[2\]_OUT " "   3.333 memory_0_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[3\]_OUT " "   3.333 memory_0_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck " "   3.333 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n " "   3.333 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_IN " "   3.333 memory_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n_OUT " "   3.333 memory_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_OUT " "   3.333 memory_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431123766483 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1431123766483 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431123766741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431123766789 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1431123766791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431123766800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431123766817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1431123766834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1431123766834 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1431123766843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1431123768725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431123768737 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431123768737 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1431123768737 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431123770166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1431123774722 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1431123778294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431123795099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1431123808876 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1431123810632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431123810632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1431123819025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1431123832716 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1431123832716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431123837427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1431123837431 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1431123837431 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1431123837431 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.73 " "Total time spent on timing analysis during the Fitter is 9.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1431123842420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431123842766 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431123842767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431123847260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431123847373 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431123847373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431123856713 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431123870221 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1431123870847 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 348 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 347 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 346 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 345 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[11] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[11\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[10] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[10\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 319 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[9] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[9\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 318 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[8] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[8\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 317 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[7\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 316 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[6\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 315 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[5\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 314 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[4\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 313 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 312 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 311 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 310 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 309 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 272 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 273 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 274 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 275 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 276 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 277 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 278 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 279 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 360 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[12] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[12\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 321 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[13] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[13\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 322 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[14] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[14\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 323 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[15] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[15\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 324 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[16] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[16\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 325 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[17] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[17\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 326 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[18] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[18\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 327 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[19] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[19\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 328 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[20] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[20\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 329 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[21] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[21\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 330 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[22] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[22\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 331 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[23] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[23\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 332 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[24] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[24\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 333 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[25] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[25\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 334 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[26] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[26\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 335 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[27] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[27\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 336 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[28] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[28\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 337 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[29] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[29\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 338 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[30] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[30\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 339 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[31] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[31\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 340 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 341 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 342 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 343 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 344 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431123871007 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1431123871007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_8/output_files/Apollo_8.fit.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_8/output_files/Apollo_8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1431123872342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3891 " "Peak virtual memory: 3891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431123876804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:24:36 2015 " "Processing ended: Fri May  8 19:24:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431123876804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431123876804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431123876804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431123876804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1431123881363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431123881367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 19:24:41 2015 " "Processing started: Fri May  8 19:24:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431123881367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1431123881367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Apollo_8 -c Apollo_8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Apollo_8 -c Apollo_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1431123881367 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1431123889523 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1431123892753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1093 " "Peak virtual memory: 1093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431123892914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:24:52 2015 " "Processing ended: Fri May  8 19:24:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431123892914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431123892914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431123892914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1431123892914 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1431123894281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1431123896101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431123896105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 19:24:55 2015 " "Processing started: Fri May  8 19:24:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431123896105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431123896105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Apollo_8 -c Apollo_8 " "Command: quartus_sta Apollo_8 -c Apollo_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431123896105 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1431123896150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1431123897267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431123897314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431123897314 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431123899308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1431123899311 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431123899312 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123900070 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1431123900211 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431123900212 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431123900230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1431123900232 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431123900233 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123900642 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123900664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123900664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123900664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123900664 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123900666 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431123900666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431123900687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900689 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431123900689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431123900690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900691 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431123900691 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1431123900693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431123900844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431123900894 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123900894 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123900991 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123900991 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1431123900994 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431123901013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.993 " "Worst-case setup slack is 1.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.993               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.993               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.268               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.568               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    2.568               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    3.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.084               0.000 clk_clk  " "    5.084               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.319               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.319               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123901165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.248               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk_clk  " "    0.378               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.405               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.542               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.549               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.747               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.747               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123901200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.505 " "Worst-case recovery slack is 4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.505               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.007               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.007               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.201               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.201               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.254               0.000 clk_clk  " "   14.254               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.123               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.123               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123901221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.390 " "Worst-case removal slack is 1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390               0.000 clk_clk  " "    1.390               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.405               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.470               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.470               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    1.709               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.793               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.793               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123901243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.807 " "Worst-case minimum pulse width slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.807               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.822               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.864               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.730               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.730               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.385               0.000 clk_clk  " "    8.385               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.890               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.890               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123901266 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.439 ns " "Worst Case Available Settling Time: 22.439 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123901421 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431123901500 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123902223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.993 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.993" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903522 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903522 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.248 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.007 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.007" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903618 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903618 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903661 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123903661 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123903722 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123903722 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.876  0.874" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.876  0.874" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.296     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  5.296     --" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.993  0.248" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.993  0.248" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.007   1.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.007   1.47" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.44  0.572" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.44  0.572" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.323  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.323  0.326" 0 0 "Quartus II" 0 0 1431123903723 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431123903929 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123904403 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905255 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905404 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123905404 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123905467 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123905467 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" 0 0 "Quartus II" 0 0 1431123905467 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" 0 0 "Quartus II" 0 0 1431123905467 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" 0 0 "Quartus II" 0 0 1431123905467 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" 0 0 "Quartus II" 0 0 1431123905468 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" 0 0 "Quartus II" 0 0 1431123905468 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" 0 0 "Quartus II" 0 0 1431123905468 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1431123905468 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" 0 0 "Quartus II" 0 0 1431123905468 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431123905645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431123905705 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431123905706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431123919861 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920520 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431123920520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920533 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123920533 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123920677 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123920677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.902 " "Worst-case setup slack is 1.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.902               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.902               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.241               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.241               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.565               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    2.565               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.346               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    3.346               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.507               0.000 clk_clk  " "    4.507               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    7.500               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123920841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clk_clk  " "    0.291               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.297               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.424               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.555               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.587               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.615               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123920908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.703 " "Worst-case recovery slack is 4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.703               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.293               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.293               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.434               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.434               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.487               0.000 clk_clk  " "   14.487               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.505               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   19.505               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123920960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.271 " "Worst-case removal slack is 1.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.271               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 clk_clk  " "    1.323               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.379               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    1.615               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.699               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123921019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.759 " "Worst-case minimum pulse width slack is 0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.759               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.816               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.836               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.690               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.690               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.355               0.000 clk_clk  " "    8.355               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.903               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.903               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123921075 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.612 ns " "Worst Case Available Settling Time: 22.612 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123921223 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431123921395 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123922117 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.902 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.902" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923516 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.297 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.297" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923647 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923647 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.293 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923732 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.379 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.379" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123923815 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123923908 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123923908 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.849  0.863" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.849  0.863" 0 0 "Quartus II" 0 0 1431123923908 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.357     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.357     --" 0 0 "Quartus II" 0 0 1431123923908 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.902  0.297" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.902  0.297" 0 0 "Quartus II" 0 0 1431123923909 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.293  1.379" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.293  1.379" 0 0 "Quartus II" 0 0 1431123923909 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.513  0.563" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.513  0.563" 0 0 "Quartus II" 0 0 1431123923909 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.719  0.719" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.719  0.719" 0 0 "Quartus II" 0 0 1431123923909 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.309  0.262" 0 0 "Quartus II" 0 0 1431123923909 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.352  0.354" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.352  0.354" 0 0 "Quartus II" 0 0 1431123923909 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431123924195 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123924639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925940 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123925940 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926034 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926034 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926125 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123926125 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123926228 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123926228 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" 0 0 "Quartus II" 0 0 1431123926228 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" 0 0 "Quartus II" 0 0 1431123926229 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" 0 0 "Quartus II" 0 0 1431123926229 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" 0 0 "Quartus II" 0 0 1431123926229 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" 0 0 "Quartus II" 0 0 1431123926229 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" 0 0 "Quartus II" 0 0 1431123926229 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" 0 0 "Quartus II" 0 0 1431123926229 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" 0 0 "Quartus II" 0 0 1431123926229 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431123926497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431123927275 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431123927275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431123935980 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936548 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431123936548 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936556 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123936556 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123936705 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123936705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.827 " "Worst-case setup slack is 2.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.827               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.827               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.634               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    5.634               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.519               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.519               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.247               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.247               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.579               0.000 clk_clk  " "   13.579               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123936818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk_clk  " "    0.177               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.184               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.185               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.192               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.511               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123936925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.884               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   12.884               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.227               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.227               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.932               0.000 clk_clk  " "   16.932               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   21.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123937021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.492               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 clk_clk  " "    0.568               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.704               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.817               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123937117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.218 " "Worst-case minimum pulse width slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.218               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.233               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 clk_clk  " "    8.885               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.542               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.542               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123937210 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.483 ns " "Worst Case Available Settling Time: 28.483 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123937393 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431123937693 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123938408 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.827 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.827" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940097 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940097 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940234 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940234 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.884 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 12.884" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.492 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.492" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940490 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123940490 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123940628 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123940628 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.963  0.961" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.963  0.961" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   5.73     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   5.73     --" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.827  0.156" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.827  0.156" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.884  0.492" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 12.884  0.492" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.695  0.777" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.695  0.777" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.932  0.932" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.932  0.932" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.512  0.465" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.488  0.488" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.488  0.488" 0 0 "Quartus II" 0 0 1431123940629 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431123941016 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123941463 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123942977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123942977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123942977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123942977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123942977 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123942977 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943114 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943114 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943249 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943249 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943383 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123943383 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" 0 0 "Quartus II" 0 0 1431123943530 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" 0 0 "Quartus II" 0 0 1431123943531 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" 0 0 "Quartus II" 0 0 1431123943531 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431123943882 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431123945417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945427 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123945427 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431123945576 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431123945576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.847 " "Worst-case setup slack is 2.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.847               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.847               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.802               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    5.802               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.021               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   11.021               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.743               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.743               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.068               0.000 clk_clk  " "   14.068               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123945726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk_clk  " "    0.160               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.177               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.454               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123945869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.381               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   13.381               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.359               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.359               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.283               0.000 clk_clk  " "   17.283               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.266               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.266               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123946004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.452 " "Worst-case removal slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.452               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 clk_clk  " "    0.515               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.641               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.738               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123946138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.208 " "Worst-case minimum pulse width slack is 1.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.208               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.208               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.232               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.232               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.881               0.000 clk_clk  " "    8.881               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.542               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.542               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431123946275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.785 ns " "Worst Case Available Settling Time: 28.785 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431123946503 ""}
{ "Info" "0" "" "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE InstrumentUnit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431123946961 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: InstrumentUnit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123947602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.847 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.847" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949640 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949640 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949809 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949809 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.381 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.381" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949971 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123949971 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.452 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.452" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123950143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123950143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123950143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123950143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123950143 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123950143 ""}
{ "Info" "0" "" "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: InstrumentUnit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431123950327 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123950327 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.945  0.973" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.945  0.973" 0 0 "Quartus II" 0 0 1431123950327 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.733     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.733     --" 0 0 "Quartus II" 0 0 1431123950327 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.847  0.142" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.847  0.142" 0 0 "Quartus II" 0 0 1431123950327 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.381  0.452" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.381  0.452" 0 0 "Quartus II" 0 0 1431123950328 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.686  0.794" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.686  0.794" 0 0 "Quartus II" 0 0 1431123950328 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.948  0.948" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.948  0.948" 0 0 "Quartus II" 0 0 1431123950328 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.515  0.468" 0 0 "Quartus II" 0 0 1431123950328 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.498  0.498" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.498  0.498" 0 0 "Quartus II" 0 0 1431123950328 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431123950783 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123951204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953072 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953072 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953250 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953427 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953606 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431123953606 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431123953794 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431123953794 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" 0 0 "Quartus II" 0 0 1431123953794 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Quartus II" 0 0 1431123953795 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Quartus II" 0 0 1431123953795 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "Quartus II" 0 0 1431123953795 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" 0 0 "Quartus II" 0 0 1431123953795 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "Quartus II" 0 0 1431123953795 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" 0 0 "Quartus II" 0 0 1431123953795 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" 0 0 "Quartus II" 0 0 1431123953795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431123957265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431123957265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2864 " "Peak virtual memory: 2864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431123960281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:26:00 2015 " "Processing ended: Fri May  8 19:26:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431123960281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431123960281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431123960281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431123960281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431123967188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431123967193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 19:26:07 2015 " "Processing started: Fri May  8 19:26:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431123967193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431123967193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Apollo_8 -c Apollo_8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Apollo_8 -c Apollo_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431123967193 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1431123968726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Apollo_8.vho /home/vigas/Apollo/Apollo_8/simulation/modelsim/ simulation " "Generated file Apollo_8.vho in folder \"/home/vigas/Apollo/Apollo_8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431123970204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1445 " "Peak virtual memory: 1445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431123970477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:26:10 2015 " "Processing ended: Fri May  8 19:26:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431123970477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431123970477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431123970477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431123970477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431123973659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431123973664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 19:26:13 2015 " "Processing started: Fri May  8 19:26:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431123973664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1431123973664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb Apollo_8 -c Apollo_8 --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_post_synth=on --incremental_compilation_export_post_fit=on --incremental_compilation_export_routing=on " "Command: quartus_cdb Apollo_8 -c Apollo_8 --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_post_synth=on --incremental_compilation_export_post_fit=on --incremental_compilation_export_routing=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1431123973664 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[0\] " "Node memory_mem_a\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[1\] " "Node memory_mem_a\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[2\] " "Node memory_mem_a\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[3\] " "Node memory_mem_a\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[4\] " "Node memory_mem_a\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[5\] " "Node memory_mem_a\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[6\] " "Node memory_mem_a\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[7\] " "Node memory_mem_a\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[8\] " "Node memory_mem_a\[8\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[9\] " "Node memory_mem_a\[9\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[10\] " "Node memory_mem_a\[10\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[11\] " "Node memory_mem_a\[11\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[12\] " "Node memory_mem_a\[12\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[0\] " "Node memory_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[1\] " "Node memory_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[2\] " "Node memory_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 19 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck_n\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 20 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cke " "Node memory_mem_cke is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 12 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cs_n " "Node memory_mem_cs_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ras_n " "Node memory_mem_ras_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 14 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cas_n " "Node memory_mem_cas_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_we_n " "Node memory_mem_we_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_reset_n " "Node memory_mem_reset_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 17 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_odt " "Node memory_mem_odt is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dm\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dm\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 31 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[1\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[2\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[3\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[4\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[5\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[6\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[7\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 28 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 29 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_oct_rzqin " "Node memory_oct_rzqin is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[0\] " "Node memory_0_mem_a\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[1\] " "Node memory_0_mem_a\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[2\] " "Node memory_0_mem_a\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[3\] " "Node memory_0_mem_a\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[4\] " "Node memory_0_mem_a\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[5\] " "Node memory_0_mem_a\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[6\] " "Node memory_0_mem_a\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[7\] " "Node memory_0_mem_a\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[8\] " "Node memory_0_mem_a\[8\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[9\] " "Node memory_0_mem_a\[9\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[10\] " "Node memory_0_mem_a\[10\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[11\] " "Node memory_0_mem_a\[11\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[12\] " "Node memory_0_mem_a\[12\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[13\] " "Node memory_0_mem_a\[13\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[14\] " "Node memory_0_mem_a\[14\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ba\[0\] " "Node memory_0_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ba\[1\] " "Node memory_0_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ba\[2\] " "Node memory_0_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ck\[0\] " "Node memory_0_mem_ck\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 26 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ck_n\[0\] " "Node memory_0_mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 27 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_cke\[0\] " "Node memory_0_mem_cke\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 28 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_cs_n\[0\] " "Node memory_0_mem_cs_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 29 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[0\] " "Node memory_0_mem_dm\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[1\] " "Node memory_0_mem_dm\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[2\] " "Node memory_0_mem_dm\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[3\] " "Node memory_0_mem_dm\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ras_n\[0\] " "Node memory_0_mem_ras_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 31 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_cas_n\[0\] " "Node memory_0_mem_cas_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 32 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_we_n\[0\] " "Node memory_0_mem_we_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 33 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_reset_n " "Node memory_0_mem_reset_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 34 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_odt\[0\] " "Node memory_0_mem_odt\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 38 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[0\] " "Node memory_0_mem_dq\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[1\] " "Node memory_0_mem_dq\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[2\] " "Node memory_0_mem_dq\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[3\] " "Node memory_0_mem_dq\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[4\] " "Node memory_0_mem_dq\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[5\] " "Node memory_0_mem_dq\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[6\] " "Node memory_0_mem_dq\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[7\] " "Node memory_0_mem_dq\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[8\] " "Node memory_0_mem_dq\[8\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[9\] " "Node memory_0_mem_dq\[9\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[10\] " "Node memory_0_mem_dq\[10\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[11\] " "Node memory_0_mem_dq\[11\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[12\] " "Node memory_0_mem_dq\[12\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[13\] " "Node memory_0_mem_dq\[13\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[14\] " "Node memory_0_mem_dq\[14\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[15\] " "Node memory_0_mem_dq\[15\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[16\] " "Node memory_0_mem_dq\[16\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[17\] " "Node memory_0_mem_dq\[17\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[18\] " "Node memory_0_mem_dq\[18\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[19\] " "Node memory_0_mem_dq\[19\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[20\] " "Node memory_0_mem_dq\[20\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[21\] " "Node memory_0_mem_dq\[21\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[22\] " "Node memory_0_mem_dq\[22\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[23\] " "Node memory_0_mem_dq\[23\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[24\] " "Node memory_0_mem_dq\[24\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[25\] " "Node memory_0_mem_dq\[25\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[26\] " "Node memory_0_mem_dq\[26\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[27\] " "Node memory_0_mem_dq\[27\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[28\] " "Node memory_0_mem_dq\[28\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[29\] " "Node memory_0_mem_dq\[29\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[30\] " "Node memory_0_mem_dq\[30\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[31\] " "Node memory_0_mem_dq\[31\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[0\] " "Node memory_0_mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[1\] " "Node memory_0_mem_dqs\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[2\] " "Node memory_0_mem_dqs\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[3\] " "Node memory_0_mem_dqs\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[0\] " "Node memory_0_mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[1\] " "Node memory_0_mem_dqs_n\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[2\] " "Node memory_0_mem_dqs_n\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[3\] " "Node memory_0_mem_dqs_n\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "oct_rzqin " "Node oct_rzqin is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 39 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "clk_clk " "Node clk_clk is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "reset_reset_n " "Node reset_reset_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 41 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123976443 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1431123976443 ""}
{ "Warning" "WQTK_QIC_EXPORT_POST_FIT_NO_LOGICLOCK_REGIONS" "" "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." {  } {  } 0 142011 "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." 0 0 "Compiler Database Interface" 0 -1 1431123978600 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[0\] " "Node memory_mem_a\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[1\] " "Node memory_mem_a\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[2\] " "Node memory_mem_a\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[3\] " "Node memory_mem_a\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[4\] " "Node memory_mem_a\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[5\] " "Node memory_mem_a\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[6\] " "Node memory_mem_a\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[7\] " "Node memory_mem_a\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[8\] " "Node memory_mem_a\[8\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[9\] " "Node memory_mem_a\[9\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[10\] " "Node memory_mem_a\[10\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[11\] " "Node memory_mem_a\[11\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[12\] " "Node memory_mem_a\[12\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[0\] " "Node memory_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[1\] " "Node memory_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[2\] " "Node memory_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 19 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck_n\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 20 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cke " "Node memory_mem_cke is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 12 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cs_n " "Node memory_mem_cs_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ras_n " "Node memory_mem_ras_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 14 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cas_n " "Node memory_mem_cas_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_we_n " "Node memory_mem_we_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_reset_n " "Node memory_mem_reset_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 17 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_odt " "Node memory_mem_odt is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dm\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dm\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 31 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[1\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[2\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[3\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[4\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[5\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[6\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[7\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dq\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 28 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] " "Node InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_hps_0_hps_io_border.sv" 29 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_oct_rzqin " "Node memory_oct_rzqin is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[0\] " "Node memory_0_mem_a\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[1\] " "Node memory_0_mem_a\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[2\] " "Node memory_0_mem_a\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[3\] " "Node memory_0_mem_a\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[4\] " "Node memory_0_mem_a\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[5\] " "Node memory_0_mem_a\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[6\] " "Node memory_0_mem_a\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[7\] " "Node memory_0_mem_a\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[8\] " "Node memory_0_mem_a\[8\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[9\] " "Node memory_0_mem_a\[9\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[10\] " "Node memory_0_mem_a\[10\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[11\] " "Node memory_0_mem_a\[11\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[12\] " "Node memory_0_mem_a\[12\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[13\] " "Node memory_0_mem_a\[13\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_a\[14\] " "Node memory_0_mem_a\[14\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ba\[0\] " "Node memory_0_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ba\[1\] " "Node memory_0_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ba\[2\] " "Node memory_0_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 25 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ck\[0\] " "Node memory_0_mem_ck\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 26 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ck_n\[0\] " "Node memory_0_mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 27 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_cke\[0\] " "Node memory_0_mem_cke\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 28 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_cs_n\[0\] " "Node memory_0_mem_cs_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 29 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[0\] " "Node memory_0_mem_dm\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[1\] " "Node memory_0_mem_dm\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[2\] " "Node memory_0_mem_dm\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dm\[3\] " "Node memory_0_mem_dm\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_ras_n\[0\] " "Node memory_0_mem_ras_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 31 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_cas_n\[0\] " "Node memory_0_mem_cas_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 32 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_we_n\[0\] " "Node memory_0_mem_we_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 33 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_reset_n " "Node memory_0_mem_reset_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 34 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_odt\[0\] " "Node memory_0_mem_odt\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 38 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[0\] " "Node memory_0_mem_dq\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[1\] " "Node memory_0_mem_dq\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[2\] " "Node memory_0_mem_dq\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[3\] " "Node memory_0_mem_dq\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[4\] " "Node memory_0_mem_dq\[4\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[5\] " "Node memory_0_mem_dq\[5\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[6\] " "Node memory_0_mem_dq\[6\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[7\] " "Node memory_0_mem_dq\[7\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[8\] " "Node memory_0_mem_dq\[8\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[9\] " "Node memory_0_mem_dq\[9\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[10\] " "Node memory_0_mem_dq\[10\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[11\] " "Node memory_0_mem_dq\[11\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[12\] " "Node memory_0_mem_dq\[12\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[13\] " "Node memory_0_mem_dq\[13\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[14\] " "Node memory_0_mem_dq\[14\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[15\] " "Node memory_0_mem_dq\[15\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[16\] " "Node memory_0_mem_dq\[16\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[17\] " "Node memory_0_mem_dq\[17\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[18\] " "Node memory_0_mem_dq\[18\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[19\] " "Node memory_0_mem_dq\[19\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[20\] " "Node memory_0_mem_dq\[20\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[21\] " "Node memory_0_mem_dq\[21\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[22\] " "Node memory_0_mem_dq\[22\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[23\] " "Node memory_0_mem_dq\[23\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[24\] " "Node memory_0_mem_dq\[24\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[25\] " "Node memory_0_mem_dq\[25\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[26\] " "Node memory_0_mem_dq\[26\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[27\] " "Node memory_0_mem_dq\[27\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[28\] " "Node memory_0_mem_dq\[28\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[29\] " "Node memory_0_mem_dq\[29\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[30\] " "Node memory_0_mem_dq\[30\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dq\[31\] " "Node memory_0_mem_dq\[31\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[0\] " "Node memory_0_mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[1\] " "Node memory_0_mem_dqs\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[2\] " "Node memory_0_mem_dqs\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs\[3\] " "Node memory_0_mem_dqs\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[0\] " "Node memory_0_mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[1\] " "Node memory_0_mem_dqs_n\[1\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[2\] " "Node memory_0_mem_dqs_n\[2\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_0_mem_dqs_n\[3\] " "Node memory_0_mem_dqs_n\[3\] is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "oct_rzqin " "Node oct_rzqin is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 39 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "clk_clk " "Node clk_clk is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "reset_reset_n " "Node reset_reset_n is a complex I/O" {  } { { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 41 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431123981824 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1431123981824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1466 " "Peak virtual memory: 1466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431123983720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:26:23 2015 " "Processing ended: Fri May  8 19:26:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431123983720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431123983720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431123983720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1431123983720 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus II Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1431123985680 ""}
