// This program was cloned from: https://github.com/PaperL/FPGA-Sketch
// License: Apache License 2.0

//
// Copyright (c) 2015 University of Cambridge
// All rights reserved.
//
//
//  File:
//        output_port_lookup_cpu_regs_defines.v
//
//  Module:
//        output_port_lookup_cpu_regs_defines
//
//  Description:
//        This file is automatically generated with the registers defintions towards the CPU/Software
//
// This software was developed by
// Stanford University and the University of Cambridge Computer Laboratory
// under National Science Foundation under Grant No. CNS-0855268,
// the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
// by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"),
// as part of the DARPA MRC research programme.
//
// @NETFPGA_LICENSE_HEADER_START@
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//  http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// @NETFPGA_LICENSE_HEADER_END@
//

// verilog_format: off  // Define alignment is not implement by Verible yet
`define REG_ID_BITS     31:0
`define REG_ID_WIDTH    32
`define REG_ID_DEFAULT  32'h0000DA02
`define REG_ID_ADDR     32'h0

`define REG_VERSION_BITS    31:0
`define REG_VERSION_WIDTH   32
`define REG_VERSION_DEFAULT 32'h1
`define REG_VERSION_ADDR    32'h4

`define REG_RESET_BITS      15:0
`define REG_RESET_WIDTH     16
`define REG_RESET_DEFAULT   16'h0
`define REG_RESET_ADDR      32'h8

`define REG_FLIP_BITS       31:0
`define REG_FLIP_WIDTH      32
`define REG_FLIP_DEFAULT    32'h0
`define REG_FLIP_ADDR       32'hC

`define REG_DEBUG_BITS      31:0
`define REG_DEBUG_WIDTH     32
`define REG_DEBUG_DEFAULT   32'h0
`define REG_DEBUG_ADDR      32'h10

`define REG_PKTIN_BITS      31:0
`define FIELD_PKTIN         30:0
`define FIELD_PKTINOVF      31
`define REG_PKTIN_WIDTH     32
`define REG_PKTIN_DEFAULT   32'h0
`define REG_PKTIN_ADDR      32'h14

`define REG_PKTOUT_BITS     31:0
`define FIELD_PKTOUT        30:0
`define FIELD_PKTOUTOVF     31
`define REG_PKTOUT_WIDTH    32
`define REG_PKTOUT_DEFAULT  32'h0
`define REG_PKTOUT_ADDR     32'h18

`define REG_ICMPOUT_BITS    31:0
`define FIELD_ICMPOUT       30:0
`define FIELD_ICMPOUTOVF    31
`define REG_ICMPOUT_WIDTH   32
`define REG_ICMPOUT_DEFAULT 32'h0
`define REG_ICMPOUT_ADDR    32'h1C

`define REG_TGTIPADDR_BITS      31:0
`define REG_TGTIPADDR_WIDTH     32
`define REG_TGTIPADDR_DEFAULT   32'h0
`define REG_TGTIPADDR_ADDR      32'h20

`define REG_TGTIPOUT_BITS       31:0
`define FIELD_TGTIPOUT          30:0
`define FIELD_TGTIPOUTOVF       31
`define REG_TGTIPOUT_WIDTH      32
`define REG_TGTIPOUT_DEFAULT    32'h0
`define REG_TGTIPOUT_ADDR       32'h24

`define REG_TGTIPOUTLST_BITS    31:0
`define FIELD_TGTIPOUTLST       30:0
`define FIELD_TGTIPOUTLSTOVF    31
`define REG_TGTIPOUTLST_WIDTH   32
`define REG_TGTIPOUTLST_DEFAULT 32'h0
`define REG_TGTIPOUTLST_ADDR    32'h28

`define REG_TGTUDPPORT_BITS     15:0
`define REG_TGTUDPPORT_WIDTH    16
`define REG_TGTUDPPORT_DEFAULT  16'h0
`define REG_TGTUDPPORT_ADDR     32'h2C

`define REG_TGTUDPCNT_BITS      31:0
`define REG_TGTUDPCNT_WIDTH     32
`define REG_TGTUDPCNT_DEFAULT   32'h0
`define REG_TGTUDPCNT_ADDR      32'h2E
