<pre>
<h3>
<a href="https://verilogtorouting.org/" target="_blank">odin</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>


--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::ARG_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>::1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }

PARSE_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>::7 error in parsing: (syntax error, unexpected netWIRE)
module mh0 (wire x); // inout wire logic x
WARNING (4)::NETLIST_ERROR <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>::3 This output is undriven (mh_nonansi^y) and will be removed
output tri0 y;
WARNING (5)::NETLIST_ERROR Net mh_nonansi^y driving node mh_nonansi^y is itself undriven.
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a> to parse list
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	mh_nonansi
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at  odin.blif
	Ran in 0.5ms
--------------------------------------------------------------------
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 8.8 MiB)


</pre>