// Seed: 1051580837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2;
  assign id_4 = 1;
  assign id_2 = 1 || 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    input tri id_6
    , id_19,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    output wire id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    output wand id_14,
    input wire id_15
    , id_20,
    input supply1 id_16,
    output tri0 id_17
);
  tri id_21, id_22;
  id_23 :
  assert property (@(posedge id_21 or posedge id_13 or posedge id_16 | 1) 1) id_19 = id_15;
  wire id_24;
  module_0(
      id_24, id_24, id_24, id_24, id_24, id_24
  );
endmodule
