GPIO_INTEN	,	F_2
cpu_to_be32	,	F_27
axc001_memmap	,	V_28
axs103_set_freq	,	F_20
axs101_set_memmap	,	F_16
CREG_CPU_GPIO_UART_MUX	,	V_37
slave_off	,	V_26
id	,	V_50
ctr	,	V_6
val	,	V_13
CREG_CPU_TUN_IO_CTRL	,	V_65
upd	,	V_51
GPIO_INTMASK	,	F_3
be32_to_cpu	,	F_24
str	,	V_8
AXS_MB_CREG	,	V_35
AXS_MB_MST_USB_OHCI	,	V_34
AXC003_CREG	,	V_68
CREG_CPU_ADDR_770	,	V_27
initial_boot_params	,	V_57
encode_div	,	F_19
freq	,	V_60
CREG_CPU_ADDR_TUNN_UPD	,	V_32
CREG_MB_IRQ_MUX	,	V_38
lock_reg	,	V_4
low	,	V_48
prop	,	V_59
map	,	V_21
axs103_get_freq	,	F_18
d	,	V_12
pr_info	,	F_13
axc001_axi_tunnel_memmap	,	V_31
f	,	V_45
uint32_t	,	T_2
loops	,	V_5
i	,	V_24
mb_rev	,	V_15
GPIO_INT_POLARITY	,	F_5
m	,	V_11
CREG_MB_VER	,	V_18
fdt_setprop_inplace	,	F_28
ioread32	,	F_9
CONFIG_ARC_MCIP	,	F_25
MB_TO_GPIO_IRQ	,	F_6
aperture	,	V_20
orig	,	V_62
"/cpu_card/core_clk"	,	L_3
__init	,	T_1
y	,	V_10
axs103_early_init	,	F_21
board	,	V_14
creg	,	V_7
"AXC003 CPU Card"	,	L_6
data	,	V_61
__iomem	,	V_1
slave_select	,	V_22
noupd	,	V_52
CREG_CPU_ARC770_IRQ_MUX	,	V_40
CREG_MB_SW_RESET	,	V_39
pad	,	V_9
"AXS: %s FPGA Date: %u-%u-%u\n"	,	L_1
high	,	V_49
edge	,	V_53
axs101_early_init	,	F_17
CREG_CPU_ADDR_770_UPD	,	V_29
reg	,	V_3
mb	,	V_16
u32	,	T_5
write_cgu_reg	,	F_8
noinline	,	T_4
CREG_CPU_ADDR_TUNN	,	V_30
fbdiv	,	V_43
axs_mb_memmap	,	V_36
scnprintf	,	F_15
ver	,	T_3
offset	,	V_56
iowrite32	,	F_7
num_cores	,	V_63
axs10x_enable_gpio_intc_wire	,	F_1
idiv	,	V_42
"Freq is %dMHz\n"	,	L_5
fd	,	V_54
fdt_path_offset	,	F_22
CREG_MB_CONFIG	,	V_17
AXC003_CGU	,	V_46
read_aux_reg	,	F_26
AXC003_MST_HS38	,	V_67
GPIO_INTTYPE_LEVEL	,	F_4
od	,	V_55
value	,	V_2
slave_offset	,	V_23
axs10x_print_board_ver	,	F_11
pll_reg	,	V_41
slave_sel	,	V_25
axs10x_early_init	,	F_14
fdt_property	,	V_58
fdt_get_property	,	F_23
"clock-frequency"	,	L_4
ARC_REG_MCIP_BCR	,	V_64
"MainBoard v%d"	,	L_2
bypass	,	V_47
odiv	,	V_44
AXS_MB_MST_TUNNEL_CPU	,	V_33
CREG_CPU_AXI_M0_IRQ_MUX	,	V_66
CONFIG_CPU_BIG_ENDIAN	,	F_12
cpu_relax	,	F_10
base	,	V_19
