#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 15 17:07:59 2024
# Process ID: 6812
# Current directory: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5136 C:\Users\sshrest5\Downloads\lab6doneee.xpr\lab6\lab6.xpr
# Log file: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/vivado.log
# Journal file: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 809.445 ; gain = 180.719
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
 Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636697A
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: topmod
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.875 ; gain = 168.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topmod' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:23]
INFO: [Synth 8-6157] synthesizing module 'labVGA_clks' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:55]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:188]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:274]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:274]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:304]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:188]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:38]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'labVGA_clks' (16#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'Pixel_address' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Pixel_address.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (17#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'countUD15L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab3day100.xpr/lab3/lab3.srcs/sources_1/new/countUD15L.v:24]
INFO: [Synth 8-6157] synthesizing module 'countUD5L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/count5.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (18#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/mux.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (16) of module 'mux' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/count5.v:49]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (16) of module 'mux' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/count5.v:50]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (18#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'countUD5L' (19#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/count5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD15L' (20#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab3day100.xpr/lab3/lab3.srcs/sources_1/new/countUD15L.v:24]
WARNING: [Synth 8-689] width (15) of port connection 'LD' does not match port width (1) of module 'countUD15L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Pixel_address.v:35]
WARNING: [Synth 8-7023] instance 'rows' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Pixel_address.v:35]
WARNING: [Synth 8-689] width (15) of port connection 'LD' does not match port width (1) of module 'countUD15L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Pixel_address.v:37]
WARNING: [Synth 8-7023] instance 'cols' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Pixel_address.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Pixel_address' (21#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Pixel_address.v:23]
INFO: [Synth 8-6157] synthesizing module 'Syncs' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Syncs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Syncs' (22#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Syncs.v:23]
INFO: [Synth 8-6157] synthesizing module 'GameMachine' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/GameMachine.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized1' (22#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-3848] Net Idle in module/entity GameMachine does not have driver. [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/GameMachine.v:25]
WARNING: [Synth 8-3848] Net led in module/entity GameMachine does not have driver. [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/GameMachine.v:26]
INFO: [Synth 8-6155] done synthesizing module 'GameMachine' (23#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/GameMachine.v:23]
WARNING: [Synth 8-7023] instance 'gamer' of module 'GameMachine' has 7 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:80]
INFO: [Synth 8-6157] synthesizing module 'VGA' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (24#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-7023] instance 'vbg' of module 'VGA' has 14 connections declared, but only 9 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:93]
INFO: [Synth 8-6157] synthesizing module 'Slug' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:23]
INFO: [Synth 8-6157] synthesizing module 'SlugSM' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/SlugSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized2' (24#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-3848] Net hover in module/entity SlugSM does not have driver. [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/SlugSM.v:27]
WARNING: [Synth 8-3848] Net led in module/entity SlugSM does not have driver. [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/SlugSM.v:29]
INFO: [Synth 8-6155] done synthesizing module 'SlugSM' (25#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/SlugSM.v:23]
WARNING: [Synth 8-7023] instance 'nolabel_line44' of module 'SlugSM' has 16 connections declared, but only 14 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:44]
INFO: [Synth 8-6157] synthesizing module 'Edge' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Edge' (26#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Edge.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'Q' does not match port width (1) of module 'FDRE__parameterized0' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:77]
WARNING: [Synth 8-689] width (15) of port connection 'Q' does not match port width (1) of module 'FDRE__parameterized0' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:78]
WARNING: [Synth 8-689] width (15) of port connection 'LD' does not match port width (1) of module 'countUD15L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:79]
WARNING: [Synth 8-7023] instance 'edgecounter' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:79]
WARNING: [Synth 8-689] width (15) of port connection 'LD' does not match port width (1) of module 'countUD15L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:81]
WARNING: [Synth 8-7023] instance 'edgry' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Slug' (27#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/Slug.v:23]
INFO: [Synth 8-6157] synthesizing module 'NRG' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/NRG.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'CE' does not match port width (1) of module 'countUD15L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/NRG.v:44]
WARNING: [Synth 8-7023] instance 'call' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/NRG.v:44]
INFO: [Synth 8-6155] done synthesizing module 'NRG' (28#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/NRG.v:23]
WARNING: [Synth 8-7023] instance 'cloud9' of module 'NRG' has 11 connections declared, but only 10 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:130]
WARNING: [Synth 8-7023] instance 'timetrack' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:148]
WARNING: [Synth 8-7023] instance 'leftotright' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:149]
WARNING: [Synth 8-7023] instance 'Midasd' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:150]
INFO: [Synth 8-6157] synthesizing module 'realsm' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/realsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'realsm' (29#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/realsm.v:23]
WARNING: [Synth 8-7023] instance 'left' of module 'realsm' has 7 connections declared, but only 5 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:185]
INFO: [Synth 8-6157] synthesizing module 'traincall' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (30#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/LFSR.v:23]
WARNING: [Synth 8-7023] instance 'RNG' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v:34]
WARNING: [Synth 8-7023] instance 'bottomtrainL' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v:42]
WARNING: [Synth 8-7023] instance 'top' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v:53]
WARNING: [Synth 8-7023] instance 'delaytimer' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v:64]
WARNING: [Synth 8-7023] instance 'pointer' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v:73]
INFO: [Synth 8-6155] done synthesizing module 'traincall' (31#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v:23]
WARNING: [Synth 8-7023] instance 'Ltrdain2' of module 'traincall' has 14 connections declared, but only 13 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:193]
WARNING: [Synth 8-7023] instance 'right' of module 'realsm' has 7 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:197]
WARNING: [Synth 8-7023] instance 'MIDSF' of module 'realsm' has 7 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:210]
WARNING: [Synth 8-7023] instance 'counts' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:228]
WARNING: [Synth 8-689] width (15) of port connection 'btnU' does not match port width (1) of module 'Edge' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:232]
INFO: [Synth 8-6157] synthesizing module 'RingCounter' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/RingCounter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RingCounter' (32#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/RingCounter.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'Q' does not match port width (15) of module 'countUD15L' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:236]
WARNING: [Synth 8-7023] instance 'countsdsd' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:236]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/Selector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (33#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/Selector.v:22]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/hexseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (34#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/hexseg.v:23]
WARNING: [Synth 8-7023] instance 'countsd' of module 'countUD15L' has 8 connections declared, but only 6 given [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:246]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v-23.7 with 1st driver pin 'VCC' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v-23.7 with 2nd driver pin 'GND' [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topmod' (35#1) [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/sources_1/new/topmod.v:23]
WARNING: [Synth 8-3917] design topmod has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design topmod has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design topmod has port dp driven by constant 1
WARNING: [Synth 8-3331] design traincall has unconnected port Idle
WARNING: [Synth 8-3331] design realsm has unconnected port btnC
WARNING: [Synth 8-3331] design NRG has unconnected port Vscode
WARNING: [Synth 8-3331] design SlugSM has unconnected port hover
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[15]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[14]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[13]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[12]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[11]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[10]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[9]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[8]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[7]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[6]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[5]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[4]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[3]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[2]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[1]
WARNING: [Synth 8-3331] design SlugSM has unconnected port led[0]
WARNING: [Synth 8-3331] design SlugSM has unconnected port empty
WARNING: [Synth 8-3331] design VGA has unconnected port RP[14]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[13]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[12]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[11]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[10]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[9]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[8]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[7]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[6]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[5]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[4]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[3]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[2]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[1]
WARNING: [Synth 8-3331] design VGA has unconnected port RP[0]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[14]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[13]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[12]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[11]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[10]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[9]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[8]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[7]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[6]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[5]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[4]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[3]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[2]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[1]
WARNING: [Synth 8-3331] design VGA has unconnected port LP[0]
WARNING: [Synth 8-3331] design VGA has unconnected port R1[3]
WARNING: [Synth 8-3331] design VGA has unconnected port R1[2]
WARNING: [Synth 8-3331] design VGA has unconnected port R1[1]
WARNING: [Synth 8-3331] design VGA has unconnected port R1[0]
WARNING: [Synth 8-3331] design VGA has unconnected port G1[3]
WARNING: [Synth 8-3331] design VGA has unconnected port G1[2]
WARNING: [Synth 8-3331] design VGA has unconnected port G1[1]
WARNING: [Synth 8-3331] design VGA has unconnected port G1[0]
WARNING: [Synth 8-3331] design VGA has unconnected port B1[3]
WARNING: [Synth 8-3331] design VGA has unconnected port B1[2]
WARNING: [Synth 8-3331] design VGA has unconnected port B1[1]
WARNING: [Synth 8-3331] design VGA has unconnected port B1[0]
WARNING: [Synth 8-3331] design VGA has unconnected port clk
WARNING: [Synth 8-3331] design VGA has unconnected port Hsync
WARNING: [Synth 8-3331] design VGA has unconnected port Vsync
WARNING: [Synth 8-3331] design VGA has unconnected port btnC
WARNING: [Synth 8-3331] design GameMachine has unconnected port Idle
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[15]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[14]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[13]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[12]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[11]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[10]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[9]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[8]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[7]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[6]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[5]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[4]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[3]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[2]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[1]
WARNING: [Synth 8-3331] design GameMachine has unconnected port led[0]
WARNING: [Synth 8-3331] design Pixel_address has unconnected port GG
WARNING: [Synth 8-3331] design topmod has unconnected port sw[15]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[14]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[13]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[12]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[11]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[10]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[9]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[8]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[7]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[6]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[5]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[4]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[2]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[1]
WARNING: [Synth 8-3331] design topmod has unconnected port sw[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.660 ; gain = 218.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2492.582 ; gain = 236.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2492.582 ; gain = 236.355
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 7 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2621.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.828 ; gain = 381.602
85 Infos, 143 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2637.828 ; gain = 593.223
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636697A
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:08:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:08:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:13:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:13:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Mar 15 20:23:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:25:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:25:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Mar 15 20:29:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:29:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:29:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Mar 15 20:38:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:39:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:39:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Mar 15 20:42:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:43:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:43:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:51:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:51:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Mar 15 20:54:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 20:59:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 20:59:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Mar 15 21:02:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar 15 21:05:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/synth_1/runme.log
[Fri Mar 15 21:05:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/lab6.runs/impl_1/topmod.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/sshrest5/Downloads/lab6done.xpr.zip -temp_dir C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/.Xil/Vivado-6812-BELSPC0002 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/.Xil/Vivado-6812-BELSPC0002' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/sshrest5/Downloads/lab6doneee.xpr/lab6/.Xil/Vivado-6812-BELSPC0002/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
