# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do PLCPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:09 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v 
# -- Compiling module BITWISEand2
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
# End time: 15:21:09 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:09 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:21:09 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/REG_FILE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/REG_FILE.v 
# -- Compiling module REG_FILE
# 
# Top level modules:
# 	REG_FILE
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_MEM_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_MEM_buffer.v 
# -- Compiling module EX_MEM_buffer
# 
# Top level modules:
# 	EX_MEM_buffer
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PC_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PC_register.v 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_stage.v 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/WB_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/WB_stage.v 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v 
# -- Compiling module IM
# 
# Top level modules:
# 	IM
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DM.v 
# -- Compiling module DM
# 
# Top level modules:
# 	DM
# End time: 15:21:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/CompareEqual.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/CompareEqual.v 
# -- Compiling module compare_equal
# 
# Top level modules:
# 	compare_equal
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/InstMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/InstMem.v 
# -- Compiling module InstMem
# 
# Top level modules:
# 	InstMem
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarda.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarda.v 
# -- Compiling module forwardA
# 
# Top level modules:
# 	forwardA
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardb.v 
# -- Compiling module forwardB
# 
# Top level modules:
# 	forwardB
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardc.v 
# -- Compiling module forwardC
# 
# Top level modules:
# 	forwardC
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/pc_src_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/pc_src_mux.v 
# -- Compiling module PC_src_mux
# 
# Top level modules:
# 	PC_src_mux
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarding_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarding_stage.v 
# -- Compiling module FORWARDING_stage
# 
# Top level modules:
# 	FORWARDING_stage
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchdecision.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchdecision.v 
# -- Compiling module BranchDecision
# 
# Top level modules:
# 	BranchDecision
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:11 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v 
# -- Compiling module ALU_OPER
# 
# Top level modules:
# 	ALU_OPER
# End time: 15:21:11 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_ID_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_ID_buffer.v 
# -- Compiling module IF_ID_buffer
# 
# Top level modules:
# 	IF_ID_buffer
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v 
# -- Compiling module ID_EX_buffer1
# -- Compiling module ID_EX_buffer2
# 
# Top level modules:
# 	ID_EX_buffer1
# 	ID_EX_buffer2
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_WB_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_WB_buffer.v 
# -- Compiling module MEM_WB_buffer
# 
# Top level modules:
# 	MEM_WB_buffer
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v 
# -- Compiling module Immed_Gen_unit
# 
# Top level modules:
# 	Immed_Gen_unit
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v 
# -- Compiling module ID_stage
# 
# Top level modules:
# 	ID_stage
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v 
# -- Compiling module DataMemory_IP
# 
# Top level modules:
# 	DataMemory_IP
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v 
# -- Compiling module PL_CPU
# 
# Top level modules:
# 	PL_CPU
# End time: 15:21:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v 
# -- Compiling module BranchResolver
# 
# Top level modules:
# 	BranchResolver
# End time: 15:21:13 on Feb 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchpredictor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:13 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchpredictor.v 
# -- Compiling module BranchPredictor
# 
# Top level modules:
# 	BranchPredictor
# End time: 15:21:13 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/stalldetectionunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:13 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/stalldetectionunit.v 
# -- Compiling module StallDetectionUnit
# 
# Top level modules:
# 	StallDetectionUnit
# End time: 15:21:13 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/PipeLine/PipeLine {D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:13 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine" D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v 
# -- Compiling module PipeLine_sim
# 
# Top level modules:
# 	PipeLine_sim
# End time: 15:21:13 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  PipeLine_sim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" PipeLine_sim 
# Start time: 15:21:13 on Feb 26,2025
# Loading work.PipeLine_sim
# Loading work.PL_CPU
# Loading work.forwardA
# Loading work.forwardB
# Loading work.forwardC
# Loading work.IF_stage
# Loading work.PC_src_mux
# Loading work.PC_register
# Loading work.IM
# Loading work.InstMem
# Loading altera_mf_ver.altsyncram
# Loading work.IF_ID_buffer
# Loading work.ID_stage
# Loading work.REG_FILE
# Loading work.Immed_Gen_unit
# Loading work.BranchResolver
# Loading work.BranchPredictor
# Loading work.control_unit
# Loading work.StallDetectionUnit
# Loading work.ID_EX_buffer1
# Loading work.FORWARDING_stage
# Loading work.MUX_4x1
# Loading work.BITWISEand2
# Loading work.ID_EX_buffer2
# Loading work.EX_stage
# Loading work.ALU_OPER
# Loading work.ALU
# Loading work.BranchDecision
# Loading work.compare_equal
# Loading work.EX_MEM_buffer
# Loading work.MEM_stage
# Loading work.DM
# Loading work.DataMemory_IP
# Loading work.MEM_WB_buffer
# Loading work.WB_stage
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 		Number of cycles consumed:          7
# 		StallCount:          0
# 		Executed Instruction   Count:          6
# 		Branch Prediction      Count:          0
# 		Branch Prediction HIT  Count:          0
# 		Branch Prediction HIT  Rate : 0.000%
# 		Branch Prediction Miss Count:          0
# 		Branch Prediction Miss Rate : 0.000%
# ** Note: $finish    : D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v(100)
#    Time: 200005 ns  Iteration: 0  Instance: /PipeLine_sim
# 1
# Break in Module PipeLine_sim at D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v line 100
# End time: 15:21:40 on Feb 26,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
