Release 5.2.03i - xst F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: lab4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Low Level Synthesis
  6) Final Report
     6.1) Device utilization summary
     6.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : lab4.prj
Input Format                       : VHDL
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : lab4
Output Format                      : NGC
Target Device                      : xc2s200-5fg456

---- Source Options
Entity Name                        : lab4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : lower
Top module area constraint         : 100
Top module allowed area overflow   : 5

---- Other Options
read_cores                         : YES
cross_clock_analysis               : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/SC201/Calculator/adder.vhf in Library work.
Architecture schematic of Entity add4_mxilinx_adder is up to date.
Architecture schematic of Entity adder is up to date.
Compiling vhdl file C:/SC201/Calculator/negconverter.vhf in Library work.
Architecture schematic of Entity or12_mxilinx_negconverter is up to date.
Architecture schematic of Entity comp4_mxilinx_negconverter is up to date.
Architecture schematic of Entity negconverter is up to date.
Compiling vhdl file C:/SC201/Calculator/freq_div.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_freq_div is up to date.
Architecture schematic of Entity freq_div is up to date.
Compiling vhdl file C:/SC201/Calculator/ninecompl.vhf in Library work.
Architecture schematic of Entity ninecompl is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrol.vhf in Library work.
Architecture schematic of Entity switchcontrol is up to date.
Compiling vhdl file C:/SC201/Calculator/mod1_counter.vhf in Library work.
Architecture schematic of Entity mod1_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod2_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod2_counter is up to date.
Architecture schematic of Entity mod2_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod3_counter.vhf in Library work.
Architecture schematic of Entity fjkp_mxilinx_mod3_counter is up to date.
Architecture schematic of Entity mod3_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/mod4_counter.vhf in Library work.
Architecture schematic of Entity fjkc_mxilinx_mod4_counter is up to date.
Architecture schematic of Entity mod4_counter is up to date.
Compiling vhdl file C:/SC201/Calculator/multi_divider.vhf in Library work.
Architecture schematic of Entity multi_divider is up to date.
Compiling vhdl file C:/SC201/Calculator/bcdadder.vhf in Library work.
Entity <bcdadder> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/bcdregister.vhf in Library work.
Architecture schematic of Entity bcdregister is up to date.
Compiling vhdl file C:/SC201/Calculator/onetwoswitch.vhf in Library work.
Architecture schematic of Entity onetwoswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/twooneswitch.vhf in Library work.
Architecture schematic of Entity twooneswitch is up to date.
Compiling vhdl file C:/SC201/Calculator/decodera.vhf in Library work.
Architecture schematic of Entity decodera is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderb.vhf in Library work.
Architecture schematic of Entity decoderb is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderc.vhf in Library work.
Architecture schematic of Entity decoderc is up to date.
Compiling vhdl file C:/SC201/Calculator/decoderd.vhf in Library work.
Architecture schematic of Entity decoderd is up to date.
Compiling vhdl file C:/SC201/Calculator/controlunit.vhf in Library work.
Architecture schematic of Entity or8_mxilinx_controlunit is up to date.
Architecture schematic of Entity or7_mxilinx_controlunit is up to date.
Architecture schematic of Entity d3_8e_mxilinx_controlunit is up to date.
Architecture schematic of Entity controlunit is up to date.
Compiling vhdl file C:/SC201/Calculator/control.vhf in Library work.
Architecture schematic of Entity comp4_mxilinx_control is up to date.
Architecture schematic of Entity compm4_mxilinx_control is up to date.
Architecture schematic of Entity control is up to date.
Compiling vhdl file C:/SC201/Calculator/decoder.vhf in Library work.
Architecture schematic of Entity decoder is up to date.
Compiling vhdl file C:/SC201/Calculator/inputregister.vhf in Library work.
Architecture schematic of Entity inputregister is up to date.
Compiling vhdl file C:/SC201/Calculator/registera.vhf in Library work.
Entity <registera> (Architecture <schematic>) compiled.
Compiling vhdl file C:/SC201/Calculator/ring.vhf in Library work.
Architecture schematic of Entity ring is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegdec.vhf in Library work.
Architecture schematic of Entity sevensegdec is up to date.
Compiling vhdl file C:/SC201/Calculator/sevensegenable.vhf in Library work.
Architecture schematic of Entity nor8_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity nor12_mxilinx_sevensegenable is up to date.
Architecture schematic of Entity sevensegenable is up to date.
Compiling vhdl file C:/SC201/Calculator/shiftregister4x4.vhf in Library work.
Architecture schematic of Entity shiftregister4x4 is up to date.
Compiling vhdl file C:/SC201/Calculator/switchcontrolmain.vhf in Library work.
Architecture schematic of Entity switchcontrolmain is up to date.
Compiling vhdl file C:/SC201/Calculator/lab4.vhf in Library work.
Architecture schematic of Entity m2_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity m4_1e_mxilinx_lab4 is up to date.
Architecture schematic of Entity comp4_mxilinx_lab4 is up to date.
Architecture schematic of Entity lab4 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <lab4> (Architecture <schematic>).
    Set user-defined property "LOC =  a11" for signal <pulse> in unit <lab4>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <lab4>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <lab4>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <lab4>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <lab4>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <lab4>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <lab4>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <lab4>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <lab4>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <lab4>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <lab4>.
    Set user-defined property "LOC =  w17" for signal <ledovrflow> in unit <lab4>.
    Set user-defined property "LOC =  AA14" for signal <ena> in unit <lab4>.
    Set user-defined property "LOC =  AA18" for signal <enb> in unit <lab4>.
    Set user-defined property "LOC =  V14" for signal <c1> in unit <lab4>.
    Set user-defined property "LOC =  Y14" for signal <c2> in unit <lab4>.
    Set user-defined property "LOC =  W15" for signal <c3> in unit <lab4>.
    Set user-defined property "LOC =  AB15" for signal <c4> in unit <lab4>.
    Set user-defined property "LOC =  V15" for signal <sw21a>.
    Set user-defined property "LOC =  Y16" for signal <sw21b>.
    Set user-defined property "LOC =  AA17" for signal <xlxn_420>.
    Set user-defined property "HU_SET =  XLXI_24_2" for instance <xlxi_24> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_46_6" for instance <xlxi_46> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_45_5" for instance <xlxi_45> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_44_4" for instance <xlxi_44> in unit <lab4>.
    Set user-defined property "HU_SET =  XLXI_43_3" for instance <xlxi_43> in unit <lab4>.
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <lab4> analyzed. Unit <lab4> generated.

Analyzing Entity <comp4_mxilinx_lab4> (Architecture <schematic>).
Entity <comp4_mxilinx_lab4> analyzed. Unit <comp4_mxilinx_lab4> generated.

Analyzing Entity <control> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <xlxi_15> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <xlxi_16> in unit <control>.
    Set user-defined property "HU_SET =  XLXI_18_3" for instance <xlxi_18> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 362: Unconnected output port 'gt' of component 'compm4_mxilinx_control'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <xlxi_9> in unit <control>.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out1' of component 'controlunit'.
WARNING:Xst:753 - C:/SC201/Calculator/control.vhf line 366: Unconnected output port 'out7' of component 'controlunit'.
    Set user-defined property "INIT =  0" for instance <xlxi_6> in unit <control>.
    Set user-defined property "INIT =  0" for instance <xlxi_19> in unit <control>.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <decoder> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <inputregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <inputregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <inputregister>.
Entity <inputregister> analyzed. Unit <inputregister> generated.

Analyzing Entity <m4_1e_mxilinx_lab4> (Architecture <schematic>).
    Set user-defined property "HU_SET =  I_M23_0" for instance <i_m23> in unit <m4_1e_mxilinx_lab4>.
    Set user-defined property "HU_SET =  I_M01_1" for instance <i_m01> in unit <m4_1e_mxilinx_lab4>.
Entity <m4_1e_mxilinx_lab4> analyzed. Unit <m4_1e_mxilinx_lab4> generated.

Analyzing Entity <registera> (Architecture <schematic>).
Entity <registera> analyzed. Unit <registera> generated.

Analyzing Entity <ring> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_13> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_14> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_15> in unit <ring>.
    Set user-defined property "INIT =  0" for instance <xlxi_16> in unit <ring>.
Entity <ring> analyzed. Unit <ring> generated.

Analyzing Entity <sevensegdec> (Architecture <schematic>).
    Set user-defined property "LOC =  AA13" for signal <a> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y13" for signal <b> in unit <sevensegdec>.
    Set user-defined property "LOC =  Y18" for signal <c> in unit <sevensegdec>.
    Set user-defined property "LOC =  AA20" for signal <d> in unit <sevensegdec>.
    Set user-defined property "LOC =  W18" for signal <e> in unit <sevensegdec>.
    Set user-defined property "LOC =  W13" for signal <f> in unit <sevensegdec>.
    Set user-defined property "LOC =  AB13" for signal <g> in unit <sevensegdec>.
Entity <sevensegdec> analyzed. Unit <sevensegdec> generated.

Analyzing Entity <sevensegenable> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <xlxi_5> in unit <sevensegenable>.
    Set user-defined property "HU_SET =  XLXI_6_1" for instance <xlxi_6> in unit <sevensegenable>.
Entity <sevensegenable> analyzed. Unit <sevensegenable> generated.

Analyzing Entity <shiftregister4x4> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_27> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_28> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_29> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_30> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_31> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_34> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <shiftregister4x4>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <shiftregister4x4>.
Entity <shiftregister4x4> analyzed. Unit <shiftregister4x4> generated.

Analyzing Entity <switchcontrolmain> (Architecture <schematic>).
Entity <switchcontrolmain> analyzed. Unit <switchcontrolmain> generated.

Analyzing Entity <comp4_mxilinx_control> (Architecture <schematic>).
Entity <comp4_mxilinx_control> analyzed. Unit <comp4_mxilinx_control> generated.

Analyzing Entity <compm4_mxilinx_control> (Architecture <schematic>).
Entity <compm4_mxilinx_control> analyzed. Unit <compm4_mxilinx_control> generated.

Analyzing Entity <controlunit> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/controlunit.vhf line 453: Unconnected output port 'd7' of component 'd3_8e_mxilinx_controlunit'.
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <xlxi_1> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_4> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_3> in unit <controlunit>.
    Set user-defined property "INIT =  0" for instance <xlxi_2> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <xlxi_17> in unit <controlunit>.
    Set user-defined property "HU_SET =  XLXI_22_2" for instance <xlxi_22> in unit <controlunit>.
Entity <controlunit> analyzed. Unit <controlunit> generated.

Analyzing Entity <multi_divider> (Architecture <schematic>).
Entity <multi_divider> analyzed. Unit <multi_divider> generated.

Analyzing Entity <decodera> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decodera>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decodera>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decodera>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decodera>.
Entity <decodera> analyzed. Unit <decodera> generated.

Analyzing Entity <decoderb> (Architecture <schematic>).
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderb>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderb>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderb>.
Entity <decoderb> analyzed. Unit <decoderb> generated.

Analyzing Entity <decoderc> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderc>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderc>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderc>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderc>.
Entity <decoderc> analyzed. Unit <decoderc> generated.

Analyzing Entity <decoderd> (Architecture <schematic>).
    Set user-defined property "LOC =  AB17" for signal <r1> in unit <decoderd>.
    Set user-defined property "LOC =  AB16" for signal <r2> in unit <decoderd>.
    Set user-defined property "LOC =  Y15" for signal <r3> in unit <decoderd>.
    Set user-defined property "LOC =  AA15" for signal <r4> in unit <decoderd>.
Entity <decoderd> analyzed. Unit <decoderd> generated.

Analyzing Entity <m2_1e_mxilinx_lab4> (Architecture <schematic>).
Entity <m2_1e_mxilinx_lab4> analyzed. Unit <m2_1e_mxilinx_lab4> generated.

Analyzing Entity <bcdadder> (Architecture <schematic>).
    Set user-defined property "LOC =  W14" for signal <neg>.
WARNING:Xst:753 - C:/SC201/Calculator/bcdadder.vhf line 324: Unconnected output port 'overflow' of component 'ninecompl'.
Entity <bcdadder> analyzed. Unit <bcdadder> generated.

Analyzing Entity <bcdregister> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_35> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_36> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_37> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_38> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_39> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_40> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_41> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_42> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_43> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_44> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_45> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_46> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_47> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_48> in unit <bcdregister>.
    Set user-defined property "INIT =  0" for instance <xlxi_49> in unit <bcdregister>.
Entity <bcdregister> analyzed. Unit <bcdregister> generated.

Analyzing Entity <onetwoswitch> (Architecture <schematic>).
Entity <onetwoswitch> analyzed. Unit <onetwoswitch> generated.

Analyzing Entity <twooneswitch> (Architecture <schematic>).
Entity <twooneswitch> analyzed. Unit <twooneswitch> generated.

Analyzing Entity <mod1_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  v15" for signal <ctrl_signal> in unit <mod1_counter>.
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod1_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_32> in unit <mod1_counter>.
    Set user-defined property "INIT =  0" for instance <xlxi_33> in unit <mod1_counter>.
Entity <mod1_counter> analyzed. Unit <mod1_counter> generated.

Analyzing Entity <mod2_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod2_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod2_counter>.
Entity <mod2_counter> analyzed. Unit <mod2_counter> generated.

Analyzing Entity <mod3_counter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_31_0" for instance <xlxi_31> in unit <mod3_counter>.
    Set user-defined property "HU_SET =  XLXI_32_1" for instance <xlxi_32> in unit <mod3_counter>.
Entity <mod3_counter> analyzed. Unit <mod3_counter> generated.

Analyzing Entity <mod4_counter> (Architecture <schematic>).
    Set user-defined property "LOC =  aa19" for signal <q0> in unit <mod4_counter>.
    Set user-defined property "LOC =  v13" for signal <q1> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <mod4_counter>.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <mod4_counter>.
Entity <mod4_counter> analyzed. Unit <mod4_counter> generated.

Analyzing Entity <nor12_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_185> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor12_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor12_mxilinx_sevensegenable>.
Entity <nor12_mxilinx_sevensegenable> analyzed. Unit <nor12_mxilinx_sevensegenable> generated.

Analyzing Entity <nor8_mxilinx_sevensegenable> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_144> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <nor8_mxilinx_sevensegenable>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <nor8_mxilinx_sevensegenable>.
Entity <nor8_mxilinx_sevensegenable> analyzed. Unit <nor8_mxilinx_sevensegenable> generated.

Analyzing Entity <switchcontrol> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <xlxi_1> in unit <switchcontrol>.
Entity <switchcontrol> analyzed. Unit <switchcontrol> generated.

Analyzing Entity <d3_8e_mxilinx_controlunit> (Architecture <schematic>).
Entity <d3_8e_mxilinx_controlunit> analyzed. Unit <d3_8e_mxilinx_controlunit> generated.

Analyzing Entity <or7_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_111> in unit <or7_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_110> in unit <or7_mxilinx_controlunit>.
Entity <or7_mxilinx_controlunit> analyzed. Unit <or7_mxilinx_controlunit> generated.

Analyzing Entity <or8_mxilinx_controlunit> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_117> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_116> in unit <or8_mxilinx_controlunit>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_91> in unit <or8_mxilinx_controlunit>.
Entity <or8_mxilinx_controlunit> analyzed. Unit <or8_mxilinx_controlunit> generated.

Analyzing Entity <freq_div> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_10_0" for instance <xlxi_10> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_11_1" for instance <xlxi_11> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_12_2" for instance <xlxi_12> in unit <freq_div>.
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <xlxi_2> in unit <freq_div>.
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <adder> (Architecture <schematic>).
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 245: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <xlxi_3> in unit <adder>.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'co' of component 'add4_mxilinx_adder'.
WARNING:Xst:753 - C:/SC201/Calculator/adder.vhf line 250: Unconnected output port 'ofl' of component 'add4_mxilinx_adder'.
    Set user-defined property "HU_SET =  XLXI_4_1" for instance <xlxi_4> in unit <adder>.
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <negconverter> (Architecture <schematic>).
    Set user-defined property "HU_SET =  XLXI_6_4" for instance <xlxi_6> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_7_5" for instance <xlxi_7> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_8_6" for instance <xlxi_8> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_9_7" for instance <xlxi_9> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_10_8" for instance <xlxi_10> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_11_9" for instance <xlxi_11> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_5_3" for instance <xlxi_5> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_4_2" for instance <xlxi_4> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_3_1" for instance <xlxi_3> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_2_0" for instance <xlxi_2> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_21_10" for instance <xlxi_21> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_22_11" for instance <xlxi_22> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_23_12" for instance <xlxi_23> in unit <negconverter>.
    Set user-defined property "HU_SET =  XLXI_24_13" for instance <xlxi_24> in unit <negconverter>.
Entity <negconverter> analyzed. Unit <negconverter> generated.

Analyzing Entity <ninecompl> (Architecture <schematic>).
Entity <ninecompl> analyzed. Unit <ninecompl> generated.

Analyzing Entity <fjkp_mxilinx_mod2_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod2_counter>.
Entity <fjkp_mxilinx_mod2_counter> analyzed. Unit <fjkp_mxilinx_mod2_counter> generated.

Analyzing Entity <fjkp_mxilinx_mod3_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  1" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkp_mxilinx_mod3_counter>.
Entity <fjkp_mxilinx_mod3_counter> analyzed. Unit <fjkp_mxilinx_mod3_counter> generated.

Analyzing Entity <fjkc_mxilinx_mod4_counter> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_mod4_counter>.
Entity <fjkc_mxilinx_mod4_counter> analyzed. Unit <fjkc_mxilinx_mod4_counter> generated.

Analyzing Entity <fjkc_mxilinx_freq_div> (Architecture <schematic>).
    Set user-defined property "INIT =  0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_32> in unit <fjkc_mxilinx_freq_div>.
Entity <fjkc_mxilinx_freq_div> analyzed. Unit <fjkc_mxilinx_freq_div> generated.

Analyzing Entity <add4_mxilinx_adder> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_206> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_182> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_175> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_178> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_58> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_62> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_55> in unit <add4_mxilinx_adder>.
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_111> in unit <add4_mxilinx_adder>.
Entity <add4_mxilinx_adder> analyzed. Unit <add4_mxilinx_adder> generated.

Analyzing Entity <comp4_mxilinx_negconverter> (Architecture <schematic>).
Entity <comp4_mxilinx_negconverter> analyzed. Unit <comp4_mxilinx_negconverter> generated.

Analyzing Entity <or12_mxilinx_negconverter> (Architecture <schematic>).
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_187> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_138> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_29> in unit <or12_mxilinx_negconverter>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <i_36_142> in unit <or12_mxilinx_negconverter>.
Entity <or12_mxilinx_negconverter> analyzed. Unit <or12_mxilinx_negconverter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or12_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or12_mxilinx_negconverter> synthesized.


Synthesizing Unit <comp4_mxilinx_negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <comp4_mxilinx_negconverter> synthesized.


Synthesizing Unit <add4_mxilinx_adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <add4_mxilinx_adder> synthesized.


Synthesizing Unit <fjkc_mxilinx_freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <fjkc_mxilinx_freq_div> synthesized.


Synthesizing Unit <fjkc_mxilinx_mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <fjkc_mxilinx_mod4_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <fjkp_mxilinx_mod3_counter> synthesized.


Synthesizing Unit <fjkp_mxilinx_mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <fjkp_mxilinx_mod2_counter> synthesized.


Synthesizing Unit <ninecompl>.
    Related source file is C:/SC201/Calculator/ninecompl.vhf.
Unit <ninecompl> synthesized.


Synthesizing Unit <negconverter>.
    Related source file is C:/SC201/Calculator/negconverter.vhf.
Unit <negconverter> synthesized.


Synthesizing Unit <adder>.
    Related source file is C:/SC201/Calculator/adder.vhf.
Unit <adder> synthesized.


Synthesizing Unit <freq_div>.
    Related source file is C:/SC201/Calculator/freq_div.vhf.
Unit <freq_div> synthesized.


Synthesizing Unit <or8_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <or8_mxilinx_controlunit> synthesized.


Synthesizing Unit <or7_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <or7_mxilinx_controlunit> synthesized.


Synthesizing Unit <d3_8e_mxilinx_controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <d3_8e_mxilinx_controlunit> synthesized.


Synthesizing Unit <switchcontrol>.
    Related source file is C:/SC201/Calculator/switchcontrol.vhf.
Unit <switchcontrol> synthesized.


Synthesizing Unit <nor8_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor8_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <nor12_mxilinx_sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <nor12_mxilinx_sevensegenable> synthesized.


Synthesizing Unit <mod4_counter>.
    Related source file is C:/SC201/Calculator/mod4_counter.vhf.
Unit <mod4_counter> synthesized.


Synthesizing Unit <mod3_counter>.
    Related source file is C:/SC201/Calculator/mod3_counter.vhf.
Unit <mod3_counter> synthesized.


Synthesizing Unit <mod2_counter>.
    Related source file is C:/SC201/Calculator/mod2_counter.vhf.
Unit <mod2_counter> synthesized.


Synthesizing Unit <mod1_counter>.
    Related source file is C:/SC201/Calculator/mod1_counter.vhf.
Unit <mod1_counter> synthesized.


Synthesizing Unit <twooneswitch>.
    Related source file is C:/SC201/Calculator/twooneswitch.vhf.
Unit <twooneswitch> synthesized.


Synthesizing Unit <onetwoswitch>.
    Related source file is C:/SC201/Calculator/onetwoswitch.vhf.
Unit <onetwoswitch> synthesized.


Synthesizing Unit <bcdregister>.
    Related source file is C:/SC201/Calculator/bcdregister.vhf.
Unit <bcdregister> synthesized.


Synthesizing Unit <bcdadder>.
    Related source file is C:/SC201/Calculator/bcdadder.vhf.
Unit <bcdadder> synthesized.


Synthesizing Unit <m2_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m2_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <decoderd>.
    Related source file is C:/SC201/Calculator/decoderd.vhf.
Unit <decoderd> synthesized.


Synthesizing Unit <decoderc>.
    Related source file is C:/SC201/Calculator/decoderc.vhf.
Unit <decoderc> synthesized.


Synthesizing Unit <decoderb>.
    Related source file is C:/SC201/Calculator/decoderb.vhf.
Unit <decoderb> synthesized.


Synthesizing Unit <decodera>.
    Related source file is C:/SC201/Calculator/decodera.vhf.
Unit <decodera> synthesized.


Synthesizing Unit <multi_divider>.
    Related source file is C:/SC201/Calculator/multi_divider.vhf.
Unit <multi_divider> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is C:/SC201/Calculator/controlunit.vhf.
Unit <controlunit> synthesized.


Synthesizing Unit <compm4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <compm4_mxilinx_control> synthesized.


Synthesizing Unit <comp4_mxilinx_control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <comp4_mxilinx_control> synthesized.


Synthesizing Unit <switchcontrolmain>.
    Related source file is C:/SC201/Calculator/switchcontrolmain.vhf.
Unit <switchcontrolmain> synthesized.


Synthesizing Unit <shiftregister4x4>.
    Related source file is C:/SC201/Calculator/shiftregister4x4.vhf.
Unit <shiftregister4x4> synthesized.


Synthesizing Unit <sevensegenable>.
    Related source file is C:/SC201/Calculator/sevensegenable.vhf.
Unit <sevensegenable> synthesized.


Synthesizing Unit <sevensegdec>.
    Related source file is C:/SC201/Calculator/sevensegdec.vhf.
Unit <sevensegdec> synthesized.


Synthesizing Unit <ring>.
    Related source file is C:/SC201/Calculator/ring.vhf.
Unit <ring> synthesized.


Synthesizing Unit <registera>.
    Related source file is C:/SC201/Calculator/registera.vhf.
Unit <registera> synthesized.


Synthesizing Unit <m4_1e_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <m4_1e_mxilinx_lab4> synthesized.


Synthesizing Unit <inputregister>.
    Related source file is C:/SC201/Calculator/inputregister.vhf.
Unit <inputregister> synthesized.


Synthesizing Unit <decoder>.
    Related source file is C:/SC201/Calculator/decoder.vhf.
Unit <decoder> synthesized.


Synthesizing Unit <control>.
    Related source file is C:/SC201/Calculator/control.vhf.
Unit <control> synthesized.


Synthesizing Unit <comp4_mxilinx_lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <comp4_mxilinx_lab4> synthesized.


Synthesizing Unit <lab4>.
    Related source file is C:/SC201/Calculator/lab4.vhf.
Unit <lab4> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx52i/data/librtl.xst" Consulted

Optimizing unit <lab4> ...

Optimizing unit <comp4_mxilinx_lab4> ...

Optimizing unit <sevensegdec> ...

Optimizing unit <comp4_mxilinx_control> ...

Optimizing unit <compm4_mxilinx_control> ...

Optimizing unit <m2_1e_mxilinx_lab4> ...

Optimizing unit <nor12_mxilinx_sevensegenable> ...

Optimizing unit <nor8_mxilinx_sevensegenable> ...

Optimizing unit <d3_8e_mxilinx_controlunit> ...

Optimizing unit <or7_mxilinx_controlunit> ...

Optimizing unit <or8_mxilinx_controlunit> ...

Optimizing unit <fjkp_mxilinx_mod2_counter> ...

Optimizing unit <fjkp_mxilinx_mod3_counter> ...

Optimizing unit <fjkc_mxilinx_mod4_counter> ...

Optimizing unit <fjkc_mxilinx_freq_div> ...

Optimizing unit <add4_mxilinx_adder> ...

Optimizing unit <comp4_mxilinx_negconverter> ...

Optimizing unit <or12_mxilinx_negconverter> ...

Optimizing unit <m4_1e_mxilinx_lab4> ...

Optimizing unit <controlunit> ...

Optimizing unit <negconverter> ...

Optimizing unit <ninecompl> ...

Optimizing unit <sevensegenable> ...

Optimizing unit <bcdadder> ...

Mapping all equations...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx52i.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32
Found area constraint ratio of 100 (+ 5) on block lab4, actual ratio is 7.
WARNING:Xst:382 - Register xlxi_52_xlxi_1_xlxi_33 is equivalent to xlxi_52_xlxi_1_xlxi_32

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab4.ngr
Top Level Output File Name         : lab4
Output Format                      : NGC
Optimization Criterion             : Speed
Keep Hierarchy                     : NO
Macro Generator                    : macro+

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 1690
#      and2                        : 531
#      and2b1                      : 98
#      and3                        : 14
#      and3b1                      : 106
#      and3b2                      : 94
#      and4                        : 92
#      and4b1                      : 3
#      and4b2                      : 3
#      and4b3                      : 1
#      and5                        : 1
#      gnd                         : 53
#      inv                         : 87
#      LUT1                        : 8
#      muxcy                       : 16
#      muxcy_d                     : 16
#      muxcy_l                     : 32
#      muxf5                       : 4
#      or2                         : 111
#      or3                         : 144
#      or4                         : 128
#      vcc                         : 4
#      xor2                        : 80
#      xorcy                       : 64
# FlipFlops/Latches                : 160
#      FD                          : 3
#      FD_1                        : 4
#      FDC                         : 142
#      FDCP                        : 4
#      FDP                         : 4
#      LDCP                        : 3
# Clock Buffers                    : 1
#      bufg                        : 1
# IO Buffers                       : 19
#      IBUF                        : 4
#      ibufg                       : 1
#      OBUF                        : 14
# Logical                          : 343
#      nor2                        : 2
#      nor3                        : 1
#      nor4                        : 2
#      xnor2                       : 338
# Others                           : 204
#      fmap                        : 204
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg456-5 

 Number of Slices:                     171  out of   2352     7%  
 Number of Slice Flip Flops:           160  out of   4704     3%  
 Number of 4 input LUTs:                 8  out of   4704     0%  
 Number of bonded IOBs:                 19  out of    288     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_26:o                   | NONE(*)(xlxi_9_xlxi_13)| 4     |
xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q| NONE                   | 3     |
xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
pulse                              | ibufg+bufg             | 2     |
xlxi_25:g                          | NONE                   | 2     |
xst_gnd:g                          | NONE                   | 5     |
xlxi_23:o                          | NONE(*)(xlxi_3_xlxi_27_xlxi_33)| 16    |
xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_3/i_36_32:q    | NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_1_xlxi_2_xlxi_1/i_36_34:o     | NONE(*)(xlxi_8_xlxi_30)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_33:o     | NONE(*)(xlxi_3_xlxi_28_xlxi_33)| 16    |
xlxi_1_xlxi_2_xlxi_1/i_36_35:o     | NONE(*)(xlxi_2_xlxi_4) | 4     |
xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_31/i_36_32:q   | NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_19:o                  | NONE(*)(xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_9:o                   | NONE(*)(xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_15:o                  | NONE(*)(xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32)| 1     |
xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q| NONE                   | 1     |
xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 106.443ns (Maximum Frequency: 9.395MHz)
   Minimum input arrival time before clock: 15.102ns
   Maximum output required time after clock: 103.852ns
   Maximum combinational path delay: 10.466ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32 to xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32 to xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32 to xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32 to xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32 to xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32 to xlxi_1_xlxi_5_xlxi_4_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32 to xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32 to xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32 to xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32 to xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32 to xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32 to xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32 to xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32 to xlxi_9_xlxi_22_xlxi_4_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32 to xlxi_52_xlxi_2_xlxi_16_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_31/i_36_32:q'
Delay:               7.471ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_32/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_32/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_31/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_31/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_32/i_36_32 to xlxi_52_xlxi_2_xlxi_32/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              4   1.292   1.600  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_2_xlxi_32'
     inv:i->o              1   0.653   1.150  xlxi_52_xlxi_2_xlxi_28 (xlxi_52_xlxi_2_xlxn_42)
     and2:i1->o            2   0.653   1.340  xlxi_52_xlxi_2_xlxi_26 (xlxi_52_xlxi_2_xlxn_45)
     begin scope: 'xlxi_52_xlxi_2_xlxi_32'
     FDP:pre                   0.783          i_36_32
    ----------------------------------------
    Total                      7.471ns (3.381ns logic, 4.090ns route)
                                       (45.3% logic, 54.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_5_xlxi_12/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_5_xlxi_12/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_5_xlxi_12/i_36_32 to xlxi_9_xlxi_22_xlxi_5_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32 to xlxi_9_xlxi_22_xlxi_4_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32 to xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_5_xlxi_2/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32 to xlxi_9_xlxi_22_xlxi_5_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32 to xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32 to xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32 to xlxi_9_xlxi_22_xlxi_2_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_4_xlxi_12/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32 to xlxi_9_xlxi_22_xlxi_5_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32 to xlxi_9_xlxi_22_xlxi_4_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_2_xlxi_10/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32 to xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_3_xlxi_10/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32 to xlxi_9_xlxi_22_xlxi_3_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_2_xlxi_12/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32 to xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32 to xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_26:o'
Delay:               8.151ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_15
  Destination:       xlxi_9_xlxi_13
  Source Clock:      xlxi_9_xlxi_26:o falling
  Destination Clock: xlxi_9_xlxi_26:o falling

  Data Path: xlxi_9_xlxi_15 to xlxi_9_xlxi_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:c->q            13   1.292   2.500  xlxi_9_xlxi_15 (c3_obuf)
     nor4:i2->o            1   0.653   1.150  xlxi_9_xlxi_5 (xlxi_9_xlxn_13)
     or2:i0->o             1   0.653   1.150  xlxi_9_xlxi_7 (xlxi_9_xlxn_7)
     FD_1:d                    0.753          xlxi_9_xlxi_13
    ----------------------------------------
    Total                      8.151ns (3.351ns logic, 4.800ns route)
                                       (41.1% logic, 58.9% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q'
Delay:               12.457ns (Levels of Logic = 4)
  Source:            xlxi_1_xlxi_2_xlxi_4
  Destination:       xlxi_1_xlxi_2_xlxi_4
  Source Clock:      xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q rising

  Data Path: xlxi_1_xlxi_2_xlxi_4 to xlxi_1_xlxi_2_xlxi_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:c->q               8   1.292   2.050  xlxi_1_xlxi_2_xlxi_4 (xlxi_1_xlxi_2_xlxn_33)
     begin scope: 'xlxi_1_xlxi_2_xlxi_1'
     and4b2:i0->o         11   0.653   2.300  i_36_35 (d2)
     end scope: 'xlxi_1_xlxi_2_xlxi_1'
     and4:i0->o            1   0.653   1.150  xlxi_1_xlxi_2_xlxi_16 (xlxi_1_xlxi_2_xlxn_73)
     begin scope: 'xlxi_1_xlxi_2_xlxi_17'
     or4:i0->o             1   0.653   1.150  i_36_89 (i36)
     or4:i3->o             1   0.653   1.150  i_36_90 (o)
     end scope: 'xlxi_1_xlxi_2_xlxi_17'
     FD:d                      0.753          xlxi_1_xlxi_2_xlxi_4
    ----------------------------------------
    Total                     12.457ns (4.657ns logic, 7.800ns route)
                                       (37.4% logic, 62.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32 to xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_3_xlxi_11/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32 to xlxi_9_xlxi_22_xlxi_3_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_16_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32 to xlxi_52_xlxi_2_xlxi_16_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_1_xlxi_2/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32 to xlxi_9_xlxi_22_xlxi_1_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32
  Source Clock:      xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_9_xlxi_22_xlxi_1_xlxi_12/i_36_32:q rising

  Data Path: xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32 to xlxi_9_xlxi_22_xlxi_2_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'pulse'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32
  Destination:       xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32
  Source Clock:      pulse rising
  Destination Clock: pulse rising

  Data Path: xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32 to xlxi_9_xlxi_22_xlxi_1_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_23:o'
Delay:               106.443ns (Levels of Logic = 69)
  Source:            xlxi_3_xlxi_27_xlxi_33
  Destination:       xlxi_3_xlxi_27_xlxi_46
  Source Clock:      xlxi_23:o falling
  Destination Clock: xlxi_23:o falling

  Data Path: xlxi_3_xlxi_27_xlxi_33 to xlxi_3_xlxi_27_xlxi_46
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  xlxi_3_xlxi_27_xlxi_33 (xlxi_3_xlxn_17)
     and2:i1->o           11   0.653   2.300  xlxi_3_xlxi_18_xlxi_4 (xlxi_3_xlxn_180)
     begin scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_11'
     xnor2:i1->o           1   0.653   1.150  i_36_34 (ab3)
     and4:i0->o            4   0.653   1.600  i_36_32 (eq)
     end scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_11'
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_35_xlxi_62 (xlxi_3_xlxi_16_xlxi_35_xlxn_176)
     begin scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_21'
     or4:i2->o             1   0.653   1.150  i_36_110 (s0)
     or3:i0->o             1   0.653   1.150  i_36_182 (o)
     end scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_21'
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_35_xlxi_89 (xlxi_3_xlxi_16_xlxn_206)
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_53 (xlxi_3_xlxi_16_xlxn_190)
     begin scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     xor2:i0->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_4_xlxn_5)
     or2:i1->o             4   0.653   1.600  xlxi_3_xlxi_16_xlxi_4_xlxi_6 (ledovrflow_obuf)
     inv:i->o              1   0.653   1.150  xlxi_3_xlxi_16_xlxi_98 (xlxi_3_xlxi_16_xlxn_259)
     and2:i0->o           18   0.653   3.000  xlxi_3_xlxi_16_xlxi_99 (xlxi_3_xlxi_16_neg)
     inv:i->o             16   0.653   2.800  xlxi_3_xlxi_16_xlxi_97_xlxi_39 (xlxi_3_xlxi_16_xlxi_97_xlxn_253)
     and2:i0->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_76 (xlxi_3_xlxi_16_xlxi_97_xlxn_223)
     or2:i1->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_53 (xlxi_3_xlxi_16_xlxi_97_xlxn_190)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     xor2:i0->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_5)
     or2:i1->o             2   0.653   1.340  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_overflow)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4'
     xor2:i0->o            1   0.653   1.150  i_36_240 (i1)
     muxcy_l:s->lo         1   0.784   0.000  i_36_55 (c1)
     muxcy_d:ci->lo        1   0.050   0.000  i_36_62 (c2)
     xorcy:ci->o           1   0.500   1.150  i_36_75 (s3)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4'
     and2:i0->o            1   0.653   1.150  xlxi_3_xlxi_8_xlxi_8 (xlxi_3_xlxi_8_xlxn_31)
     or2:i1->o             1   0.653   1.150  xlxi_3_xlxi_8_xlxi_12 (xlxi_3_xlxn_46)
     FDC:d                     0.753          xlxi_3_xlxi_27_xlxi_46
    ----------------------------------------
    Total                    106.443ns (37.073ns logic, 69.370ns route)
                                       (34.8% logic, 65.2% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_5_xlxi_11/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32 to xlxi_1_xlxi_5_xlxi_5_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q'
Delay:               7.391ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_5_xlxi_10/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32 to xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              5   1.292   1.740  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.391ns (3.351ns logic, 4.040ns route)
                                       (45.3% logic, 54.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_1_xlxi_11/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32 to xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_4_xlxi_2/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32 to xlxi_1_xlxi_5_xlxi_4_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_3_xlxi_2/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32 to xlxi_1_xlxi_5_xlxi_3_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32 to xlxi_1_xlxi_5_xlxi_2_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_1_xlxi_2/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32 to xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32 to xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_2_xlxi_11/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32 to xlxi_1_xlxi_5_xlxi_2_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_2_xlxi_12/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32 to xlxi_1_xlxi_5_xlxi_3_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_1_xlxi_10/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32 to xlxi_1_xlxi_5_xlxi_1_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32
  Destination:       xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32
  Source Clock:      xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_1_xlxi_5_xlxi_3_xlxi_12/i_36_32:q rising

  Data Path: xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32 to xlxi_1_xlxi_5_xlxi_4_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32 to xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q'
Delay:               7.611ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_31/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_31/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_31/i_36_32 to xlxi_52_xlxi_3_xlxi_31/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              5   1.292   1.740  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_3_xlxi_31'
     inv:i->o              1   0.653   1.150  xlxi_52_xlxi_3_xlxi_30 (xlxi_52_xlxi_3_xlxn_43)
     and2:i0->o            2   0.653   1.340  xlxi_52_xlxi_3_xlxi_26 (xlxi_52_xlxi_3_xlxn_45)
     begin scope: 'xlxi_52_xlxi_3_xlxi_31'
     FDP:pre                   0.783          i_36_32
    ----------------------------------------
    Total                      7.611ns (3.381ns logic, 4.230ns route)
                                       (44.4% logic, 55.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32 to xlxi_52_xlxi_3_xlxi_25_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32 to xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32 to xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32 to xlxi_52_xlxi_3_xlxi_24_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_24_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32 to xlxi_52_xlxi_3_xlxi_25_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32 to xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32 to xlxi_52_xlxi_3_xlxi_23_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32 to xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_3/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_4/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_4/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_3/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_3/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_4/i_36_32 to xlxi_52_xlxi_4_xlxi_4/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32 to xlxi_52_xlxi_4_xlxi_16_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32 to xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32 to xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32 to xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32 to xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_16_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32 to xlxi_52_xlxi_4_xlxi_16_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32 to xlxi_52_xlxi_4_xlxi_25_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q'
Delay:               7.251ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_3/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_3/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_3/i_36_32 to xlxi_52_xlxi_4_xlxi_3/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              4   1.292   1.600  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.251ns (3.351ns logic, 3.900ns route)
                                       (46.2% logic, 53.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32 to xlxi_52_xlxi_4_xlxi_25_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_24_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32 to xlxi_52_xlxi_4_xlxi_24_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_24_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32 to xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_23_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32 to xlxi_52_xlxi_4_xlxi_23_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_1_xlxi_2_xlxi_1/i_36_34:o'
Delay:               3.525ns (Levels of Logic = 0)
  Source:            xlxi_8_xlxi_38
  Destination:       xlxi_8_xlxi_42
  Source Clock:      xlxi_1_xlxi_2_xlxi_1/i_36_34:o rising
  Destination Clock: xlxi_1_xlxi_2_xlxi_1/i_36_34:o rising

  Data Path: xlxi_8_xlxi_38 to xlxi_8_xlxi_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  xlxi_8_xlxi_38 (xlxn_13)
     FDC:d                     0.753          xlxi_8_xlxi_42
    ----------------------------------------
    Total                      3.525ns (2.045ns logic, 1.480ns route)
                                       (58.0% logic, 42.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_25_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32 to xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32 to xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_24_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32 to xlxi_52_xlxi_3_xlxi_24_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32 to xlxi_52_xlxi_3_xlxi_23_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32 to xlxi_52_xlxi_3_xlxi_16_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_31/i_36_32:q'
Delay:               7.471ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_32/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_32/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_31/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_31/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_32/i_36_32 to xlxi_52_xlxi_3_xlxi_32/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              4   1.292   1.600  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_3_xlxi_32'
     inv:i->o              1   0.653   1.150  xlxi_52_xlxi_3_xlxi_28 (xlxi_52_xlxi_3_xlxn_42)
     and2:i1->o            2   0.653   1.340  xlxi_52_xlxi_3_xlxi_26 (xlxi_52_xlxi_3_xlxn_45)
     begin scope: 'xlxi_52_xlxi_3_xlxi_32'
     FDP:pre                   0.783          i_36_32
    ----------------------------------------
    Total                      7.471ns (3.381ns logic, 4.090ns route)
                                       (45.3% logic, 54.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32 to xlxi_52_xlxi_3_xlxi_16_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_16_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32 to xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_23_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32 to xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32 to xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32 to xlxi_52_xlxi_2_xlxi_24_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_24_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32 to xlxi_52_xlxi_2_xlxi_24_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32 to xlxi_52_xlxi_2_xlxi_25_xlxi_10/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_23_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32 to xlxi_52_xlxi_2_xlxi_24_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q'
Delay:               7.391ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_31/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_31/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_31/i_36_32 to xlxi_52_xlxi_2_xlxi_31/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              5   1.292   1.740  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDP:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.391ns (3.351ns logic, 4.040ns route)
                                       (45.3% logic, 54.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_25_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32 to xlxi_52_xlxi_2_xlxi_25_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_24_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32 to xlxi_52_xlxi_4_xlxi_25_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_19:o'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_19:o rising
  Destination Clock: xlxi_52_xlxi_19:o rising

  Data Path: xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32 to xlxi_52_xlxi_4_xlxi_16_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_9:o'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_9:o rising
  Destination Clock: xlxi_52_xlxi_9:o rising

  Data Path: xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32 to xlxi_52_xlxi_2_xlxi_16_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_15:o'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32
  Source Clock:      xlxi_52_xlxi_15:o rising
  Destination Clock: xlxi_52_xlxi_15:o rising

  Data Path: xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32 to xlxi_52_xlxi_3_xlxi_16_xlxi_11/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_2_xlxi_23_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32 to xlxi_52_xlxi_2_xlxi_23_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32
  Destination:       xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32
  Source Clock:      xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_3_xlxi_23_xlxi_11/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32 to xlxi_52_xlxi_3_xlxi_23_xlxi_2/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q'
Delay:               7.131ns (Levels of Logic = 2)
  Source:            xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32
  Destination:       xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32
  Source Clock:      xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q rising
  Destination Clock: xlxi_52_xlxi_4_xlxi_23_xlxi_10/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32 to xlxi_52_xlxi_4_xlxi_23_xlxi_12/i_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     and3b1:i0->o          1   0.653   1.150  i_36_40 (a1)
     or3:i1->o             1   0.653   1.150  i_36_41 (ad)
     FDC:d                     0.753          i_36_32
    ----------------------------------------
    Total                      7.131ns (3.351ns logic, 3.780ns route)
                                       (47.0% logic, 53.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q'
Offset:              11.219ns (Levels of Logic = 5)
  Source:            r4
  Destination:       xlxi_1_xlxi_2_xlxi_4
  Destination Clock: xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q rising

  Data Path: r4 to xlxi_1_xlxi_2_xlxi_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             5   0.924   1.740  r4_ibuf (r4_ibuf)
     or4:i0->o             5   0.653   1.740  xlxi_11_xlxi_9 (xlxn_121)
     and2:i1->o            1   0.653   1.150  xlxi_1_xlxi_2_xlxi_15 (xlxi_1_xlxi_2_xlxn_72)
     begin scope: 'xlxi_1_xlxi_2_xlxi_17'
     or4:i1->o             1   0.653   1.150  i_36_89 (i36)
     or4:i3->o             1   0.653   1.150  i_36_90 (o)
     end scope: 'xlxi_1_xlxi_2_xlxi_17'
     FD:d                      0.753          xlxi_1_xlxi_2_xlxi_4
    ----------------------------------------
    Total                     11.219ns (4.289ns logic, 6.930ns route)
                                       (38.2% logic, 61.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_23:o'
Offset:              15.102ns (Levels of Logic = 6)
  Source:            r4
  Destination:       xlxi_3_xlxi_27_xlxi_33
  Destination Clock: xlxi_23:o falling

  Data Path: r4 to xlxi_3_xlxi_27_xlxi_33
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             5   0.924   1.740  r4_ibuf (r4_ibuf)
     and2:i1->o            1   0.653   1.150  xlxi_11_xlxi_1_xlxi_6 (xlxi_11_xlxi_1_xlxn_4)
     or4:i0->o             2   0.653   1.340  xlxi_11_xlxi_1_xlxi_9 (xlxn_429)
     begin scope: 'xlxi_24'
     xnor2:i1->o           1   0.653   1.150  i_36_34 (ab3)
     and4:i0->o            7   0.653   1.950  i_36_32 (eq)
     end scope: 'xlxi_24'
     or2:i0->o            16   0.653   2.800  xlxi_57 (xlxn_425)
     FDC:clr                   0.783          xlxi_3_xlxi_27_xlxi_33
    ----------------------------------------
    Total                     15.102ns (4.972ns logic, 10.130ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_2_xlxi_1/i_36_34:o'
Offset:              15.102ns (Levels of Logic = 6)
  Source:            r4
  Destination:       xlxi_8_xlxi_30
  Destination Clock: xlxi_1_xlxi_2_xlxi_1/i_36_34:o rising

  Data Path: r4 to xlxi_8_xlxi_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             5   0.924   1.740  r4_ibuf (r4_ibuf)
     and2:i1->o            1   0.653   1.150  xlxi_11_xlxi_1_xlxi_6 (xlxi_11_xlxi_1_xlxn_4)
     or4:i0->o             2   0.653   1.340  xlxi_11_xlxi_1_xlxi_9 (xlxn_429)
     begin scope: 'xlxi_24'
     xnor2:i1->o           1   0.653   1.150  i_36_34 (ab3)
     and4:i0->o            7   0.653   1.950  i_36_32 (eq)
     end scope: 'xlxi_24'
     or4:i0->o            16   0.653   2.800  xlxi_58 (xlxn_184)
     FDC:clr                   0.783          xlxi_8_xlxi_30
    ----------------------------------------
    Total                     15.102ns (4.972ns logic, 10.130ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_2_xlxi_1/i_36_33:o'
Offset:              15.102ns (Levels of Logic = 6)
  Source:            r4
  Destination:       xlxi_3_xlxi_28_xlxi_33
  Destination Clock: xlxi_1_xlxi_2_xlxi_1/i_36_33:o falling

  Data Path: r4 to xlxi_3_xlxi_28_xlxi_33
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             5   0.924   1.740  r4_ibuf (r4_ibuf)
     and2:i1->o            1   0.653   1.150  xlxi_11_xlxi_1_xlxi_6 (xlxi_11_xlxi_1_xlxn_4)
     or4:i0->o             2   0.653   1.340  xlxi_11_xlxi_1_xlxi_9 (xlxn_429)
     begin scope: 'xlxi_24'
     xnor2:i1->o           1   0.653   1.150  i_36_34 (ab3)
     and4:i0->o            7   0.653   1.950  i_36_32 (eq)
     end scope: 'xlxi_24'
     or2:i0->o            16   0.653   2.800  xlxi_53 (xlxn_408)
     FDC:clr                   0.783          xlxi_3_xlxi_28_xlxi_33
    ----------------------------------------
    Total                     15.102ns (4.972ns logic, 10.130ns route)
                                       (32.9% logic, 67.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'xlxi_1_xlxi_2_xlxi_1/i_36_35:o'
Offset:              11.649ns (Levels of Logic = 5)
  Source:            r4
  Destination:       xlxi_2_xlxi_4
  Destination Clock: xlxi_1_xlxi_2_xlxi_1/i_36_35:o rising

  Data Path: r4 to xlxi_2_xlxi_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             5   0.924   1.740  r4_ibuf (r4_ibuf)
     and2:i1->o            1   0.653   1.150  xlxi_11_xlxi_1_xlxi_6 (xlxi_11_xlxi_1_xlxn_4)
     or4:i0->o             2   0.653   1.340  xlxi_11_xlxi_1_xlxi_9 (xlxn_429)
     begin scope: 'xlxi_24'
     xnor2:i1->o           1   0.653   1.150  i_36_34 (ab3)
     and4:i0->o            7   0.653   1.950  i_36_32 (eq)
     end scope: 'xlxi_24'
     FDC:clr                   0.783          xlxi_2_xlxi_4
    ----------------------------------------
    Total                     11.649ns (4.319ns logic, 7.330ns route)
                                       (37.1% logic, 62.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_52_xlxi_2_xlxi_31/i_36_32:q'
Offset:              24.238ns (Levels of Logic = 8)
  Source:            xlxi_52_xlxi_2_xlxi_32/i_36_32
  Destination:       b
  Source Clock:      xlxi_52_xlxi_2_xlxi_31/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_32/i_36_32 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              4   1.292   1.600  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_2_xlxi_32'
     and2:i0->o            1   0.653   1.150  xlxi_52_xlxi_8 (xlxi_52_xlxn_87)
     or4:i2->o             5   0.653   1.740  xlxi_52_xlxi_7 (enb_dummy)
     begin scope: 'xlxi_44'
     muxf5:s->o           24   0.981   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     24.238ns (11.748ns logic, 12.490ns route)
                                       (48.5% logic, 51.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_9_xlxi_26:o'
Offset:              9.349ns (Levels of Logic = 1)
  Source:            xlxi_9_xlxi_15
  Destination:       c3
  Source Clock:      xlxi_9_xlxi_26:o falling

  Data Path: xlxi_9_xlxi_15 to c3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:c->q            13   1.292   2.500  xlxi_9_xlxi_15 (c3_obuf)
     OBUF:i->o                 5.557          c3_obuf (c3)
    ----------------------------------------
    Total                      9.349ns (6.849ns logic, 2.500ns route)
                                       (73.3% logic, 26.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q'
Offset:              11.704ns (Levels of Logic = 4)
  Source:            xlxi_1_xlxi_2_xlxi_4
  Destination:       xlxi_1_xlxi_2_xlxi_22/i_36_91
  Source Clock:      xlxi_1_xlxi_5_xlxi_5_xlxi_12/i_36_32:q rising

  Data Path: xlxi_1_xlxi_2_xlxi_4 to xlxi_1_xlxi_2_xlxi_22/i_36_91
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:c->q               8   1.292   2.050  xlxi_1_xlxi_2_xlxi_4 (xlxi_1_xlxi_2_xlxn_33)
     begin scope: 'xlxi_1_xlxi_2_xlxi_1'
     and4b2:i0->o         11   0.653   2.300  i_36_35 (d2)
     end scope: 'xlxi_1_xlxi_2_xlxi_1'
     and4:i0->o            1   0.653   1.150  xlxi_1_xlxi_2_xlxi_21 (xlxi_1_xlxi_2_xlxn_95)
     begin scope: 'xlxi_1_xlxi_2_xlxi_22'
     or4:i0->o             1   0.653   1.150  i_36_95 (s1)
     or2:i1->o             1   0.653   1.150  i_36_94 (o)
    fmap:o                     0.000          i_36_91
    ----------------------------------------
    Total                     11.704ns (3.904ns logic, 7.800ns route)
                                       (33.4% logic, 66.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_25:g'
Offset:              26.798ns (Levels of Logic = 10)
  Source:            xlxi_52_xlxi_1_xlxi_32
  Destination:       b
  Source Clock:      xlxi_25:g rising

  Data Path: xlxi_52_xlxi_1_xlxi_32 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:c->q             1   1.292   1.150  xlxi_52_xlxi_1_xlxi_32 (xlxi_52_xlxn_96)
     or4:i3->o            17   0.653   2.900  xlxi_52_xlxi_11 (ena_dummy)
     begin scope: 'xlxi_44'
     begin scope: 'i_m01'
     and3:i2->o            1   0.653   1.150  i_36_30 (m1)
     or2:i0->o             1   0.653   1.150  i_36_38 (o)
     end scope: 'i_m01'
     LUT1:i0->o            1   0.653   0.000  m01_rt (m01_rt)
     muxf5:i0->o          24   0.375   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     26.798ns (12.448ns logic, 14.350ns route)
                                       (46.5% logic, 53.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xst_gnd:g'
Offset:              103.852ns (Levels of Logic = 65)
  Source:            xlxi_22_xlxi_11_xlxi_1
  Destination:       xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/i_36_182
  Source Clock:      xst_gnd:g falling

  Data Path: xlxi_22_xlxi_11_xlxi_1 to xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/i_36_182
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:g->q            32   1.421   3.800  xlxi_22_xlxi_11_xlxi_1 (xlxn_420)
     inv:i->o              1   0.653   1.150  xlxi_3_xlxi_18_xlxi_12 (xlxi_3_xlxi_18_xlxn_12)
     and2:i0->o           11   0.653   2.300  xlxi_3_xlxi_18_xlxi_4 (xlxi_3_xlxn_180)
     begin scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_11'
     xnor2:i1->o           1   0.653   1.150  i_36_34 (ab3)
     and4:i0->o            4   0.653   1.600  i_36_32 (eq)
     end scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_11'
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_35_xlxi_62 (xlxi_3_xlxi_16_xlxi_35_xlxn_176)
     begin scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_21'
     or4:i2->o             1   0.653   1.150  i_36_110 (s0)
     or3:i0->o             1   0.653   1.150  i_36_182 (o)
     end scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_21'
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_35_xlxi_89 (xlxi_3_xlxi_16_xlxn_206)
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_53 (xlxi_3_xlxi_16_xlxn_190)
     begin scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     xor2:i0->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_4_xlxn_5)
     or2:i1->o             4   0.653   1.600  xlxi_3_xlxi_16_xlxi_4_xlxi_6 (ledovrflow_obuf)
     inv:i->o              1   0.653   1.150  xlxi_3_xlxi_16_xlxi_98 (xlxi_3_xlxi_16_xlxn_259)
     and2:i0->o           18   0.653   3.000  xlxi_3_xlxi_16_xlxi_99 (xlxi_3_xlxi_16_neg)
     inv:i->o             16   0.653   2.800  xlxi_3_xlxi_16_xlxi_97_xlxi_39 (xlxi_3_xlxi_16_xlxi_97_xlxn_253)
     and2:i0->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_76 (xlxi_3_xlxi_16_xlxi_97_xlxn_223)
     or2:i1->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_53 (xlxi_3_xlxi_16_xlxi_97_xlxn_190)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     xor2:i0->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_5)
     or2:i1->o             2   0.653   1.340  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_overflow)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4'
     xor2:i0->o            1   0.653   1.150  i_36_241 (i2)
    fmap:o                     0.000          i_36_182
    ----------------------------------------
    Total                    103.852ns (34.462ns logic, 69.390ns route)
                                       (33.2% logic, 66.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_23:o'
Offset:              99.600ns (Levels of Logic = 64)
  Source:            xlxi_3_xlxi_27_xlxi_33
  Destination:       xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/i_36_182
  Source Clock:      xlxi_23:o falling

  Data Path: xlxi_3_xlxi_27_xlxi_33 to xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/i_36_182
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  xlxi_3_xlxi_27_xlxi_33 (xlxi_3_xlxn_17)
     and2:i1->o           11   0.653   2.300  xlxi_3_xlxi_18_xlxi_4 (xlxi_3_xlxn_180)
     begin scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_11'
     xnor2:i1->o           1   0.653   1.150  i_36_34 (ab3)
     and4:i0->o            4   0.653   1.600  i_36_32 (eq)
     end scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_11'
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_35_xlxi_62 (xlxi_3_xlxi_16_xlxi_35_xlxn_176)
     begin scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_21'
     or4:i2->o             1   0.653   1.150  i_36_110 (s0)
     or3:i0->o             1   0.653   1.150  i_36_182 (o)
     end scope: 'xlxi_3_xlxi_16_xlxi_35_xlxi_21'
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_35_xlxi_89 (xlxi_3_xlxi_16_xlxn_206)
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_53 (xlxi_3_xlxi_16_xlxn_190)
     begin scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     xor2:i0->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_4_xlxn_5)
     or2:i1->o             4   0.653   1.600  xlxi_3_xlxi_16_xlxi_4_xlxi_6 (ledovrflow_obuf)
     inv:i->o              1   0.653   1.150  xlxi_3_xlxi_16_xlxi_98 (xlxi_3_xlxi_16_xlxn_259)
     and2:i0->o           18   0.653   3.000  xlxi_3_xlxi_16_xlxi_99 (xlxi_3_xlxi_16_neg)
     inv:i->o             16   0.653   2.800  xlxi_3_xlxi_16_xlxi_97_xlxi_39 (xlxi_3_xlxi_16_xlxi_97_xlxn_253)
     and2:i0->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_76 (xlxi_3_xlxi_16_xlxi_97_xlxn_223)
     or2:i1->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_53 (xlxi_3_xlxi_16_xlxi_97_xlxn_190)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     xor2:i0->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_5)
     or2:i1->o             2   0.653   1.340  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_overflow)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4'
     xor2:i0->o            1   0.653   1.150  i_36_241 (i2)
    fmap:o                     0.000          i_36_182
    ----------------------------------------
    Total                     99.600ns (33.680ns logic, 65.920ns route)
                                       (33.8% logic, 66.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q'
Offset:              29.191ns (Levels of Logic = 11)
  Source:            xlxi_52_xlxi_3_xlxi_31/i_36_32
  Destination:       b
  Source Clock:      xlxi_52_xlxi_3_xlxi_25_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_31/i_36_32 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              5   1.292   1.740  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_3_xlxi_31'
     and2:i1->o            1   0.653   1.150  xlxi_52_xlxi_17 (xlxi_52_xlxn_114)
     or4:i1->o            17   0.653   2.900  xlxi_52_xlxi_11 (ena_dummy)
     begin scope: 'xlxi_44'
     begin scope: 'i_m01'
     and3:i2->o            1   0.653   1.150  i_36_30 (m1)
     or2:i0->o             1   0.653   1.150  i_36_38 (o)
     end scope: 'i_m01'
     LUT1:i0->o            1   0.653   0.000  m01_rt (m01_rt)
     muxf5:i0->o          24   0.375   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     29.191ns (13.101ns logic, 16.090ns route)
                                       (44.9% logic, 55.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_52_xlxi_4_xlxi_3/i_36_32:q'
Offset:              24.118ns (Levels of Logic = 8)
  Source:            xlxi_52_xlxi_4_xlxi_4/i_36_32
  Destination:       b
  Source Clock:      xlxi_52_xlxi_4_xlxi_3/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_4/i_36_32 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_4_xlxi_4'
     and2:i0->o            1   0.653   1.150  xlxi_52_xlxi_21 (xlxi_52_xlxn_123)
     or4:i0->o             5   0.653   1.740  xlxi_52_xlxi_7 (enb_dummy)
     begin scope: 'xlxi_44'
     muxf5:s->o           24   0.981   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     24.118ns (11.748ns logic, 12.370ns route)
                                       (48.7% logic, 51.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q'
Offset:              29.051ns (Levels of Logic = 11)
  Source:            xlxi_52_xlxi_4_xlxi_3/i_36_32
  Destination:       b
  Source Clock:      xlxi_52_xlxi_4_xlxi_25_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_4_xlxi_3/i_36_32 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              4   1.292   1.600  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_4_xlxi_3'
     and2:i1->o            1   0.653   1.150  xlxi_52_xlxi_20 (xlxi_52_xlxn_126)
     or4:i0->o            17   0.653   2.900  xlxi_52_xlxi_11 (ena_dummy)
     begin scope: 'xlxi_44'
     begin scope: 'i_m01'
     and3:i2->o            1   0.653   1.150  i_36_30 (m1)
     or2:i0->o             1   0.653   1.150  i_36_38 (o)
     end scope: 'i_m01'
     LUT1:i0->o            1   0.653   0.000  m01_rt (m01_rt)
     muxf5:i0->o          24   0.375   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     29.051ns (13.101ns logic, 15.950ns route)
                                       (45.1% logic, 54.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_1_xlxi_2_xlxi_1/i_36_34:o'
Offset:              36.923ns (Levels of Logic = 15)
  Source:            xlxi_8_xlxi_35
  Destination:       b
  Source Clock:      xlxi_1_xlxi_2_xlxi_1/i_36_34:o rising

  Data Path: xlxi_8_xlxi_35 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              3   1.292   1.480  xlxi_8_xlxi_35 (xlxn_16)
     and2:i0->o            1   0.653   1.150  xlxi_3_xlxi_12_xlxi_4 (xlxi_3_xlxi_12_xlxn_33)
     or2:i0->o             4   0.653   1.600  xlxi_3_xlxi_12_xlxi_12 (xlxn_326)
     or4:i0->o             1   0.653   1.150  xlxi_52_xlxi_13 (xlxi_52_xlxn_107)
     and2:i0->o            3   0.653   1.480  xlxi_52_xlxi_14 (xlxi_52_xlxn_108)
     and2:i0->o            1   0.653   1.150  xlxi_52_xlxi_17 (xlxi_52_xlxn_114)
     or4:i1->o            17   0.653   2.900  xlxi_52_xlxi_11 (ena_dummy)
     begin scope: 'xlxi_44'
     begin scope: 'i_m01'
     and3:i2->o            1   0.653   1.150  i_36_30 (m1)
     or2:i0->o             1   0.653   1.150  i_36_38 (o)
     end scope: 'i_m01'
     LUT1:i0->o            1   0.653   0.000  m01_rt (m01_rt)
     muxf5:i0->o          24   0.375   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     36.923ns (15.713ns logic, 21.210ns route)
                                       (42.6% logic, 57.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_1_xlxi_2_xlxi_1/i_36_33:o'
Offset:              83.246ns (Levels of Logic = 56)
  Source:            xlxi_3_xlxi_28_xlxi_37
  Destination:       xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/i_36_182
  Source Clock:      xlxi_1_xlxi_2_xlxi_1/i_36_33:o falling

  Data Path: xlxi_3_xlxi_28_xlxi_37 to xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4/i_36_182
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              1   1.292   1.150  xlxi_3_xlxi_28_xlxi_37 (xlxi_3_xlxn_379)
     begin scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     xor2:i1->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_4_xlxn_5)
     or2:i1->o             4   0.653   1.600  xlxi_3_xlxi_16_xlxi_4_xlxi_6 (ledovrflow_obuf)
     inv:i->o              1   0.653   1.150  xlxi_3_xlxi_16_xlxi_98 (xlxi_3_xlxi_16_xlxn_259)
     and2:i0->o           18   0.653   3.000  xlxi_3_xlxi_16_xlxi_99 (xlxi_3_xlxi_16_neg)
     inv:i->o             16   0.653   2.800  xlxi_3_xlxi_16_xlxi_97_xlxi_39 (xlxi_3_xlxi_16_xlxi_97_xlxn_253)
     and2:i0->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_76 (xlxi_3_xlxi_16_xlxi_97_xlxn_223)
     or2:i1->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_53 (xlxi_3_xlxi_16_xlxi_97_xlxn_190)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     xor2:i0->o            1   0.653   1.150  i_36_239 (i0)
     muxcy_l:s->lo         1   0.784   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_1_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_255)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_2_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_256)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxn_5)
     or2:i1->o             3   0.653   1.480  xlxi_3_xlxi_16_xlxi_97_xlxi_3_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_xlxn_257)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     muxcy_l:ci->lo        1   0.050   0.000  i_36_111 (c0)
     muxcy_l:ci->lo        1   0.050   0.000  i_36_55 (c1)
     xorcy:ci->o           2   0.500   1.340  i_36_76 (s2)
     end scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_3'
     or2:i0->o             1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_7 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_41)
     and2:i1->o            1   0.653   1.150  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_8 (xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxn_5)
     or2:i1->o             2   0.653   1.340  xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_6 (xlxi_3_xlxi_16_xlxi_97_overflow)
     begin scope: 'xlxi_3_xlxi_16_xlxi_97_xlxi_4_xlxi_4'
     xor2:i0->o            1   0.653   1.150  i_36_241 (i2)
    fmap:o                     0.000          i_36_182
    ----------------------------------------
    Total                     83.246ns (28.456ns logic, 54.790ns route)
                                       (34.2% logic, 65.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_1_xlxi_2_xlxi_1/i_36_35:o'
Offset:              22.762ns (Levels of Logic = 10)
  Source:            xlxi_2_xlxi_1
  Destination:       xlxi_1_xlxi_2_xlxi_22/i_36_91
  Source Clock:      xlxi_1_xlxi_2_xlxi_1/i_36_35:o rising

  Data Path: xlxi_2_xlxi_1 to xlxi_1_xlxi_2_xlxi_22/i_36_91
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:c->q              7   1.292   1.950  xlxi_2_xlxi_1 (xlxn_91)
     begin scope: 'xlxi_1_xlxi_9'
     xnor2:i0->o           2   0.653   1.340  i_36_8 (eq_3)
     and3b1:i1->o          1   0.653   1.150  i_36_14 (ge2_3)
     or2:i1->o             2   0.653   1.340  i_36_19 (gtb)
     nor2:i0->o            2   0.653   1.340  i_36_3 (eq2_3)
     and2:i0->o            1   0.653   1.150  i_36_2 (lta)
     or2:i1->o             3   0.653   1.480  i_36_11 (lt)
     end scope: 'xlxi_1_xlxi_9'
     inv:i->o              5   0.653   1.740  xlxi_1_xlxi_2_xlxi_8 (xlxi_1_xlxi_2_xlxn_62)
     and4:i1->o            1   0.653   1.150  xlxi_1_xlxi_2_xlxi_21 (xlxi_1_xlxi_2_xlxn_95)
     begin scope: 'xlxi_1_xlxi_2_xlxi_22'
     or4:i0->o             1   0.653   1.150  i_36_95 (s1)
     or2:i1->o             1   0.653   1.150  i_36_94 (o)
    fmap:o                     0.000          i_36_91
    ----------------------------------------
    Total                     22.762ns (7.822ns logic, 14.940ns route)
                                       (34.4% logic, 65.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_52_xlxi_3_xlxi_31/i_36_32:q'
Offset:              24.238ns (Levels of Logic = 8)
  Source:            xlxi_52_xlxi_3_xlxi_32/i_36_32
  Destination:       b
  Source Clock:      xlxi_52_xlxi_3_xlxi_31/i_36_32:q rising

  Data Path: xlxi_52_xlxi_3_xlxi_32/i_36_32 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              4   1.292   1.600  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_3_xlxi_32'
     and2:i0->o            1   0.653   1.150  xlxi_52_xlxi_16 (xlxi_52_xlxn_112)
     or4:i1->o             5   0.653   1.740  xlxi_52_xlxi_7 (enb_dummy)
     begin scope: 'xlxi_44'
     muxf5:s->o           24   0.981   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     24.238ns (11.748ns logic, 12.490ns route)
                                       (48.5% logic, 51.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q'
Offset:              29.191ns (Levels of Logic = 11)
  Source:            xlxi_52_xlxi_2_xlxi_31/i_36_32
  Destination:       b
  Source Clock:      xlxi_52_xlxi_2_xlxi_25_xlxi_12/i_36_32:q rising

  Data Path: xlxi_52_xlxi_2_xlxi_31/i_36_32 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:c->q              5   1.292   1.740  i_36_32 (q)
     end scope: 'xlxi_52_xlxi_2_xlxi_31'
     and2:i0->o            1   0.653   1.150  xlxi_52_xlxi_10 (xlxi_52_xlxn_97)
     or4:i2->o            17   0.653   2.900  xlxi_52_xlxi_11 (ena_dummy)
     begin scope: 'xlxi_44'
     begin scope: 'i_m01'
     and3:i2->o            1   0.653   1.150  i_36_30 (m1)
     or2:i0->o             1   0.653   1.150  i_36_38 (o)
     end scope: 'i_m01'
     LUT1:i0->o            1   0.653   0.000  m01_rt (m01_rt)
     muxf5:i0->o          24   0.375   3.400  i_o (o)
     end scope: 'xlxi_44'
     inv:i->o              1   0.653   1.150  xlxi_42_xlxi_57 (xlxi_42_xlxn_87)
     or3:i1->o             1   0.653   1.150  xlxi_42_xlxi_17 (xlxi_42_xlxn_9)
     and5:i0->o            1   0.653   1.150  xlxi_42_xlxi_39 (xlxi_42_xlxn_189)
     and2:i1->o            1   0.653   1.150  xlxi_42_xlxi_111 (b_obuf)
     OBUF:i->o                 5.557          b_obuf (b)
    ----------------------------------------
    Total                     29.191ns (13.101ns logic, 16.090ns route)
                                       (44.9% logic, 55.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Offset:              10.466ns (Levels of Logic = 5)
  Source:            r4
  Destination:       xlxi_1_xlxi_2_xlxi_22/i_36_91

  Data Path: r4 to xlxi_1_xlxi_2_xlxi_22/i_36_91
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:i->o             5   0.924   1.740  r4_ibuf (r4_ibuf)
     or4:i0->o             5   0.653   1.740  xlxi_11_xlxi_9 (xlxn_121)
     and2:i1->o            1   0.653   1.150  xlxi_1_xlxi_2_xlxi_20 (xlxi_1_xlxi_2_xlxn_94)
     begin scope: 'xlxi_1_xlxi_2_xlxi_22'
     or4:i1->o             1   0.653   1.150  i_36_95 (s1)
     or2:i1->o             1   0.653   1.150  i_36_94 (o)
    fmap:o                     0.000          i_36_91
    ----------------------------------------
    Total                     10.466ns (3.536ns logic, 6.930ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
CPU : 14.09 / 14.34 s | Elapsed : 14.00 / 14.00 s
 
--> 

Total memory usage is 77904 kilobytes


