/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_15z;
  reg [7:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z[2] ? celloutsig_0_4z[6] : celloutsig_0_0z[2];
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_2z : in_data[176];
  assign celloutsig_0_9z = !(celloutsig_0_3z[14] ? celloutsig_0_2z[1] : celloutsig_0_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_3z[5] | celloutsig_0_8z[2]) & celloutsig_0_0z[9]);
  assign celloutsig_0_4z = in_data[76:70] / { 1'h1, celloutsig_0_0z[6:1] };
  assign celloutsig_1_0z = in_data[120:115] >= in_data[111:106];
  assign celloutsig_0_10z = { celloutsig_0_0z[3:2], celloutsig_0_5z } > celloutsig_0_0z[9:7];
  assign celloutsig_1_6z = { celloutsig_1_5z[6:4], celloutsig_1_3z, celloutsig_1_1z } > { celloutsig_1_5z[6:3], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_7z[3:1], celloutsig_1_1z, celloutsig_1_4z } <= { celloutsig_1_5z[6:4], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_4z[4:0], celloutsig_0_6z, celloutsig_0_2z } && in_data[64:56];
  assign celloutsig_1_2z = in_data[125:120] && { in_data[179:177], celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_4z[5:0] < in_data[6:1];
  assign celloutsig_0_1z = in_data[48:45] < celloutsig_0_0z[3:0];
  assign celloutsig_0_3z = { in_data[31:22], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[32:18] };
  assign celloutsig_0_13z = { celloutsig_0_0z[7:3], celloutsig_0_7z, celloutsig_0_4z } % { 1'h1, celloutsig_0_11z[5:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_4z[5:2], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z } % { 1'h1, celloutsig_0_13z[8:2] };
  assign celloutsig_1_8z = { celloutsig_1_5z[2:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z[7:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_7z[7:4] % { 1'h1, celloutsig_1_5z[2:1], celloutsig_1_17z };
  assign celloutsig_1_13z = { celloutsig_1_7z[8:7], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_12z } != { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_4z } !== { celloutsig_1_7z[2], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z } | { celloutsig_0_3z[9:6], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_7z = { in_data[136:131], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } | { in_data[141:139], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_1_10z = | { celloutsig_1_8z[10:8], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_17z = ^ { celloutsig_1_7z[3:1], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[149:147], celloutsig_1_0z, celloutsig_1_1z } >> { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[37:35] <<< celloutsig_0_0z[9:7];
  assign celloutsig_0_0z = in_data[35:26] - in_data[42:33];
  assign celloutsig_0_8z = in_data[87:85] - { celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[137:136], celloutsig_1_0z } - in_data[141:139];
  assign celloutsig_1_4z = ~((celloutsig_1_1z[2] & celloutsig_1_2z) | celloutsig_1_2z);
  always_latch
    if (clkin_data[0]) celloutsig_0_16z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_16z = { celloutsig_0_13z[10:8], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z };
  assign { out_data[128], out_data[99:96], out_data[39:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
