Assembler report for tp_nios_v
Mon Jan 12 16:45:32 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Jan 12 16:45:32 2026 ;
; Revision Name         ; tp_nios_v                             ;
; Top-level Entity Name ; tp_nios_v                             ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEBA6U23I7                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
; Altera ; Unknown (6AF7 D036)    ; Unlicensed   ;
+--------+------------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Jan 12 16:45:20 2026
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tp_nios_v -c tp_nios_v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (24850): Failed to acquire license for  (6AF7_D036). Error when acquiring IntelÂ® FPGA IP IP-NIOSVM: Client token expired.Server returned http code [401].
You can either acquire the license manually from the Intel FPGA Self-Service Licensing Center at <a href="https://licensing.intel.com/psg/s/">https://licensing.intel.com/psg/s/</a> for this Intel Quartus Prime software version or install the latest software.
Warning (115003): Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores.
    Warning (115005): Unlicensed IP: "Unknown(6AF7 D036)"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/Florian/Documents/ENSEA/3eme_annee/ESE/TP_FPGA/2526_ESE_FPGA_ThomasTerlinden_FlorianBonnet--Galand/TP_FPGA/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv"
Info: Quartus Prime Assembler was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 5294 megabytes
    Info: Processing ended: Mon Jan 12 16:45:32 2026
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


