// Seed: 1641891615
module module_0;
  logic id_1;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd30,
    parameter id_18 = 32'd40,
    parameter id_8  = 32'd49
) (
    input tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    output wire id_3
);
  assign id_3 = -1 === -1'b0;
  module_0 modCall_1 ();
  wire id_5;
  logic [7:0]
      id_6,
      id_7,
      _id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      _id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  assign id_26[id_8] = 1;
  wire id_27;
endmodule
