<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/drm_dp_helper.h</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">dev/pci/drm</a> - drm_dp_helper.h<span style="font-size: 80%;"> (source / <a href="drm_dp_helper.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">14</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2008 Keith Packard
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission to use, copy, modify, distribute, and sell this software and its
<span class="lineNum">       5 </span>            :  * documentation for any purpose is hereby granted without fee, provided that
<span class="lineNum">       6 </span>            :  * the above copyright notice appear in all copies and that both that copyright
<span class="lineNum">       7 </span>            :  * notice and this permission notice appear in supporting documentation, and
<span class="lineNum">       8 </span>            :  * that the name of the copyright holders not be used in advertising or
<span class="lineNum">       9 </span>            :  * publicity pertaining to distribution of the software without specific,
<span class="lineNum">      10 </span>            :  * written prior permission.  The copyright holders make no representations
<span class="lineNum">      11 </span>            :  * about the suitability of this software for any purpose.  It is provided &quot;as
<span class="lineNum">      12 </span>            :  * is&quot; without express or implied warranty.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
<span class="lineNum">      15 </span>            :  * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
<span class="lineNum">      16 </span>            :  * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
<span class="lineNum">      17 </span>            :  * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
<span class="lineNum">      18 </span>            :  * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
<span class="lineNum">      19 </span>            :  * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
<span class="lineNum">      20 </span>            :  * OF THIS SOFTWARE.
<span class="lineNum">      21 </span>            :  */
<span class="lineNum">      22 </span>            : 
<span class="lineNum">      23 </span>            : #ifndef _DRM_DP_HELPER_H_
<span class="lineNum">      24 </span>            : #define _DRM_DP_HELPER_H_
<span class="lineNum">      25 </span>            : 
<span class="lineNum">      26 </span>            : #ifdef __linux__
<span class="lineNum">      27 </span>            : #include &lt;linux/types.h&gt;
<span class="lineNum">      28 </span>            : #include &lt;linux/i2c.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;linux/delay.h&gt;
<span class="lineNum">      30 </span>            : #else
<span class="lineNum">      31 </span>            : #include &lt;dev/pci/drm/drm_linux.h&gt;
<span class="lineNum">      32 </span>            : #endif
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : /*
<span class="lineNum">      35 </span>            :  * Unless otherwise noted, all values are from the DP 1.1a spec.  Note that
<span class="lineNum">      36 </span>            :  * DP and DPCD versions are independent.  Differences from 1.0 are not noted,
<span class="lineNum">      37 </span>            :  * 1.0 devices basically don't exist in the wild.
<span class="lineNum">      38 </span>            :  *
<span class="lineNum">      39 </span>            :  * Abbreviations, in chronological order:
<span class="lineNum">      40 </span>            :  *
<span class="lineNum">      41 </span>            :  * eDP: Embedded DisplayPort version 1
<span class="lineNum">      42 </span>            :  * DPI: DisplayPort Interoperability Guideline v1.1a
<span class="lineNum">      43 </span>            :  * 1.2: DisplayPort 1.2
<span class="lineNum">      44 </span>            :  * MST: Multistream Transport - part of DP 1.2a
<span class="lineNum">      45 </span>            :  *
<span class="lineNum">      46 </span>            :  * 1.2 formally includes both eDP and DPI definitions.
<span class="lineNum">      47 </span>            :  */
<span class="lineNum">      48 </span>            : 
<span class="lineNum">      49 </span>            : #define DP_AUX_MAX_PAYLOAD_BYTES        16
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : #define DP_AUX_I2C_WRITE                0x0
<span class="lineNum">      52 </span>            : #define DP_AUX_I2C_READ                 0x1
<span class="lineNum">      53 </span>            : #define DP_AUX_I2C_WRITE_STATUS_UPDATE  0x2
<span class="lineNum">      54 </span>            : #define DP_AUX_I2C_MOT                  0x4
<span class="lineNum">      55 </span>            : #define DP_AUX_NATIVE_WRITE             0x8
<span class="lineNum">      56 </span>            : #define DP_AUX_NATIVE_READ              0x9
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : #define DP_AUX_NATIVE_REPLY_ACK         (0x0 &lt;&lt; 0)
<span class="lineNum">      59 </span>            : #define DP_AUX_NATIVE_REPLY_NACK        (0x1 &lt;&lt; 0)
<span class="lineNum">      60 </span>            : #define DP_AUX_NATIVE_REPLY_DEFER       (0x2 &lt;&lt; 0)
<span class="lineNum">      61 </span>            : #define DP_AUX_NATIVE_REPLY_MASK        (0x3 &lt;&lt; 0)
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : #define DP_AUX_I2C_REPLY_ACK            (0x0 &lt;&lt; 2)
<span class="lineNum">      64 </span>            : #define DP_AUX_I2C_REPLY_NACK           (0x1 &lt;&lt; 2)
<span class="lineNum">      65 </span>            : #define DP_AUX_I2C_REPLY_DEFER          (0x2 &lt;&lt; 2)
<span class="lineNum">      66 </span>            : #define DP_AUX_I2C_REPLY_MASK           (0x3 &lt;&lt; 2)
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : /* AUX CH addresses */
<span class="lineNum">      69 </span>            : /* DPCD */
<span class="lineNum">      70 </span>            : #define DP_DPCD_REV                         0x000
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            : #define DP_MAX_LINK_RATE                    0x001
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span>            : #define DP_MAX_LANE_COUNT                   0x002
<span class="lineNum">      75 </span>            : # define DP_MAX_LANE_COUNT_MASK             0x1f
<span class="lineNum">      76 </span>            : # define DP_TPS3_SUPPORTED                  (1 &lt;&lt; 6) /* 1.2 */
<span class="lineNum">      77 </span>            : # define DP_ENHANCED_FRAME_CAP              (1 &lt;&lt; 7)
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            : #define DP_MAX_DOWNSPREAD                   0x003
<span class="lineNum">      80 </span>            : # define DP_NO_AUX_HANDSHAKE_LINK_TRAINING  (1 &lt;&lt; 6)
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span>            : #define DP_NORP                             0x004
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span>            : #define DP_DOWNSTREAMPORT_PRESENT           0x005
<span class="lineNum">      85 </span>            : # define DP_DWN_STRM_PORT_PRESENT           (1 &lt;&lt; 0)
<span class="lineNum">      86 </span>            : # define DP_DWN_STRM_PORT_TYPE_MASK         0x06
<span class="lineNum">      87 </span>            : # define DP_DWN_STRM_PORT_TYPE_DP           (0 &lt;&lt; 1)
<span class="lineNum">      88 </span>            : # define DP_DWN_STRM_PORT_TYPE_ANALOG       (1 &lt;&lt; 1)
<span class="lineNum">      89 </span>            : # define DP_DWN_STRM_PORT_TYPE_TMDS         (2 &lt;&lt; 1)
<span class="lineNum">      90 </span>            : # define DP_DWN_STRM_PORT_TYPE_OTHER        (3 &lt;&lt; 1)
<span class="lineNum">      91 </span>            : # define DP_FORMAT_CONVERSION               (1 &lt;&lt; 3)
<span class="lineNum">      92 </span>            : # define DP_DETAILED_CAP_INFO_AVAILABLE     (1 &lt;&lt; 4) /* DPI */
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            : #define DP_MAIN_LINK_CHANNEL_CODING         0x006
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            : #define DP_DOWN_STREAM_PORT_COUNT           0x007
<span class="lineNum">      97 </span>            : # define DP_PORT_COUNT_MASK                 0x0f
<span class="lineNum">      98 </span>            : # define DP_MSA_TIMING_PAR_IGNORED          (1 &lt;&lt; 6) /* eDP */
<span class="lineNum">      99 </span>            : # define DP_OUI_SUPPORT                     (1 &lt;&lt; 7)
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span>            : #define DP_RECEIVE_PORT_0_CAP_0             0x008
<span class="lineNum">     102 </span>            : # define DP_LOCAL_EDID_PRESENT              (1 &lt;&lt; 1)
<span class="lineNum">     103 </span>            : # define DP_ASSOCIATED_TO_PRECEDING_PORT    (1 &lt;&lt; 2)
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span>            : #define DP_RECEIVE_PORT_0_BUFFER_SIZE       0x009
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            : #define DP_RECEIVE_PORT_1_CAP_0             0x00a
<span class="lineNum">     108 </span>            : #define DP_RECEIVE_PORT_1_BUFFER_SIZE       0x00b
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span>            : #define DP_I2C_SPEED_CAP                    0x00c    /* DPI */
<span class="lineNum">     111 </span>            : # define DP_I2C_SPEED_1K                    0x01
<span class="lineNum">     112 </span>            : # define DP_I2C_SPEED_5K                    0x02
<span class="lineNum">     113 </span>            : # define DP_I2C_SPEED_10K                   0x04
<span class="lineNum">     114 </span>            : # define DP_I2C_SPEED_100K                  0x08
<span class="lineNum">     115 </span>            : # define DP_I2C_SPEED_400K                  0x10
<span class="lineNum">     116 </span>            : # define DP_I2C_SPEED_1M                    0x20
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span>            : #define DP_EDP_CONFIGURATION_CAP            0x00d   /* XXX 1.2? */
<span class="lineNum">     119 </span>            : # define DP_ALTERNATE_SCRAMBLER_RESET_CAP   (1 &lt;&lt; 0)
<span class="lineNum">     120 </span>            : # define DP_FRAMING_CHANGE_CAP              (1 &lt;&lt; 1)
<span class="lineNum">     121 </span>            : # define DP_DPCD_DISPLAY_CONTROL_CAPABLE     (1 &lt;&lt; 3) /* edp v1.2 or higher */
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            : #define DP_TRAINING_AUX_RD_INTERVAL         0x00e   /* XXX 1.2? */
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            : #define DP_ADAPTER_CAP                      0x00f   /* 1.2 */
<span class="lineNum">     126 </span>            : # define DP_FORCE_LOAD_SENSE_CAP            (1 &lt;&lt; 0)
<span class="lineNum">     127 </span>            : # define DP_ALTERNATE_I2C_PATTERN_CAP       (1 &lt;&lt; 1)
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span>            : #define DP_SUPPORTED_LINK_RATES             0x010 /* eDP 1.4 */
<span class="lineNum">     130 </span>            : # define DP_MAX_SUPPORTED_RATES              8      /* 16-bit little-endian */
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span>            : /* Multiple stream transport */
<span class="lineNum">     133 </span>            : #define DP_FAUX_CAP                         0x020   /* 1.2 */
<span class="lineNum">     134 </span>            : # define DP_FAUX_CAP_1                      (1 &lt;&lt; 0)
<span class="lineNum">     135 </span>            : 
<span class="lineNum">     136 </span>            : #define DP_MSTM_CAP                         0x021   /* 1.2 */
<span class="lineNum">     137 </span>            : # define DP_MST_CAP                         (1 &lt;&lt; 0)
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            : #define DP_NUMBER_OF_AUDIO_ENDPOINTS        0x022   /* 1.2 */
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span>            : /* AV_SYNC_DATA_BLOCK                                  1.2 */
<span class="lineNum">     142 </span>            : #define DP_AV_GRANULARITY                   0x023
<span class="lineNum">     143 </span>            : # define DP_AG_FACTOR_MASK                  (0xf &lt;&lt; 0)
<span class="lineNum">     144 </span>            : # define DP_AG_FACTOR_3MS                   (0 &lt;&lt; 0)
<span class="lineNum">     145 </span>            : # define DP_AG_FACTOR_2MS                   (1 &lt;&lt; 0)
<span class="lineNum">     146 </span>            : # define DP_AG_FACTOR_1MS                   (2 &lt;&lt; 0)
<span class="lineNum">     147 </span>            : # define DP_AG_FACTOR_500US                 (3 &lt;&lt; 0)
<span class="lineNum">     148 </span>            : # define DP_AG_FACTOR_200US                 (4 &lt;&lt; 0)
<span class="lineNum">     149 </span>            : # define DP_AG_FACTOR_100US                 (5 &lt;&lt; 0)
<span class="lineNum">     150 </span>            : # define DP_AG_FACTOR_10US                  (6 &lt;&lt; 0)
<span class="lineNum">     151 </span>            : # define DP_AG_FACTOR_1US                   (7 &lt;&lt; 0)
<span class="lineNum">     152 </span>            : # define DP_VG_FACTOR_MASK                  (0xf &lt;&lt; 4)
<span class="lineNum">     153 </span>            : # define DP_VG_FACTOR_3MS                   (0 &lt;&lt; 4)
<span class="lineNum">     154 </span>            : # define DP_VG_FACTOR_2MS                   (1 &lt;&lt; 4)
<span class="lineNum">     155 </span>            : # define DP_VG_FACTOR_1MS                   (2 &lt;&lt; 4)
<span class="lineNum">     156 </span>            : # define DP_VG_FACTOR_500US                 (3 &lt;&lt; 4)
<span class="lineNum">     157 </span>            : # define DP_VG_FACTOR_200US                 (4 &lt;&lt; 4)
<span class="lineNum">     158 </span>            : # define DP_VG_FACTOR_100US                 (5 &lt;&lt; 4)
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span>            : #define DP_AUD_DEC_LAT0                     0x024
<span class="lineNum">     161 </span>            : #define DP_AUD_DEC_LAT1                     0x025
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span>            : #define DP_AUD_PP_LAT0                      0x026
<span class="lineNum">     164 </span>            : #define DP_AUD_PP_LAT1                      0x027
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span>            : #define DP_VID_INTER_LAT                    0x028
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span>            : #define DP_VID_PROG_LAT                     0x029
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            : #define DP_REP_LAT                          0x02a
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            : #define DP_AUD_DEL_INS0                     0x02b
<span class="lineNum">     173 </span>            : #define DP_AUD_DEL_INS1                     0x02c
<span class="lineNum">     174 </span>            : #define DP_AUD_DEL_INS2                     0x02d
<span class="lineNum">     175 </span>            : /* End of AV_SYNC_DATA_BLOCK */
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : #define DP_RECEIVER_ALPM_CAP                0x02e   /* eDP 1.4 */
<span class="lineNum">     178 </span>            : # define DP_ALPM_CAP                        (1 &lt;&lt; 0)
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            : #define DP_SINK_DEVICE_AUX_FRAME_SYNC_CAP   0x02f   /* eDP 1.4 */
<span class="lineNum">     181 </span>            : # define DP_AUX_FRAME_SYNC_CAP              (1 &lt;&lt; 0)
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            : #define DP_GUID                             0x030   /* 1.2 */
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span>            : #define DP_PSR_SUPPORT                      0x070   /* XXX 1.2? */
<span class="lineNum">     186 </span>            : # define DP_PSR_IS_SUPPORTED                1
<span class="lineNum">     187 </span>            : # define DP_PSR2_IS_SUPPORTED               2       /* eDP 1.4 */
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            : #define DP_PSR_CAPS                         0x071   /* XXX 1.2? */
<span class="lineNum">     190 </span>            : # define DP_PSR_NO_TRAIN_ON_EXIT            1
<span class="lineNum">     191 </span>            : # define DP_PSR_SETUP_TIME_330              (0 &lt;&lt; 1)
<span class="lineNum">     192 </span>            : # define DP_PSR_SETUP_TIME_275              (1 &lt;&lt; 1)
<span class="lineNum">     193 </span>            : # define DP_PSR_SETUP_TIME_220              (2 &lt;&lt; 1)
<span class="lineNum">     194 </span>            : # define DP_PSR_SETUP_TIME_165              (3 &lt;&lt; 1)
<span class="lineNum">     195 </span>            : # define DP_PSR_SETUP_TIME_110              (4 &lt;&lt; 1)
<span class="lineNum">     196 </span>            : # define DP_PSR_SETUP_TIME_55               (5 &lt;&lt; 1)
<span class="lineNum">     197 </span>            : # define DP_PSR_SETUP_TIME_0                (6 &lt;&lt; 1)
<span class="lineNum">     198 </span>            : # define DP_PSR_SETUP_TIME_MASK             (7 &lt;&lt; 1)
<span class="lineNum">     199 </span>            : # define DP_PSR_SETUP_TIME_SHIFT            1
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            : /*
<span class="lineNum">     202 </span>            :  * 0x80-0x8f describe downstream port capabilities, but there are two layouts
<span class="lineNum">     203 </span>            :  * based on whether DP_DETAILED_CAP_INFO_AVAILABLE was set.  If it was not,
<span class="lineNum">     204 </span>            :  * each port's descriptor is one byte wide.  If it was set, each port's is
<span class="lineNum">     205 </span>            :  * four bytes wide, starting with the one byte from the base info.  As of
<span class="lineNum">     206 </span>            :  * DP interop v1.1a only VGA defines additional detail.
<span class="lineNum">     207 </span>            :  */
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            : /* offset 0 */
<span class="lineNum">     210 </span>            : #define DP_DOWNSTREAM_PORT_0                0x80
<span class="lineNum">     211 </span>            : # define DP_DS_PORT_TYPE_MASK               (7 &lt;&lt; 0)
<span class="lineNum">     212 </span>            : # define DP_DS_PORT_TYPE_DP                 0
<span class="lineNum">     213 </span>            : # define DP_DS_PORT_TYPE_VGA                1
<span class="lineNum">     214 </span>            : # define DP_DS_PORT_TYPE_DVI                2
<span class="lineNum">     215 </span>            : # define DP_DS_PORT_TYPE_HDMI               3
<span class="lineNum">     216 </span>            : # define DP_DS_PORT_TYPE_NON_EDID           4
<span class="lineNum">     217 </span>            : # define DP_DS_PORT_HPD                     (1 &lt;&lt; 3)
<span class="lineNum">     218 </span>            : /* offset 1 for VGA is maximum megapixels per second / 8 */
<span class="lineNum">     219 </span>            : /* offset 2 */
<span class="lineNum">     220 </span>            : # define DP_DS_VGA_MAX_BPC_MASK             (3 &lt;&lt; 0)
<span class="lineNum">     221 </span>            : # define DP_DS_VGA_8BPC                     0
<span class="lineNum">     222 </span>            : # define DP_DS_VGA_10BPC                    1
<span class="lineNum">     223 </span>            : # define DP_DS_VGA_12BPC                    2
<span class="lineNum">     224 </span>            : # define DP_DS_VGA_16BPC                    3
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span>            : /* link configuration */
<span class="lineNum">     227 </span>            : #define DP_LINK_BW_SET                      0x100
<span class="lineNum">     228 </span>            : # define DP_LINK_RATE_TABLE                 0x00    /* eDP 1.4 */
<span class="lineNum">     229 </span>            : # define DP_LINK_BW_1_62                    0x06
<span class="lineNum">     230 </span>            : # define DP_LINK_BW_2_7                     0x0a
<span class="lineNum">     231 </span>            : # define DP_LINK_BW_5_4                     0x14    /* 1.2 */
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span>            : #define DP_LANE_COUNT_SET                   0x101
<span class="lineNum">     234 </span>            : # define DP_LANE_COUNT_MASK                 0x0f
<span class="lineNum">     235 </span>            : # define DP_LANE_COUNT_ENHANCED_FRAME_EN    (1 &lt;&lt; 7)
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            : #define DP_TRAINING_PATTERN_SET             0x102
<span class="lineNum">     238 </span>            : # define DP_TRAINING_PATTERN_DISABLE        0
<span class="lineNum">     239 </span>            : # define DP_TRAINING_PATTERN_1              1
<span class="lineNum">     240 </span>            : # define DP_TRAINING_PATTERN_2              2
<span class="lineNum">     241 </span>            : # define DP_TRAINING_PATTERN_3              3       /* 1.2 */
<span class="lineNum">     242 </span>            : # define DP_TRAINING_PATTERN_MASK           0x3
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            : /* DPCD 1.1 only. For DPCD &gt;= 1.2 see per-lane DP_LINK_QUAL_LANEn_SET */
<span class="lineNum">     245 </span>            : # define DP_LINK_QUAL_PATTERN_11_DISABLE    (0 &lt;&lt; 2)
<span class="lineNum">     246 </span>            : # define DP_LINK_QUAL_PATTERN_11_D10_2      (1 &lt;&lt; 2)
<span class="lineNum">     247 </span>            : # define DP_LINK_QUAL_PATTERN_11_ERROR_RATE (2 &lt;&lt; 2)
<span class="lineNum">     248 </span>            : # define DP_LINK_QUAL_PATTERN_11_PRBS7      (3 &lt;&lt; 2)
<span class="lineNum">     249 </span>            : # define DP_LINK_QUAL_PATTERN_11_MASK       (3 &lt;&lt; 2)
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span>            : # define DP_RECOVERED_CLOCK_OUT_EN          (1 &lt;&lt; 4)
<span class="lineNum">     252 </span>            : # define DP_LINK_SCRAMBLING_DISABLE         (1 &lt;&lt; 5)
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            : # define DP_SYMBOL_ERROR_COUNT_BOTH         (0 &lt;&lt; 6)
<span class="lineNum">     255 </span>            : # define DP_SYMBOL_ERROR_COUNT_DISPARITY    (1 &lt;&lt; 6)
<span class="lineNum">     256 </span>            : # define DP_SYMBOL_ERROR_COUNT_SYMBOL       (2 &lt;&lt; 6)
<span class="lineNum">     257 </span>            : # define DP_SYMBOL_ERROR_COUNT_MASK         (3 &lt;&lt; 6)
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span>            : #define DP_TRAINING_LANE0_SET               0x103
<span class="lineNum">     260 </span>            : #define DP_TRAINING_LANE1_SET               0x104
<span class="lineNum">     261 </span>            : #define DP_TRAINING_LANE2_SET               0x105
<span class="lineNum">     262 </span>            : #define DP_TRAINING_LANE3_SET               0x106
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span>            : # define DP_TRAIN_VOLTAGE_SWING_MASK        0x3
<span class="lineNum">     265 </span>            : # define DP_TRAIN_VOLTAGE_SWING_SHIFT       0
<span class="lineNum">     266 </span>            : # define DP_TRAIN_MAX_SWING_REACHED         (1 &lt;&lt; 2)
<span class="lineNum">     267 </span>            : # define DP_TRAIN_VOLTAGE_SWING_LEVEL_0 (0 &lt;&lt; 0)
<span class="lineNum">     268 </span>            : # define DP_TRAIN_VOLTAGE_SWING_LEVEL_1 (1 &lt;&lt; 0)
<span class="lineNum">     269 </span>            : # define DP_TRAIN_VOLTAGE_SWING_LEVEL_2 (2 &lt;&lt; 0)
<span class="lineNum">     270 </span>            : # define DP_TRAIN_VOLTAGE_SWING_LEVEL_3 (3 &lt;&lt; 0)
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            : # define DP_TRAIN_PRE_EMPHASIS_MASK         (3 &lt;&lt; 3)
<span class="lineNum">     273 </span>            : # define DP_TRAIN_PRE_EMPH_LEVEL_0              (0 &lt;&lt; 3)
<span class="lineNum">     274 </span>            : # define DP_TRAIN_PRE_EMPH_LEVEL_1              (1 &lt;&lt; 3)
<span class="lineNum">     275 </span>            : # define DP_TRAIN_PRE_EMPH_LEVEL_2              (2 &lt;&lt; 3)
<span class="lineNum">     276 </span>            : # define DP_TRAIN_PRE_EMPH_LEVEL_3              (3 &lt;&lt; 3)
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span>            : # define DP_TRAIN_PRE_EMPHASIS_SHIFT        3
<span class="lineNum">     279 </span>            : # define DP_TRAIN_MAX_PRE_EMPHASIS_REACHED  (1 &lt;&lt; 5)
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span>            : #define DP_DOWNSPREAD_CTRL                  0x107
<span class="lineNum">     282 </span>            : # define DP_SPREAD_AMP_0_5                  (1 &lt;&lt; 4)
<span class="lineNum">     283 </span>            : # define DP_MSA_TIMING_PAR_IGNORE_EN        (1 &lt;&lt; 7) /* eDP */
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            : #define DP_MAIN_LINK_CHANNEL_CODING_SET     0x108
<span class="lineNum">     286 </span>            : # define DP_SET_ANSI_8B10B                  (1 &lt;&lt; 0)
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            : #define DP_I2C_SPEED_CONTROL_STATUS         0x109   /* DPI */
<span class="lineNum">     289 </span>            : /* bitmask as for DP_I2C_SPEED_CAP */
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span>            : #define DP_EDP_CONFIGURATION_SET            0x10a   /* XXX 1.2? */
<span class="lineNum">     292 </span>            : # define DP_ALTERNATE_SCRAMBLER_RESET_ENABLE (1 &lt;&lt; 0)
<span class="lineNum">     293 </span>            : # define DP_FRAMING_CHANGE_ENABLE           (1 &lt;&lt; 1)
<span class="lineNum">     294 </span>            : # define DP_PANEL_SELF_TEST_ENABLE          (1 &lt;&lt; 7)
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span>            : #define DP_LINK_QUAL_LANE0_SET              0x10b   /* DPCD &gt;= 1.2 */
<span class="lineNum">     297 </span>            : #define DP_LINK_QUAL_LANE1_SET              0x10c
<span class="lineNum">     298 </span>            : #define DP_LINK_QUAL_LANE2_SET              0x10d
<span class="lineNum">     299 </span>            : #define DP_LINK_QUAL_LANE3_SET              0x10e
<span class="lineNum">     300 </span>            : # define DP_LINK_QUAL_PATTERN_DISABLE       0
<span class="lineNum">     301 </span>            : # define DP_LINK_QUAL_PATTERN_D10_2         1
<span class="lineNum">     302 </span>            : # define DP_LINK_QUAL_PATTERN_ERROR_RATE    2
<span class="lineNum">     303 </span>            : # define DP_LINK_QUAL_PATTERN_PRBS7         3
<span class="lineNum">     304 </span>            : # define DP_LINK_QUAL_PATTERN_80BIT_CUSTOM  4
<span class="lineNum">     305 </span>            : # define DP_LINK_QUAL_PATTERN_HBR2_EYE      5
<span class="lineNum">     306 </span>            : # define DP_LINK_QUAL_PATTERN_MASK          7
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span>            : #define DP_TRAINING_LANE0_1_SET2            0x10f
<span class="lineNum">     309 </span>            : #define DP_TRAINING_LANE2_3_SET2            0x110
<span class="lineNum">     310 </span>            : # define DP_LANE02_POST_CURSOR2_SET_MASK    (3 &lt;&lt; 0)
<span class="lineNum">     311 </span>            : # define DP_LANE02_MAX_POST_CURSOR2_REACHED (1 &lt;&lt; 2)
<span class="lineNum">     312 </span>            : # define DP_LANE13_POST_CURSOR2_SET_MASK    (3 &lt;&lt; 4)
<span class="lineNum">     313 </span>            : # define DP_LANE13_MAX_POST_CURSOR2_REACHED (1 &lt;&lt; 6)
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span>            : #define DP_MSTM_CTRL                        0x111   /* 1.2 */
<span class="lineNum">     316 </span>            : # define DP_MST_EN                          (1 &lt;&lt; 0)
<span class="lineNum">     317 </span>            : # define DP_UP_REQ_EN                       (1 &lt;&lt; 1)
<span class="lineNum">     318 </span>            : # define DP_UPSTREAM_IS_SRC                 (1 &lt;&lt; 2)
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            : #define DP_AUDIO_DELAY0                     0x112   /* 1.2 */
<span class="lineNum">     321 </span>            : #define DP_AUDIO_DELAY1                     0x113
<span class="lineNum">     322 </span>            : #define DP_AUDIO_DELAY2                     0x114
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            : #define DP_LINK_RATE_SET                    0x115   /* eDP 1.4 */
<span class="lineNum">     325 </span>            : # define DP_LINK_RATE_SET_SHIFT             0
<span class="lineNum">     326 </span>            : # define DP_LINK_RATE_SET_MASK              (7 &lt;&lt; 0)
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            : #define DP_RECEIVER_ALPM_CONFIG             0x116   /* eDP 1.4 */
<span class="lineNum">     329 </span>            : # define DP_ALPM_ENABLE                     (1 &lt;&lt; 0)
<span class="lineNum">     330 </span>            : # define DP_ALPM_LOCK_ERROR_IRQ_HPD_ENABLE  (1 &lt;&lt; 1)
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span>            : #define DP_SINK_DEVICE_AUX_FRAME_SYNC_CONF  0x117   /* eDP 1.4 */
<span class="lineNum">     333 </span>            : # define DP_AUX_FRAME_SYNC_ENABLE           (1 &lt;&lt; 0)
<span class="lineNum">     334 </span>            : # define DP_IRQ_HPD_ENABLE                  (1 &lt;&lt; 1)
<span class="lineNum">     335 </span>            : 
<span class="lineNum">     336 </span>            : #define DP_UPSTREAM_DEVICE_DP_PWR_NEED      0x118   /* 1.2 */
<span class="lineNum">     337 </span>            : # define DP_PWR_NOT_NEEDED                  (1 &lt;&lt; 0)
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span>            : #define DP_AUX_FRAME_SYNC_VALUE             0x15c   /* eDP 1.4 */
<span class="lineNum">     340 </span>            : # define DP_AUX_FRAME_SYNC_VALID            (1 &lt;&lt; 0)
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span>            : #define DP_PSR_EN_CFG                       0x170   /* XXX 1.2? */
<span class="lineNum">     343 </span>            : # define DP_PSR_ENABLE                      (1 &lt;&lt; 0)
<span class="lineNum">     344 </span>            : # define DP_PSR_MAIN_LINK_ACTIVE            (1 &lt;&lt; 1)
<span class="lineNum">     345 </span>            : # define DP_PSR_CRC_VERIFICATION            (1 &lt;&lt; 2)
<span class="lineNum">     346 </span>            : # define DP_PSR_FRAME_CAPTURE               (1 &lt;&lt; 3)
<span class="lineNum">     347 </span>            : # define DP_PSR_SELECTIVE_UPDATE            (1 &lt;&lt; 4)
<span class="lineNum">     348 </span>            : # define DP_PSR_IRQ_HPD_WITH_CRC_ERRORS     (1 &lt;&lt; 5)
<span class="lineNum">     349 </span>            : # define DP_PSR_ENABLE_PSR2                 (1 &lt;&lt; 6) /* eDP 1.4a */
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span>            : #define DP_ADAPTER_CTRL                     0x1a0
<span class="lineNum">     352 </span>            : # define DP_ADAPTER_CTRL_FORCE_LOAD_SENSE   (1 &lt;&lt; 0)
<span class="lineNum">     353 </span>            : 
<span class="lineNum">     354 </span>            : #define DP_BRANCH_DEVICE_CTRL               0x1a1
<span class="lineNum">     355 </span>            : # define DP_BRANCH_DEVICE_IRQ_HPD           (1 &lt;&lt; 0)
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span>            : #define DP_PAYLOAD_ALLOCATE_SET             0x1c0
<span class="lineNum">     358 </span>            : #define DP_PAYLOAD_ALLOCATE_START_TIME_SLOT 0x1c1
<span class="lineNum">     359 </span>            : #define DP_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT 0x1c2
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span>            : #define DP_SINK_COUNT                       0x200
<span class="lineNum">     362 </span>            : /* prior to 1.2 bit 7 was reserved mbz */
<span class="lineNum">     363 </span>            : # define DP_GET_SINK_COUNT(x)               ((((x) &amp; 0x80) &gt;&gt; 1) | ((x) &amp; 0x3f))
<span class="lineNum">     364 </span>            : # define DP_SINK_CP_READY                   (1 &lt;&lt; 6)
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span>            : #define DP_DEVICE_SERVICE_IRQ_VECTOR        0x201
<span class="lineNum">     367 </span>            : # define DP_REMOTE_CONTROL_COMMAND_PENDING  (1 &lt;&lt; 0)
<span class="lineNum">     368 </span>            : # define DP_AUTOMATED_TEST_REQUEST          (1 &lt;&lt; 1)
<span class="lineNum">     369 </span>            : # define DP_CP_IRQ                          (1 &lt;&lt; 2)
<span class="lineNum">     370 </span>            : # define DP_MCCS_IRQ                        (1 &lt;&lt; 3)
<span class="lineNum">     371 </span>            : # define DP_DOWN_REP_MSG_RDY                (1 &lt;&lt; 4) /* 1.2 MST */
<span class="lineNum">     372 </span>            : # define DP_UP_REQ_MSG_RDY                  (1 &lt;&lt; 5) /* 1.2 MST */
<span class="lineNum">     373 </span>            : # define DP_SINK_SPECIFIC_IRQ               (1 &lt;&lt; 6)
<span class="lineNum">     374 </span>            : 
<span class="lineNum">     375 </span>            : #define DP_LANE0_1_STATUS                   0x202
<span class="lineNum">     376 </span>            : #define DP_LANE2_3_STATUS                   0x203
<span class="lineNum">     377 </span>            : # define DP_LANE_CR_DONE                    (1 &lt;&lt; 0)
<span class="lineNum">     378 </span>            : # define DP_LANE_CHANNEL_EQ_DONE            (1 &lt;&lt; 1)
<span class="lineNum">     379 </span>            : # define DP_LANE_SYMBOL_LOCKED              (1 &lt;&lt; 2)
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span>            : #define DP_CHANNEL_EQ_BITS (DP_LANE_CR_DONE |           \
<span class="lineNum">     382 </span>            :                             DP_LANE_CHANNEL_EQ_DONE |   \
<span class="lineNum">     383 </span>            :                             DP_LANE_SYMBOL_LOCKED)
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span>            : #define DP_LANE_ALIGN_STATUS_UPDATED        0x204
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span>            : #define DP_INTERLANE_ALIGN_DONE             (1 &lt;&lt; 0)
<span class="lineNum">     388 </span>            : #define DP_DOWNSTREAM_PORT_STATUS_CHANGED   (1 &lt;&lt; 6)
<span class="lineNum">     389 </span>            : #define DP_LINK_STATUS_UPDATED              (1 &lt;&lt; 7)
<span class="lineNum">     390 </span>            : 
<span class="lineNum">     391 </span>            : #define DP_SINK_STATUS                      0x205
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span>            : #define DP_RECEIVE_PORT_0_STATUS            (1 &lt;&lt; 0)
<span class="lineNum">     394 </span>            : #define DP_RECEIVE_PORT_1_STATUS            (1 &lt;&lt; 1)
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span>            : #define DP_ADJUST_REQUEST_LANE0_1           0x206
<span class="lineNum">     397 </span>            : #define DP_ADJUST_REQUEST_LANE2_3           0x207
<span class="lineNum">     398 </span>            : # define DP_ADJUST_VOLTAGE_SWING_LANE0_MASK  0x03
<span class="lineNum">     399 </span>            : # define DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT 0
<span class="lineNum">     400 </span>            : # define DP_ADJUST_PRE_EMPHASIS_LANE0_MASK   0x0c
<span class="lineNum">     401 </span>            : # define DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT  2
<span class="lineNum">     402 </span>            : # define DP_ADJUST_VOLTAGE_SWING_LANE1_MASK  0x30
<span class="lineNum">     403 </span>            : # define DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT 4
<span class="lineNum">     404 </span>            : # define DP_ADJUST_PRE_EMPHASIS_LANE1_MASK   0xc0
<span class="lineNum">     405 </span>            : # define DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT  6
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span>            : #define DP_TEST_REQUEST                     0x218
<span class="lineNum">     408 </span>            : # define DP_TEST_LINK_TRAINING              (1 &lt;&lt; 0)
<span class="lineNum">     409 </span>            : # define DP_TEST_LINK_VIDEO_PATTERN         (1 &lt;&lt; 1)
<span class="lineNum">     410 </span>            : # define DP_TEST_LINK_EDID_READ             (1 &lt;&lt; 2)
<span class="lineNum">     411 </span>            : # define DP_TEST_LINK_PHY_TEST_PATTERN      (1 &lt;&lt; 3) /* DPCD &gt;= 1.1 */
<span class="lineNum">     412 </span>            : # define DP_TEST_LINK_FAUX_PATTERN          (1 &lt;&lt; 4) /* DPCD &gt;= 1.2 */
<span class="lineNum">     413 </span>            : 
<span class="lineNum">     414 </span>            : #define DP_TEST_LINK_RATE                   0x219
<span class="lineNum">     415 </span>            : # define DP_LINK_RATE_162                   (0x6)
<span class="lineNum">     416 </span>            : # define DP_LINK_RATE_27                    (0xa)
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span>            : #define DP_TEST_LANE_COUNT                  0x220
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span>            : #define DP_TEST_PATTERN                     0x221
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span>            : #define DP_TEST_CRC_R_CR                    0x240
<span class="lineNum">     423 </span>            : #define DP_TEST_CRC_G_Y                     0x242
<span class="lineNum">     424 </span>            : #define DP_TEST_CRC_B_CB                    0x244
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span>            : #define DP_TEST_SINK_MISC                   0x246
<span class="lineNum">     427 </span>            : # define DP_TEST_CRC_SUPPORTED              (1 &lt;&lt; 5)
<span class="lineNum">     428 </span>            : # define DP_TEST_COUNT_MASK                 0xf
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span>            : #define DP_TEST_RESPONSE                    0x260
<span class="lineNum">     431 </span>            : # define DP_TEST_ACK                        (1 &lt;&lt; 0)
<span class="lineNum">     432 </span>            : # define DP_TEST_NAK                        (1 &lt;&lt; 1)
<span class="lineNum">     433 </span>            : # define DP_TEST_EDID_CHECKSUM_WRITE        (1 &lt;&lt; 2)
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span>            : #define DP_TEST_EDID_CHECKSUM               0x261
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span>            : #define DP_TEST_SINK                        0x270
<span class="lineNum">     438 </span>            : # define DP_TEST_SINK_START                 (1 &lt;&lt; 0)
<span class="lineNum">     439 </span>            : 
<span class="lineNum">     440 </span>            : #define DP_PAYLOAD_TABLE_UPDATE_STATUS      0x2c0   /* 1.2 MST */
<span class="lineNum">     441 </span>            : # define DP_PAYLOAD_TABLE_UPDATED           (1 &lt;&lt; 0)
<span class="lineNum">     442 </span>            : # define DP_PAYLOAD_ACT_HANDLED             (1 &lt;&lt; 1)
<span class="lineNum">     443 </span>            : 
<span class="lineNum">     444 </span>            : #define DP_VC_PAYLOAD_ID_SLOT_1             0x2c1   /* 1.2 MST */
<span class="lineNum">     445 </span>            : /* up to ID_SLOT_63 at 0x2ff */
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span>            : #define DP_SOURCE_OUI                       0x300
<span class="lineNum">     448 </span>            : #define DP_SINK_OUI                         0x400
<span class="lineNum">     449 </span>            : #define DP_BRANCH_OUI                       0x500
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span>            : #define DP_SET_POWER                        0x600
<span class="lineNum">     452 </span>            : # define DP_SET_POWER_D0                    0x1
<span class="lineNum">     453 </span>            : # define DP_SET_POWER_D3                    0x2
<span class="lineNum">     454 </span>            : # define DP_SET_POWER_MASK                  0x3
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span>            : #define DP_EDP_DPCD_REV                     0x700    /* eDP 1.2 */
<span class="lineNum">     457 </span>            : # define DP_EDP_11                          0x00
<span class="lineNum">     458 </span>            : # define DP_EDP_12                          0x01
<span class="lineNum">     459 </span>            : # define DP_EDP_13                          0x02
<span class="lineNum">     460 </span>            : # define DP_EDP_14                          0x03
<span class="lineNum">     461 </span>            : 
<span class="lineNum">     462 </span>            : #define DP_EDP_GENERAL_CAP_1                0x701
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span>            : #define DP_EDP_BACKLIGHT_ADJUSTMENT_CAP     0x702
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span>            : #define DP_EDP_GENERAL_CAP_2                0x703
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            : #define DP_EDP_GENERAL_CAP_3                0x704    /* eDP 1.4 */
<span class="lineNum">     469 </span>            : 
<span class="lineNum">     470 </span>            : #define DP_EDP_DISPLAY_CONTROL_REGISTER     0x720
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span>            : #define DP_EDP_BACKLIGHT_MODE_SET_REGISTER  0x721
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span>            : #define DP_EDP_BACKLIGHT_BRIGHTNESS_MSB     0x722
<span class="lineNum">     475 </span>            : #define DP_EDP_BACKLIGHT_BRIGHTNESS_LSB     0x723
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span>            : #define DP_EDP_PWMGEN_BIT_COUNT             0x724
<span class="lineNum">     478 </span>            : #define DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN     0x725
<span class="lineNum">     479 </span>            : #define DP_EDP_PWMGEN_BIT_COUNT_CAP_MAX     0x726
<span class="lineNum">     480 </span>            : 
<span class="lineNum">     481 </span>            : #define DP_EDP_BACKLIGHT_CONTROL_STATUS     0x727
<span class="lineNum">     482 </span>            : 
<span class="lineNum">     483 </span>            : #define DP_EDP_BACKLIGHT_FREQ_SET           0x728
<span class="lineNum">     484 </span>            : 
<span class="lineNum">     485 </span>            : #define DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MSB   0x72a
<span class="lineNum">     486 </span>            : #define DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MID   0x72b
<span class="lineNum">     487 </span>            : #define DP_EDP_BACKLIGHT_FREQ_CAP_MIN_LSB   0x72c
<span class="lineNum">     488 </span>            : 
<span class="lineNum">     489 </span>            : #define DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MSB   0x72d
<span class="lineNum">     490 </span>            : #define DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MID   0x72e
<span class="lineNum">     491 </span>            : #define DP_EDP_BACKLIGHT_FREQ_CAP_MAX_LSB   0x72f
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span>            : #define DP_EDP_DBC_MINIMUM_BRIGHTNESS_SET   0x732
<span class="lineNum">     494 </span>            : #define DP_EDP_DBC_MAXIMUM_BRIGHTNESS_SET   0x733
<span class="lineNum">     495 </span>            : 
<span class="lineNum">     496 </span>            : #define DP_EDP_REGIONAL_BACKLIGHT_BASE      0x740    /* eDP 1.4 */
<span class="lineNum">     497 </span>            : #define DP_EDP_REGIONAL_BACKLIGHT_0         0x741    /* eDP 1.4 */
<span class="lineNum">     498 </span>            : 
<span class="lineNum">     499 </span>            : #define DP_SIDEBAND_MSG_DOWN_REQ_BASE       0x1000   /* 1.2 MST */
<span class="lineNum">     500 </span>            : #define DP_SIDEBAND_MSG_UP_REP_BASE         0x1200   /* 1.2 MST */
<span class="lineNum">     501 </span>            : #define DP_SIDEBAND_MSG_DOWN_REP_BASE       0x1400   /* 1.2 MST */
<span class="lineNum">     502 </span>            : #define DP_SIDEBAND_MSG_UP_REQ_BASE         0x1600   /* 1.2 MST */
<span class="lineNum">     503 </span>            : 
<span class="lineNum">     504 </span>            : #define DP_SINK_COUNT_ESI                   0x2002   /* 1.2 */
<span class="lineNum">     505 </span>            : /* 0-5 sink count */
<span class="lineNum">     506 </span>            : # define DP_SINK_COUNT_CP_READY             (1 &lt;&lt; 6)
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span>            : #define DP_DEVICE_SERVICE_IRQ_VECTOR_ESI0   0x2003   /* 1.2 */
<span class="lineNum">     509 </span>            : 
<span class="lineNum">     510 </span>            : #define DP_DEVICE_SERVICE_IRQ_VECTOR_ESI1   0x2004   /* 1.2 */
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span>            : #define DP_LINK_SERVICE_IRQ_VECTOR_ESI0     0x2005   /* 1.2 */
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span>            : #define DP_PSR_ERROR_STATUS                 0x2006  /* XXX 1.2? */
<span class="lineNum">     515 </span>            : # define DP_PSR_LINK_CRC_ERROR              (1 &lt;&lt; 0)
<span class="lineNum">     516 </span>            : # define DP_PSR_RFB_STORAGE_ERROR           (1 &lt;&lt; 1)
<span class="lineNum">     517 </span>            : # define DP_PSR_VSC_SDP_UNCORRECTABLE_ERROR (1 &lt;&lt; 2) /* eDP 1.4 */
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span>            : #define DP_PSR_ESI                          0x2007  /* XXX 1.2? */
<span class="lineNum">     520 </span>            : # define DP_PSR_CAPS_CHANGE                 (1 &lt;&lt; 0)
<span class="lineNum">     521 </span>            : 
<span class="lineNum">     522 </span>            : #define DP_PSR_STATUS                       0x2008  /* XXX 1.2? */
<span class="lineNum">     523 </span>            : # define DP_PSR_SINK_INACTIVE               0
<span class="lineNum">     524 </span>            : # define DP_PSR_SINK_ACTIVE_SRC_SYNCED      1
<span class="lineNum">     525 </span>            : # define DP_PSR_SINK_ACTIVE_RFB             2
<span class="lineNum">     526 </span>            : # define DP_PSR_SINK_ACTIVE_SINK_SYNCED     3
<span class="lineNum">     527 </span>            : # define DP_PSR_SINK_ACTIVE_RESYNC          4
<span class="lineNum">     528 </span>            : # define DP_PSR_SINK_INTERNAL_ERROR         7
<span class="lineNum">     529 </span>            : # define DP_PSR_SINK_STATE_MASK             0x07
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span>            : #define DP_RECEIVER_ALPM_STATUS             0x200b  /* eDP 1.4 */
<span class="lineNum">     532 </span>            : # define DP_ALPM_LOCK_TIMEOUT_ERROR         (1 &lt;&lt; 0)
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span>            : /* DP 1.2 Sideband message defines */
<span class="lineNum">     535 </span>            : /* peer device type - DP 1.2a Table 2-92 */
<span class="lineNum">     536 </span>            : #define DP_PEER_DEVICE_NONE             0x0
<span class="lineNum">     537 </span>            : #define DP_PEER_DEVICE_SOURCE_OR_SST    0x1
<span class="lineNum">     538 </span>            : #define DP_PEER_DEVICE_MST_BRANCHING    0x2
<span class="lineNum">     539 </span>            : #define DP_PEER_DEVICE_SST_SINK         0x3
<span class="lineNum">     540 </span>            : #define DP_PEER_DEVICE_DP_LEGACY_CONV   0x4
<span class="lineNum">     541 </span>            : 
<span class="lineNum">     542 </span>            : /* DP 1.2 MST sideband request names DP 1.2a Table 2-80 */
<span class="lineNum">     543 </span>            : #define DP_LINK_ADDRESS                 0x01
<span class="lineNum">     544 </span>            : #define DP_CONNECTION_STATUS_NOTIFY     0x02
<span class="lineNum">     545 </span>            : #define DP_ENUM_PATH_RESOURCES          0x10
<span class="lineNum">     546 </span>            : #define DP_ALLOCATE_PAYLOAD             0x11
<span class="lineNum">     547 </span>            : #define DP_QUERY_PAYLOAD                0x12
<span class="lineNum">     548 </span>            : #define DP_RESOURCE_STATUS_NOTIFY       0x13
<span class="lineNum">     549 </span>            : #define DP_CLEAR_PAYLOAD_ID_TABLE       0x14
<span class="lineNum">     550 </span>            : #define DP_REMOTE_DPCD_READ             0x20
<span class="lineNum">     551 </span>            : #define DP_REMOTE_DPCD_WRITE            0x21
<span class="lineNum">     552 </span>            : #define DP_REMOTE_I2C_READ              0x22
<span class="lineNum">     553 </span>            : #define DP_REMOTE_I2C_WRITE             0x23
<span class="lineNum">     554 </span>            : #define DP_POWER_UP_PHY                 0x24
<span class="lineNum">     555 </span>            : #define DP_POWER_DOWN_PHY               0x25
<span class="lineNum">     556 </span>            : #define DP_SINK_EVENT_NOTIFY            0x30
<span class="lineNum">     557 </span>            : #define DP_QUERY_STREAM_ENC_STATUS      0x38
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span>            : /* DP 1.2 MST sideband nak reasons - table 2.84 */
<span class="lineNum">     560 </span>            : #define DP_NAK_WRITE_FAILURE            0x01
<span class="lineNum">     561 </span>            : #define DP_NAK_INVALID_READ             0x02
<span class="lineNum">     562 </span>            : #define DP_NAK_CRC_FAILURE              0x03
<span class="lineNum">     563 </span>            : #define DP_NAK_BAD_PARAM                0x04
<span class="lineNum">     564 </span>            : #define DP_NAK_DEFER                    0x05
<span class="lineNum">     565 </span>            : #define DP_NAK_LINK_FAILURE             0x06
<span class="lineNum">     566 </span>            : #define DP_NAK_NO_RESOURCES             0x07
<span class="lineNum">     567 </span>            : #define DP_NAK_DPCD_FAIL                0x08
<span class="lineNum">     568 </span>            : #define DP_NAK_I2C_NAK                  0x09
<span class="lineNum">     569 </span>            : #define DP_NAK_ALLOCATE_FAIL            0x0a
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span>            : #define MODE_I2C_START  1
<span class="lineNum">     572 </span>            : #define MODE_I2C_WRITE  2
<span class="lineNum">     573 </span>            : #define MODE_I2C_READ   4
<span class="lineNum">     574 </span>            : #define MODE_I2C_STOP   8
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span>            : /* DP 1.2 MST PORTs - Section 2.5.1 v1.2a spec */
<span class="lineNum">     577 </span>            : #define DP_MST_PHYSICAL_PORT_0 0
<span class="lineNum">     578 </span>            : #define DP_MST_LOGICAL_PORT_0 8
<span class="lineNum">     579 </span>            : 
<span class="lineNum">     580 </span>            : #define DP_LINK_STATUS_SIZE        6
<span class="lineNum">     581 </span>            : bool drm_dp_channel_eq_ok(const u8 link_status[DP_LINK_STATUS_SIZE],
<span class="lineNum">     582 </span>            :                           int lane_count);
<span class="lineNum">     583 </span>            : bool drm_dp_clock_recovery_ok(const u8 link_status[DP_LINK_STATUS_SIZE],
<span class="lineNum">     584 </span>            :                               int lane_count);
<span class="lineNum">     585 </span>            : u8 drm_dp_get_adjust_request_voltage(const u8 link_status[DP_LINK_STATUS_SIZE],
<span class="lineNum">     586 </span>            :                                      int lane);
<span class="lineNum">     587 </span>            : u8 drm_dp_get_adjust_request_pre_emphasis(const u8 link_status[DP_LINK_STATUS_SIZE],
<span class="lineNum">     588 </span>            :                                           int lane);
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span>            : #define DP_BRANCH_OUI_HEADER_SIZE       0xc
<span class="lineNum">     591 </span>            : #define DP_RECEIVER_CAP_SIZE            0xf
<span class="lineNum">     592 </span>            : #define EDP_PSR_RECEIVER_CAP_SIZE       2
<span class="lineNum">     593 </span>            : 
<span class="lineNum">     594 </span>            : void drm_dp_link_train_clock_recovery_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]);
<span class="lineNum">     595 </span>            : void drm_dp_link_train_channel_eq_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]);
<span class="lineNum">     596 </span>            : 
<span class="lineNum">     597 </span>            : u8 drm_dp_link_rate_to_bw_code(int link_rate);
<span class="lineNum">     598 </span>            : int drm_dp_bw_code_to_link_rate(u8 link_bw);
<span class="lineNum">     599 </span>            : 
<span class="lineNum">     600 </span>            : struct edp_sdp_header {
<span class="lineNum">     601 </span>            :         u8 HB0; /* Secondary Data Packet ID */
<span class="lineNum">     602 </span>            :         u8 HB1; /* Secondary Data Packet Type */
<span class="lineNum">     603 </span>            :         u8 HB2; /* 7:5 reserved, 4:0 revision number */
<span class="lineNum">     604 </span>            :         u8 HB3; /* 7:5 reserved, 4:0 number of valid data bytes */
<span class="lineNum">     605 </span>            : } __packed;
<span class="lineNum">     606 </span>            : 
<span class="lineNum">     607 </span>            : #define EDP_SDP_HEADER_REVISION_MASK            0x1F
<span class="lineNum">     608 </span>            : #define EDP_SDP_HEADER_VALID_PAYLOAD_BYTES      0x1F
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span>            : struct edp_vsc_psr {
<span class="lineNum">     611 </span>            :         struct edp_sdp_header sdp_header;
<span class="lineNum">     612 </span>            :         u8 DB0; /* Stereo Interface */
<span class="lineNum">     613 </span>            :         u8 DB1; /* 0 - PSR State; 1 - Update RFB; 2 - CRC Valid */
<span class="lineNum">     614 </span>            :         u8 DB2; /* CRC value bits 7:0 of the R or Cr component */
<span class="lineNum">     615 </span>            :         u8 DB3; /* CRC value bits 15:8 of the R or Cr component */
<span class="lineNum">     616 </span>            :         u8 DB4; /* CRC value bits 7:0 of the G or Y component */
<span class="lineNum">     617 </span>            :         u8 DB5; /* CRC value bits 15:8 of the G or Y component */
<span class="lineNum">     618 </span>            :         u8 DB6; /* CRC value bits 7:0 of the B or Cb component */
<span class="lineNum">     619 </span>            :         u8 DB7; /* CRC value bits 15:8 of the B or Cb component */
<span class="lineNum">     620 </span>            :         u8 DB8_31[24]; /* Reserved */
<span class="lineNum">     621 </span>            : } __packed;
<span class="lineNum">     622 </span>            : 
<span class="lineNum">     623 </span>            : #define EDP_VSC_PSR_STATE_ACTIVE        (1&lt;&lt;0)
<span class="lineNum">     624 </span>            : #define EDP_VSC_PSR_UPDATE_RFB          (1&lt;&lt;1)
<span class="lineNum">     625 </span>            : #define EDP_VSC_PSR_CRC_VALUES_VALID    (1&lt;&lt;2)
<a name="626"><span class="lineNum">     626 </span>            : </a>
<span class="lineNum">     627 </span>            : static inline int
<span class="lineNum">     628 </span><span class="lineNoCov">          0 : drm_dp_max_link_rate(const u8 dpcd[DP_RECEIVER_CAP_SIZE])</span>
<span class="lineNum">     629 </span>            : {
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         return drm_dp_bw_code_to_link_rate(dpcd[DP_MAX_LINK_RATE]);</span>
<span class="lineNum">     631 </span>            : }
<a name="632"><span class="lineNum">     632 </span>            : </a>
<span class="lineNum">     633 </span>            : static inline u8
<span class="lineNum">     634 </span><span class="lineNoCov">          0 : drm_dp_max_lane_count(const u8 dpcd[DP_RECEIVER_CAP_SIZE])</span>
<span class="lineNum">     635 </span>            : {
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         return dpcd[DP_MAX_LANE_COUNT] &amp; DP_MAX_LANE_COUNT_MASK;</span>
<span class="lineNum">     637 </span>            : }
<a name="638"><span class="lineNum">     638 </span>            : </a>
<span class="lineNum">     639 </span>            : static inline bool
<span class="lineNum">     640 </span><span class="lineNoCov">          0 : drm_dp_enhanced_frame_cap(const u8 dpcd[DP_RECEIVER_CAP_SIZE])</span>
<span class="lineNum">     641 </span>            : {
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         return dpcd[DP_DPCD_REV] &gt;= 0x11 &amp;&amp;</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 (dpcd[DP_MAX_LANE_COUNT] &amp; DP_ENHANCED_FRAME_CAP);</span>
<span class="lineNum">     644 </span>            : }
<a name="645"><span class="lineNum">     645 </span>            : </a>
<span class="lineNum">     646 </span>            : static inline bool
<span class="lineNum">     647 </span><span class="lineNoCov">          0 : drm_dp_tps3_supported(const u8 dpcd[DP_RECEIVER_CAP_SIZE])</span>
<span class="lineNum">     648 </span>            : {
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :         return dpcd[DP_DPCD_REV] &gt;= 0x12 &amp;&amp;</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                 dpcd[DP_MAX_LANE_COUNT] &amp; DP_TPS3_SUPPORTED;</span>
<span class="lineNum">     651 </span>            : }
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span>            : /*
<span class="lineNum">     654 </span>            :  * DisplayPort AUX channel
<span class="lineNum">     655 </span>            :  */
<span class="lineNum">     656 </span>            : 
<span class="lineNum">     657 </span>            : /**
<span class="lineNum">     658 </span>            :  * struct drm_dp_aux_msg - DisplayPort AUX channel transaction
<span class="lineNum">     659 </span>            :  * @address: address of the (first) register to access
<span class="lineNum">     660 </span>            :  * @request: contains the type of transaction (see DP_AUX_* macros)
<span class="lineNum">     661 </span>            :  * @reply: upon completion, contains the reply type of the transaction
<span class="lineNum">     662 </span>            :  * @buffer: pointer to a transmission or reception buffer
<span class="lineNum">     663 </span>            :  * @size: size of @buffer
<span class="lineNum">     664 </span>            :  */
<span class="lineNum">     665 </span>            : struct drm_dp_aux_msg {
<span class="lineNum">     666 </span>            :         unsigned int address;
<span class="lineNum">     667 </span>            :         u8 request;
<span class="lineNum">     668 </span>            :         u8 reply;
<span class="lineNum">     669 </span>            :         void *buffer;
<span class="lineNum">     670 </span>            :         size_t size;
<span class="lineNum">     671 </span>            : };
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span>            : /**
<span class="lineNum">     674 </span>            :  * struct drm_dp_aux - DisplayPort AUX channel
<span class="lineNum">     675 </span>            :  * @name: user-visible name of this AUX channel and the I2C-over-AUX adapter
<span class="lineNum">     676 </span>            :  * @ddc: I2C adapter that can be used for I2C-over-AUX communication
<span class="lineNum">     677 </span>            :  * @dev: pointer to struct device that is the parent for this AUX channel
<span class="lineNum">     678 </span>            :  * @hw_mutex: internal mutex used for locking transfers
<span class="lineNum">     679 </span>            :  * @transfer: transfers a message representing a single AUX transaction
<span class="lineNum">     680 </span>            :  *
<span class="lineNum">     681 </span>            :  * The .dev field should be set to a pointer to the device that implements
<span class="lineNum">     682 </span>            :  * the AUX channel.
<span class="lineNum">     683 </span>            :  *
<span class="lineNum">     684 </span>            :  * The .name field may be used to specify the name of the I2C adapter. If set to
<span class="lineNum">     685 </span>            :  * NULL, dev_name() of .dev will be used.
<span class="lineNum">     686 </span>            :  *
<span class="lineNum">     687 </span>            :  * Drivers provide a hardware-specific implementation of how transactions
<span class="lineNum">     688 </span>            :  * are executed via the .transfer() function. A pointer to a drm_dp_aux_msg
<span class="lineNum">     689 </span>            :  * structure describing the transaction is passed into this function. Upon
<span class="lineNum">     690 </span>            :  * success, the implementation should return the number of payload bytes
<span class="lineNum">     691 </span>            :  * that were transferred, or a negative error-code on failure. Helpers
<span class="lineNum">     692 </span>            :  * propagate errors from the .transfer() function, with the exception of
<span class="lineNum">     693 </span>            :  * the -EBUSY error, which causes a transaction to be retried. On a short,
<span class="lineNum">     694 </span>            :  * helpers will return -EPROTO to make it simpler to check for failure.
<span class="lineNum">     695 </span>            :  *
<span class="lineNum">     696 </span>            :  * An AUX channel can also be used to transport I2C messages to a sink. A
<span class="lineNum">     697 </span>            :  * typical application of that is to access an EDID that's present in the
<span class="lineNum">     698 </span>            :  * sink device. The .transfer() function can also be used to execute such
<span class="lineNum">     699 </span>            :  * transactions. The drm_dp_aux_register() function registers an I2C
<span class="lineNum">     700 </span>            :  * adapter that can be passed to drm_probe_ddc(). Upon removal, drivers
<span class="lineNum">     701 </span>            :  * should call drm_dp_aux_unregister() to remove the I2C adapter.
<span class="lineNum">     702 </span>            :  * The I2C adapter uses long transfers by default; if a partial response is
<span class="lineNum">     703 </span>            :  * received, the adapter will drop down to the size given by the partial
<span class="lineNum">     704 </span>            :  * response for this transaction only.
<span class="lineNum">     705 </span>            :  *
<span class="lineNum">     706 </span>            :  * Note that the aux helper code assumes that the .transfer() function
<span class="lineNum">     707 </span>            :  * only modifies the reply field of the drm_dp_aux_msg structure.  The
<span class="lineNum">     708 </span>            :  * retry logic and i2c helpers assume this is the case.
<span class="lineNum">     709 </span>            :  */
<span class="lineNum">     710 </span>            : struct drm_dp_aux {
<span class="lineNum">     711 </span>            :         const char *name;
<span class="lineNum">     712 </span>            :         struct i2c_adapter ddc;
<span class="lineNum">     713 </span>            :         struct device *dev;
<span class="lineNum">     714 </span>            :         struct rwlock hw_mutex;
<span class="lineNum">     715 </span>            :         ssize_t (*transfer)(struct drm_dp_aux *aux,
<span class="lineNum">     716 </span>            :                             struct drm_dp_aux_msg *msg);
<span class="lineNum">     717 </span>            :         unsigned i2c_nack_count, i2c_defer_count;
<span class="lineNum">     718 </span>            : };
<span class="lineNum">     719 </span>            : 
<span class="lineNum">     720 </span>            : ssize_t drm_dp_dpcd_read(struct drm_dp_aux *aux, unsigned int offset,
<span class="lineNum">     721 </span>            :                          void *buffer, size_t size);
<span class="lineNum">     722 </span>            : ssize_t drm_dp_dpcd_write(struct drm_dp_aux *aux, unsigned int offset,
<span class="lineNum">     723 </span>            :                           void *buffer, size_t size);
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span>            : /**
<span class="lineNum">     726 </span>            :  * drm_dp_dpcd_readb() - read a single byte from the DPCD
<span class="lineNum">     727 </span>            :  * @aux: DisplayPort AUX channel
<span class="lineNum">     728 </span>            :  * @offset: address of the register to read
<span class="lineNum">     729 </span>            :  * @valuep: location where the value of the register will be stored
<span class="lineNum">     730 </span>            :  *
<span class="lineNum">     731 </span>            :  * Returns the number of bytes transferred (1) on success, or a negative
<a name="732"><span class="lineNum">     732 </span>            :  * error code on failure.</a>
<span class="lineNum">     733 </span>            :  */
<span class="lineNum">     734 </span><span class="lineNoCov">          0 : static inline ssize_t drm_dp_dpcd_readb(struct drm_dp_aux *aux,</span>
<span class="lineNum">     735 </span>            :                                         unsigned int offset, u8 *valuep)
<span class="lineNum">     736 </span>            : {
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         return drm_dp_dpcd_read(aux, offset, valuep, 1);</span>
<span class="lineNum">     738 </span>            : }
<span class="lineNum">     739 </span>            : 
<span class="lineNum">     740 </span>            : /**
<span class="lineNum">     741 </span>            :  * drm_dp_dpcd_writeb() - write a single byte to the DPCD
<span class="lineNum">     742 </span>            :  * @aux: DisplayPort AUX channel
<span class="lineNum">     743 </span>            :  * @offset: address of the register to write
<span class="lineNum">     744 </span>            :  * @value: value to write to the register
<span class="lineNum">     745 </span>            :  *
<span class="lineNum">     746 </span>            :  * Returns the number of bytes transferred (1) on success, or a negative
<a name="747"><span class="lineNum">     747 </span>            :  * error code on failure.</a>
<span class="lineNum">     748 </span>            :  */
<span class="lineNum">     749 </span><span class="lineNoCov">          0 : static inline ssize_t drm_dp_dpcd_writeb(struct drm_dp_aux *aux,</span>
<span class="lineNum">     750 </span>            :                                          unsigned int offset, u8 value)
<span class="lineNum">     751 </span>            : {
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         return drm_dp_dpcd_write(aux, offset, &amp;value, 1);</span>
<span class="lineNum">     753 </span>            : }
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span>            : int drm_dp_dpcd_read_link_status(struct drm_dp_aux *aux,
<span class="lineNum">     756 </span>            :                                  u8 status[DP_LINK_STATUS_SIZE]);
<span class="lineNum">     757 </span>            : 
<span class="lineNum">     758 </span>            : /*
<span class="lineNum">     759 </span>            :  * DisplayPort link
<span class="lineNum">     760 </span>            :  */
<span class="lineNum">     761 </span>            : #define DP_LINK_CAP_ENHANCED_FRAMING (1 &lt;&lt; 0)
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span>            : struct drm_dp_link {
<span class="lineNum">     764 </span>            :         unsigned char revision;
<span class="lineNum">     765 </span>            :         unsigned int rate;
<span class="lineNum">     766 </span>            :         unsigned int num_lanes;
<span class="lineNum">     767 </span>            :         unsigned long capabilities;
<span class="lineNum">     768 </span>            : };
<span class="lineNum">     769 </span>            : 
<span class="lineNum">     770 </span>            : int drm_dp_link_probe(struct drm_dp_aux *aux, struct drm_dp_link *link);
<span class="lineNum">     771 </span>            : int drm_dp_link_power_up(struct drm_dp_aux *aux, struct drm_dp_link *link);
<span class="lineNum">     772 </span>            : int drm_dp_link_power_down(struct drm_dp_aux *aux, struct drm_dp_link *link);
<span class="lineNum">     773 </span>            : int drm_dp_link_configure(struct drm_dp_aux *aux, struct drm_dp_link *link);
<span class="lineNum">     774 </span>            : 
<span class="lineNum">     775 </span>            : int drm_dp_aux_register(struct drm_dp_aux *aux);
<span class="lineNum">     776 </span>            : void drm_dp_aux_unregister(struct drm_dp_aux *aux);
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span>            : #endif /* _DRM_DP_HELPER_H_ */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
