;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 0, @-23
	MOV 0, @-20
	SPL <-127, 100
	DJN -207, @-529
	SPL 0, <922
	ADD #-0, -0
	ADD @-30, 9
	SUB -207, <-529
	SPL 0, <922
	SPL 0, <922
	DJN 0, <922
	JMP <121, 103
	SUB @121, 103
	SUB 100, 712
	ADD #270, <6
	DJN -207, @-529
	DJN 0, #2
	SUB -207, <-120
	DJN 0, #2
	SUB -207, <-120
	SPL <3
	MOV -1, <-20
	JMZ <-30, 9
	SUB -207, <-120
	SPL 0, <922
	SUB -207, <-120
	SPL 0, <922
	ADD #270, <6
	CMP #0, -92
	SUB 210, 401
	SPL 20, <12
	SPL 20, <12
	ADD @-30, 9
	SLT @-30, 6
	SUB @-30, 9
	SLT @-30, 6
	SLT @-30, 6
	SPL 210, 401
	JMP 207, @120
	ADD #270, <6
	JMZ <-30, 9
	JMZ <-30, 9
	JMZ <-30, 9
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
