{
  "design": {
    "design_info": {
      "boundary_crc": "0xA533CB1F1925AD42",
      "device": "xc7a100tcsg324-1",
      "name": "server",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "mig_7series_0": "",
      "mii_to_rmii_0": "",
      "axi_uartlite_0": "",
      "axi_ethernetlite_0": "",
      "axi_timer_0": "",
      "axi_smc": "",
      "rst_mig_7series_0_81M": "",
      "ila_0": "",
      "square_and_multiply_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "axi_gpio_2": "",
      "axi_gpio_3": "",
      "axi_gpio_4": "",
      "axi_gpio_5": "",
      "axi_gpio_6": "",
      "axi_gpio_7": "",
      "axi_gpio_8": "",
      "axi_gpio_9": "",
      "axi_gpio_10": "",
      "axi_gpio_11": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconcat_2": "",
      "axi_gpio_12": "",
      "axi_gpio_13": "",
      "axi_gpio_14": "",
      "axi_gpio_15": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "xlslice_5": "",
      "xlslice_6": "",
      "xlslice_7": "",
      "axi_gpio_16": "",
      "rst_clk_wiz_1_6M": "",
      "axi_gpio_17": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {
          "auto_cc": ""
        },
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {
          "auto_cc": ""
        },
        "m08_couplers": {
          "auto_cc": ""
        },
        "m09_couplers": {
          "auto_cc": ""
        },
        "m10_couplers": {
          "auto_cc": ""
        },
        "m11_couplers": {
          "auto_cc": ""
        },
        "m12_couplers": {
          "auto_cc": ""
        },
        "m13_couplers": {
          "auto_cc": ""
        },
        "m14_couplers": {
          "auto_cc": ""
        },
        "m15_couplers": {
          "auto_cc": ""
        },
        "m16_couplers": {
          "auto_cc": ""
        },
        "m17_couplers": {
          "auto_cc": ""
        },
        "m18_couplers": {
          "auto_cc": ""
        },
        "m19_couplers": {
          "auto_cc": ""
        },
        "m20_couplers": {
          "auto_cc": ""
        },
        "m21_couplers": {
          "auto_cc": ""
        }
      }
    },
    "interface_ports": {
      "eth_rmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "eth_mdio_mdc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "DDR2_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "server_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "eth_ref_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_1_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "server_microblaze_0_0",
        "parameters": {
          "C_CACHE_BYTE_SIZE": {
            "value": "16384"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "16384"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_AXI": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > server microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "server_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "server_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "server_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > server microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "server_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "server_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "server_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "server_microblaze_0_xlconcat_0"
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "server_mdm_1_0"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "server_clk_wiz_1_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "144.719"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT2_JITTER": {
            "value": "126.455"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "167.017"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "251.196"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "16"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "128"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "server_rst_clk_wiz_1_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "server_mig_7series_0_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "mii_to_rmii_0": {
        "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
        "xci_name": "server_mii_to_rmii_0_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RMII_BOARD_INTERFACE": {
            "value": "eth_rmii"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "server_axi_uartlite_0_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_ethernetlite_0": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "server_axi_ethernetlite_0_0",
        "parameters": {
          "MDIO_BOARD_INTERFACE": {
            "value": "eth_mdio_mdc"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "server_axi_timer_0_0"
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "server_axi_smc_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_mig_7series_0_81M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "server_rst_mig_7series_0_81M_0"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "server_ila_0_0"
      },
      "square_and_multiply_0": {
        "vlnv": "xilinx.com:module_ref:square_and_multiply:1.0",
        "xci_name": "server_square_and_multiply_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "square_and_multiply",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "6250000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "m": {
            "direction": "I",
            "left": "255",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "256",
                "value_src": "ip_prop"
              }
            }
          },
          "e": {
            "direction": "I",
            "left": "255",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "256",
                "value_src": "ip_prop"
              }
            }
          },
          "n": {
            "direction": "I",
            "left": "255",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "256",
                "value_src": "ip_prop"
              }
            }
          },
          "ready": {
            "direction": "I"
          },
          "result_out": {
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "valid": {
            "direction": "O"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_1",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_2",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_3",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_4": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_4",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_5": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_5",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_6",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_7": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_7",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_8",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_9": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_9",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_10": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_10",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_11": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_0_11",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "server_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          },
          "IN2_WIDTH": {
            "value": "32"
          },
          "IN3_WIDTH": {
            "value": "32"
          },
          "IN4_WIDTH": {
            "value": "32"
          },
          "IN5_WIDTH": {
            "value": "32"
          },
          "IN6_WIDTH": {
            "value": "32"
          },
          "IN7_WIDTH": {
            "value": "32"
          },
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "server_xlconcat_0_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          },
          "IN2_WIDTH": {
            "value": "32"
          },
          "IN3_WIDTH": {
            "value": "32"
          },
          "IN4_WIDTH": {
            "value": "32"
          },
          "IN5_WIDTH": {
            "value": "32"
          },
          "IN6_WIDTH": {
            "value": "32"
          },
          "IN7_WIDTH": {
            "value": "32"
          },
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "server_xlconcat_0_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "32"
          },
          "IN1_WIDTH": {
            "value": "32"
          },
          "IN2_WIDTH": {
            "value": "32"
          },
          "IN3_WIDTH": {
            "value": "32"
          },
          "IN4_WIDTH": {
            "value": "32"
          },
          "IN5_WIDTH": {
            "value": "32"
          },
          "IN6_WIDTH": {
            "value": "32"
          },
          "IN7_WIDTH": {
            "value": "32"
          },
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "axi_gpio_12": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_12_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_13": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_12_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_14": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_12_2",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_15": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_12_3",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "255"
          },
          "DIN_TO": {
            "value": "224"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "223"
          },
          "DIN_TO": {
            "value": "192"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "191"
          },
          "DIN_TO": {
            "value": "160"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "159"
          },
          "DIN_TO": {
            "value": "128"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "127"
          },
          "DIN_TO": {
            "value": "96"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_3_1",
        "parameters": {
          "DIN_FROM": {
            "value": "95"
          },
          "DIN_TO": {
            "value": "64"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_3_2",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_7": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "server_xlslice_3_3",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "256"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "axi_gpio_16": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_16_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_1_6M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "server_rst_clk_wiz_1_6M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_17": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "server_axi_gpio_17_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "server_microblaze_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "22"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M20_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M20_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M20_ARESETN"
              }
            }
          },
          "M20_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M21_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M21_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M21_ARESETN"
              }
            }
          },
          "M21_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "server_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "server_tier2_xbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "server_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "server_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_0"
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_1"
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_2"
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_3"
              }
            },
            "interface_nets": {
              "auto_cc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_4"
              }
            },
            "interface_nets": {
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_5"
              }
            },
            "interface_nets": {
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_6"
              }
            },
            "interface_nets": {
              "auto_cc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_7"
              }
            },
            "interface_nets": {
              "m11_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_8"
              }
            },
            "interface_nets": {
              "auto_cc_to_m12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m12_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_9"
              }
            },
            "interface_nets": {
              "auto_cc_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m13_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_10"
              }
            },
            "interface_nets": {
              "m14_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_11"
              }
            },
            "interface_nets": {
              "m15_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m15_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_12"
              }
            },
            "interface_nets": {
              "auto_cc_to_m16_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m16_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_13"
              }
            },
            "interface_nets": {
              "m17_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m17_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_14"
              }
            },
            "interface_nets": {
              "m18_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m18_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_15"
              }
            },
            "interface_nets": {
              "auto_cc_to_m19_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m19_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m20_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_16"
              }
            },
            "interface_nets": {
              "auto_cc_to_m20_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m20_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m21_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "server_auto_cc_17"
              }
            },
            "interface_nets": {
              "m21_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m21_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m11_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m13_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m16_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "m17_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "m18_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "m19_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "m20_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M20_AXI",
              "m20_couplers/M_AXI"
            ]
          },
          "m21_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M21_AXI",
              "m21_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m20_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M04_AXI",
              "m20_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m21_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M05_AXI",
              "m21_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK",
              "m20_couplers/S_ACLK",
              "m21_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN",
              "m20_couplers/S_ARESETN",
              "m21_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "M16_ACLK_1": {
            "ports": [
              "M16_ACLK",
              "m16_couplers/M_ACLK"
            ]
          },
          "M16_ARESETN_1": {
            "ports": [
              "M16_ARESETN",
              "m16_couplers/M_ARESETN"
            ]
          },
          "M17_ACLK_1": {
            "ports": [
              "M17_ACLK",
              "m17_couplers/M_ACLK"
            ]
          },
          "M17_ARESETN_1": {
            "ports": [
              "M17_ARESETN",
              "m17_couplers/M_ARESETN"
            ]
          },
          "M18_ACLK_1": {
            "ports": [
              "M18_ACLK",
              "m18_couplers/M_ACLK"
            ]
          },
          "M18_ARESETN_1": {
            "ports": [
              "M18_ARESETN",
              "m18_couplers/M_ARESETN"
            ]
          },
          "M19_ACLK_1": {
            "ports": [
              "M19_ACLK",
              "m19_couplers/M_ACLK"
            ]
          },
          "M19_ARESETN_1": {
            "ports": [
              "M19_ARESETN",
              "m19_couplers/M_ARESETN"
            ]
          },
          "M20_ACLK_1": {
            "ports": [
              "M20_ACLK",
              "m20_couplers/M_ACLK"
            ]
          },
          "M20_ARESETN_1": {
            "ports": [
              "M20_ARESETN",
              "m20_couplers/M_ARESETN"
            ]
          },
          "M21_ACLK_1": {
            "ports": [
              "M21_ACLK",
              "m21_couplers/M_ACLK"
            ]
          },
          "M21_ARESETN_1": {
            "ports": [
              "M21_ARESETN",
              "m21_couplers/M_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M12_AXI",
          "axi_gpio_8/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M07_AXI",
          "axi_gpio_3/S_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M10_AXI",
          "axi_gpio_6/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M13_AXI",
          "axi_gpio_9/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M09_AXI",
          "axi_gpio_5/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M11_AXI",
          "axi_gpio_7/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M18_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M18_AXI",
          "axi_gpio_14/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M17_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M17_AXI",
          "axi_gpio_13/S_AXI"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "microblaze_0/M_AXI_IC",
          "axi_smc/S01_AXI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_timer_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_ethernetlite_0_MDIO": {
        "interface_ports": [
          "eth_mdio_mdc",
          "axi_ethernetlite_0/MDIO"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_ethernetlite_0/S_AXI",
          "ila_0/SLOT_0_AXI"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "mii_to_rmii_0/MII",
          "axi_ethernetlite_0/MII"
        ]
      },
      "microblaze_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M15_AXI",
          "axi_gpio_11/S_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M20_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M20_AXI",
          "axi_gpio_16/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M16_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M16_AXI",
          "axi_gpio_12/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M08_AXI",
          "axi_gpio_4/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "microblaze_0/M_AXI_DC",
          "axi_smc/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M14_AXI",
          "axi_gpio_10/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M21_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M21_AXI",
          "axi_gpio_17/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "mig_7series_0_DDR2": {
        "interface_ports": [
          "DDR2_0",
          "mig_7series_0/DDR2"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M19_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M19_AXI",
          "axi_gpio_15/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "mii_to_rmii_0_RMII_PHY_M": {
        "interface_ports": [
          "eth_rmii",
          "mii_to_rmii_0/RMII_PHY_M"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_0/Clk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_smc/aclk",
          "axi_uartlite_0/s_axi_aclk",
          "axi_ethernetlite_0/s_axi_aclk",
          "axi_timer_0/s_axi_aclk",
          "ila_0/clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked",
          "rst_clk_wiz_1_6M/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_ethernetlite_0/s_axi_aresetn",
          "axi_timer_0/s_axi_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out3",
          "mii_to_rmii_0/ref_clk",
          "eth_ref_clk"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/resetn",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "mig_7series_0/sys_rst",
          "mii_to_rmii_0/rst_n",
          "rst_clk_wiz_1_6M/ext_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_smc/aclk1",
          "rst_mig_7series_0_81M/slowest_sync_clk"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_81M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_81M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_81M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_81M/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "axi_smc/aresetn"
        ]
      },
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "axi_ethernetlite_0_ip2intc_irpt": {
        "ports": [
          "axi_ethernetlite_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "axi_gpio_0_gpio2_io_o": {
        "ports": [
          "axi_gpio_0/gpio2_io_o",
          "xlconcat_0/In1"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "xlconcat_0/In2"
        ]
      },
      "axi_gpio_1_gpio2_io_o": {
        "ports": [
          "axi_gpio_1/gpio2_io_o",
          "xlconcat_0/In3"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "axi_gpio_2/gpio_io_o",
          "xlconcat_0/In4"
        ]
      },
      "axi_gpio_2_gpio2_io_o": {
        "ports": [
          "axi_gpio_2/gpio2_io_o",
          "xlconcat_0/In5"
        ]
      },
      "axi_gpio_3_gpio_io_o": {
        "ports": [
          "axi_gpio_3/gpio_io_o",
          "xlconcat_0/In6"
        ]
      },
      "axi_gpio_3_gpio2_io_o": {
        "ports": [
          "axi_gpio_3/gpio2_io_o",
          "xlconcat_0/In7"
        ]
      },
      "axi_gpio_4_gpio_io_o": {
        "ports": [
          "axi_gpio_4/gpio_io_o",
          "xlconcat_1/In0"
        ]
      },
      "axi_gpio_4_gpio2_io_o": {
        "ports": [
          "axi_gpio_4/gpio2_io_o",
          "xlconcat_1/In1"
        ]
      },
      "axi_gpio_5_gpio_io_o": {
        "ports": [
          "axi_gpio_5/gpio_io_o",
          "xlconcat_1/In2"
        ]
      },
      "axi_gpio_5_gpio2_io_o": {
        "ports": [
          "axi_gpio_5/gpio2_io_o",
          "xlconcat_1/In3"
        ]
      },
      "axi_gpio_6_gpio_io_o": {
        "ports": [
          "axi_gpio_6/gpio_io_o",
          "xlconcat_1/In4"
        ]
      },
      "axi_gpio_6_gpio2_io_o": {
        "ports": [
          "axi_gpio_6/gpio2_io_o",
          "xlconcat_1/In5"
        ]
      },
      "axi_gpio_7_gpio_io_o": {
        "ports": [
          "axi_gpio_7/gpio_io_o",
          "xlconcat_1/In6"
        ]
      },
      "axi_gpio_7_gpio2_io_o": {
        "ports": [
          "axi_gpio_7/gpio2_io_o",
          "xlconcat_1/In7"
        ]
      },
      "axi_gpio_8_gpio_io_o": {
        "ports": [
          "axi_gpio_8/gpio_io_o",
          "xlconcat_2/In0"
        ]
      },
      "axi_gpio_8_gpio2_io_o": {
        "ports": [
          "axi_gpio_8/gpio2_io_o",
          "xlconcat_2/In1"
        ]
      },
      "axi_gpio_9_gpio_io_o": {
        "ports": [
          "axi_gpio_9/gpio_io_o",
          "xlconcat_2/In2"
        ]
      },
      "axi_gpio_9_gpio2_io_o": {
        "ports": [
          "axi_gpio_9/gpio2_io_o",
          "xlconcat_2/In3"
        ]
      },
      "axi_gpio_10_gpio_io_o": {
        "ports": [
          "axi_gpio_10/gpio_io_o",
          "xlconcat_2/In4"
        ]
      },
      "axi_gpio_10_gpio2_io_o": {
        "ports": [
          "axi_gpio_10/gpio2_io_o",
          "xlconcat_2/In5"
        ]
      },
      "axi_gpio_11_gpio_io_o": {
        "ports": [
          "axi_gpio_11/gpio_io_o",
          "xlconcat_2/In6"
        ]
      },
      "axi_gpio_11_gpio2_io_o": {
        "ports": [
          "axi_gpio_11/gpio2_io_o",
          "xlconcat_2/In7"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "square_and_multiply_0/m"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "square_and_multiply_0/e"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "square_and_multiply_0/n"
        ]
      },
      "square_and_multiply_0_result_out": {
        "ports": [
          "square_and_multiply_0/result_out",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din",
          "xlslice_3/Din",
          "xlslice_4/Din",
          "xlslice_5/Din",
          "xlslice_6/Din",
          "xlslice_7/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "axi_gpio_12/gpio2_io_i"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "axi_gpio_12/gpio_io_i"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "axi_gpio_13/gpio2_io_i"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "axi_gpio_13/gpio_io_i"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "axi_gpio_14/gpio2_io_i"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "xlslice_5/Dout",
          "axi_gpio_14/gpio_io_i"
        ]
      },
      "xlslice_6_Dout": {
        "ports": [
          "xlslice_6/Dout",
          "axi_gpio_15/gpio2_io_i"
        ]
      },
      "xlslice_7_Dout": {
        "ports": [
          "xlslice_7/Dout",
          "axi_gpio_15/gpio_io_i"
        ]
      },
      "axi_gpio_16_gpio_io_o": {
        "ports": [
          "axi_gpio_16/gpio_io_o",
          "square_and_multiply_0/ready"
        ]
      },
      "square_and_multiply_0_valid": {
        "ports": [
          "square_and_multiply_0/valid",
          "axi_gpio_16/gpio2_io_i"
        ]
      },
      "rst_clk_wiz_1_6M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_1_6M/peripheral_reset",
          "square_and_multiply_0/reset"
        ]
      },
      "rst_clk_wiz_1_6M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_6M/peripheral_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_2/s_axi_aresetn",
          "axi_gpio_3/s_axi_aresetn",
          "axi_gpio_4/s_axi_aresetn",
          "axi_gpio_5/s_axi_aresetn",
          "axi_gpio_6/s_axi_aresetn",
          "axi_gpio_7/s_axi_aresetn",
          "axi_gpio_8/s_axi_aresetn",
          "axi_gpio_9/s_axi_aresetn",
          "axi_gpio_10/s_axi_aresetn",
          "axi_gpio_11/s_axi_aresetn",
          "axi_gpio_12/s_axi_aresetn",
          "axi_gpio_13/s_axi_aresetn",
          "axi_gpio_14/s_axi_aresetn",
          "axi_gpio_15/s_axi_aresetn",
          "axi_gpio_16/s_axi_aresetn",
          "axi_gpio_17/s_axi_aresetn",
          "microblaze_0_axi_periph/M04_ARESETN",
          "microblaze_0_axi_periph/M05_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN",
          "microblaze_0_axi_periph/M07_ARESETN",
          "microblaze_0_axi_periph/M08_ARESETN",
          "microblaze_0_axi_periph/M09_ARESETN",
          "microblaze_0_axi_periph/M10_ARESETN",
          "microblaze_0_axi_periph/M11_ARESETN",
          "microblaze_0_axi_periph/M12_ARESETN",
          "microblaze_0_axi_periph/M13_ARESETN",
          "microblaze_0_axi_periph/M14_ARESETN",
          "microblaze_0_axi_periph/M15_ARESETN",
          "microblaze_0_axi_periph/M16_ARESETN",
          "microblaze_0_axi_periph/M17_ARESETN",
          "microblaze_0_axi_periph/M18_ARESETN",
          "microblaze_0_axi_periph/M19_ARESETN",
          "microblaze_0_axi_periph/M20_ARESETN",
          "microblaze_0_axi_periph/M21_ARESETN"
        ]
      },
      "clk_wiz_1_clk_out4": {
        "ports": [
          "clk_wiz_1/clk_out4",
          "square_and_multiply_0/clk",
          "rst_clk_wiz_1_6M/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_gpio_2/s_axi_aclk",
          "axi_gpio_3/s_axi_aclk",
          "axi_gpio_4/s_axi_aclk",
          "axi_gpio_5/s_axi_aclk",
          "axi_gpio_6/s_axi_aclk",
          "axi_gpio_7/s_axi_aclk",
          "axi_gpio_8/s_axi_aclk",
          "axi_gpio_9/s_axi_aclk",
          "axi_gpio_10/s_axi_aclk",
          "axi_gpio_11/s_axi_aclk",
          "axi_gpio_12/s_axi_aclk",
          "axi_gpio_13/s_axi_aclk",
          "axi_gpio_14/s_axi_aclk",
          "axi_gpio_15/s_axi_aclk",
          "axi_gpio_16/s_axi_aclk",
          "axi_gpio_17/s_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK",
          "microblaze_0_axi_periph/M05_ACLK",
          "microblaze_0_axi_periph/M06_ACLK",
          "microblaze_0_axi_periph/M07_ACLK",
          "microblaze_0_axi_periph/M08_ACLK",
          "microblaze_0_axi_periph/M09_ACLK",
          "microblaze_0_axi_periph/M10_ACLK",
          "microblaze_0_axi_periph/M11_ACLK",
          "microblaze_0_axi_periph/M12_ACLK",
          "microblaze_0_axi_periph/M13_ACLK",
          "microblaze_0_axi_periph/M14_ACLK",
          "microblaze_0_axi_periph/M15_ACLK",
          "microblaze_0_axi_periph/M16_ACLK",
          "microblaze_0_axi_periph/M17_ACLK",
          "microblaze_0_axi_periph/M18_ACLK",
          "microblaze_0_axi_periph/M19_ACLK",
          "microblaze_0_axi_periph/M20_ACLK",
          "microblaze_0_axi_periph/M21_ACLK"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xlconcat_0/In0"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_0_Reg": {
                "address_block": "/axi_ethernetlite_0/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_10_Reg": {
                "address_block": "/axi_gpio_10/S_AXI/Reg",
                "offset": "0x400A0000",
                "range": "64K"
              },
              "SEG_axi_gpio_11_Reg": {
                "address_block": "/axi_gpio_11/S_AXI/Reg",
                "offset": "0x400B0000",
                "range": "64K"
              },
              "SEG_axi_gpio_12_Reg": {
                "address_block": "/axi_gpio_12/S_AXI/Reg",
                "offset": "0x400C0000",
                "range": "64K"
              },
              "SEG_axi_gpio_13_Reg": {
                "address_block": "/axi_gpio_13/S_AXI/Reg",
                "offset": "0x400D0000",
                "range": "64K"
              },
              "SEG_axi_gpio_14_Reg": {
                "address_block": "/axi_gpio_14/S_AXI/Reg",
                "offset": "0x400E0000",
                "range": "64K"
              },
              "SEG_axi_gpio_15_Reg": {
                "address_block": "/axi_gpio_15/S_AXI/Reg",
                "offset": "0x400F0000",
                "range": "64K"
              },
              "SEG_axi_gpio_16_Reg": {
                "address_block": "/axi_gpio_16/S_AXI/Reg",
                "offset": "0x40100000",
                "range": "64K"
              },
              "SEG_axi_gpio_17_Reg": {
                "address_block": "/axi_gpio_17/S_AXI/Reg",
                "offset": "0x40110000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_3/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg": {
                "address_block": "/axi_gpio_4/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_axi_gpio_5_Reg": {
                "address_block": "/axi_gpio_5/S_AXI/Reg",
                "offset": "0x40050000",
                "range": "64K"
              },
              "SEG_axi_gpio_6_Reg": {
                "address_block": "/axi_gpio_6/S_AXI/Reg",
                "offset": "0x40060000",
                "range": "64K"
              },
              "SEG_axi_gpio_7_Reg": {
                "address_block": "/axi_gpio_7/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_axi_gpio_8_Reg": {
                "address_block": "/axi_gpio_8/S_AXI/Reg",
                "offset": "0x40080000",
                "range": "64K"
              },
              "SEG_axi_gpio_9_Reg": {
                "address_block": "/axi_gpio_9/S_AXI/Reg",
                "offset": "0x40090000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}