
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354667500                       # Number of ticks simulated
final_tick                               2261607916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              142139785                       # Simulator instruction rate (inst/s)
host_op_rate                                142135273                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              427669043                       # Simulator tick rate (ticks/s)
host_mem_usage                                 784812                       # Number of bytes of host memory used
host_seconds                                     0.83                       # Real time elapsed on the host
sim_insts                                   117869821                       # Number of instructions simulated
sim_ops                                     117869821                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total               256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         5184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           5184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           81                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                81                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       180451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       541352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               721803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       180451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          180451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       14616507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            14616507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       14616507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       180451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       541352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            15338310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        16448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             17088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks        74432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          74432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                267                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         1163                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1163                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       541352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      1263155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     46375831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             48180338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      209864169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           209864169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      209864169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       541352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      1263155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     46375831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           258044506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139074000     91.90%     91.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151333500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          62091500     75.54%     75.54% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.46%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5029                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.420038                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64949                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5029                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.914894                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.355400                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.064638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047569                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969570                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130138                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30585                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30585                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25667                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25667                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          570                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56252                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56252                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56252                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56252                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2871                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2197                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2197                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5068                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5068                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085814                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085814                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078847                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082648                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082648                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082648                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082648                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3272                       # number of writebacks
system.cpu0.dcache.writebacks::total             3272                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971971                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338380                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.333602                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.626521                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.345450                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.052005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335191                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335191                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163871                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163871                       # number of overall hits
system.cpu0.icache.overall_hits::total         163871                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166354                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166354                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166354                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166354                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014926                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014926                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014926                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351717000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357503000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017987000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2112                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.834678                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49011                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2112                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.205966                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.334534                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.500143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.723633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894208                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78631                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78631                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12768                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34986                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34986                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34986                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34986                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          681                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2253                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2253                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060501                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060501                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060501                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060501                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1008                       # number of writebacks
system.cpu1.dcache.writebacks::total             1008                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803671                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.507775                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.295896                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623625                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357239500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357404000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          275.048399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.899507                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148892                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.534960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.537204                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551188500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560621500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510096500     87.11%     87.11% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.89%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12775                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.422810                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12775                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.448689                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.411013                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.011798                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334787                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621117                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955904                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355487                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355487                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75991                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75991                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79880                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79880                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1134                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1134                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155871                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155871                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155871                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155871                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5868                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5868                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6995                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6995                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12863                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12863                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12863                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12863                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076232                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076232                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076232                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076232                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8496                       # number of writebacks
system.cpu3.dcache.writebacks::total             8496                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871243                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.514553                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.356690                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401396                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598353                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22165                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2835                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         2798                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           37                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8332                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4280                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3045                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2332                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              159                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             223                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2719                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2719                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3752                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4580                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15083                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6583                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32215                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       532752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       208344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1176104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                             8110                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             30152                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.189175                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.395446                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   24493     81.23%     81.23% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5614     18.62%     99.85% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      45      0.15%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               30152                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34471                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops             490                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10275                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8497                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3854                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            153                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             279                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6004                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38648                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50632                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1367520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1860136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                             3864                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             37865                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076667                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.267847                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   34980     92.38%     92.38% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2867      7.57%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      18      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               37865                       # Request fanout histogram
system.l2cache0.tags.replacements                1269                       # number of replacements
system.l2cache0.tags.tagsinuse           63510.815661                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 33135                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1269                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               26.111111                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 41261.436205                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  7779.435928                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data 10874.071587                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1256.070772                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1271.910605                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     0.971644                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   737.719693                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     1.451567                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   327.747661                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.629600                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.118705                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.165925                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.019166                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.019408                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000015                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.011257                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000022                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.005001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.969098                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        63083                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8181                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        17162                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        37740                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.962570                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              171073                       # Number of tag accesses
system.l2cache0.tags.data_accesses             171073                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4280                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4280                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3045                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3045                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1871                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          617                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2488                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2482                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1267                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3749                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1885                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1070                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2955                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2482                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3756                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1267                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1687                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9192                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2482                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3756                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1267                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1687                       # number of overall hits
system.l2cache0.overall_hits::total              9192                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          111                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           25                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          136                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           50                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          212                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           18                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           230                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            2                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total            3                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1038                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          488                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1526                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1250                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          506                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1759                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1250                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          506                       # number of overall misses
system.l2cache0.overall_misses::total            1759                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4280                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4280                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          140                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2083                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2718                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2923                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4481                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5006                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2193                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10951                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5006                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2193                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10951                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.862069                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.971429                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.101776                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.028346                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.084621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.000403                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.001576                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.000800                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.355115                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.313222                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.340549                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.000403                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.249700                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.001576                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.230734                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.160625                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.000403                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.249700                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.001576                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.230734                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.160625                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           1150                       # number of writebacks
system.l2cache0.writebacks::total                1150                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 104                       # number of replacements
system.l2cache1.tags.tagsinuse           51912.803338                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  3008                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 104                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               28.923077                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 30302.560273                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  7737.880996                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  9266.647843                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst         2016                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  2561.743009                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.574263                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    27.396954                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.462380                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.118071                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.141398                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.030762                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.039089                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000009                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.000418                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.792127                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        52155                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3234                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         4547                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        20205                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        23315                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.795822                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              273586                       # Number of tag accesses
system.l2cache1.tags.data_accesses             273586                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8497                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8497                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         5861                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5861                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4271                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4271                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         5644                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5645                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4271                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        11505                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              15777                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4271                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        11505                       # number of overall hits
system.l2cache1.overall_hits::total             15777                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          125                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          149                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1010                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1010                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          351                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          352                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         1361                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             1362                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         1361                       # number of overall misses
system.l2cache1.overall_misses::total            1362                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5997                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12866                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17139                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12866                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17139                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.991935                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.146995                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.146995                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.058549                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.058696                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.105783                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.079468                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.105783                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.079468                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks             78                       # number of writebacks
system.l2cache1.writebacks::total                  78                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              1652                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1157                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             110                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             190                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           175                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            330                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              211                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             210                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         1652                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          372                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4802                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5184                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          513                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          523                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                  5707                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       176448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       184616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         8640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         8680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 193296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                            7416                       # Total snoops (count)
system.membus0.snoop_fanout::samples             9966                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.645796                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.478295                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   3530     35.42%     35.42% # Request fanout histogram
system.membus0.snoop_fanout::3                   6436     64.58%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total               9966                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              1834                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         1165                       # Transaction distribution
system.membus1.trans_dist::CleanEvict              16                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             480                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            643                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             1014                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            1013                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         1834                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         2858                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          524                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         3382                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         4807                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total         4807                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                  8189                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        71296                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         8360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total        79656                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       177152                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       177152                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 256808                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                             408                       # Total snoops (count)
system.membus1.snoop_fanout::samples             5034                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.064362                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.245422                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   4710     93.56%     93.56% # Request fanout histogram
system.membus1.snoop_fanout::2                    324      6.44%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total               5034                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2475                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.032556                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           71                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2475                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.028687                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.291728                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.954244                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.012399                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.774184                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.580733                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.122140                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.173387                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.877035                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        26229                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        26229                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         1076                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         1076                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          125                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          147                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data          187                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          199                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1002                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          478                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1482                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         1189                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          490                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1681                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         1189                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          490                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1681                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         1076                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         1076                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          125                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          147                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data          187                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          199                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1002                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1482                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         1189                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          490                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1681                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         1189                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          490                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1681                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         1080                       # number of writebacks
system.numa_caches_downward0.writebacks::total         1080                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            8                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    11.812034                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            8                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.625000                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.590160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data     0.795291                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     2.122255                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     4.304327                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.286885                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.049706                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.132641                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.269020                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.738252                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         2250                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         2250                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          123                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          123                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          128                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          128                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          128                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          128                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          128                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          128                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          128                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          128                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            6                       # number of writebacks
system.numa_caches_downward1.writebacks::total            6                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements           13                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    11.342325                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     1.230769                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     7.356269                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.data     0.371411                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.945807                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.668838                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.459767                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.data     0.023213                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.059113                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.166802                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.708895                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         2286                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         2286                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            6                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            6                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          123                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          123                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          128                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          128                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          128                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          128                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          128                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          128                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          128                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          128                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            7                       # number of writebacks
system.numa_caches_upward0.writebacks::total            7                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2484                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.411525                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           69                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2484                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.027778                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.775978                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.873685                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.012399                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.749464                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.548499                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.117105                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.171841                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.838220                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        26265                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        26265                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         1080                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         1080                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          125                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          147                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data          187                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total          199                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1002                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          478                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1482                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         1189                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          490                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         1681                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         1189                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          490                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         1681                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         1080                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         1080                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          125                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          147                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data          187                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total          199                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1002                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1482                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         1189                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          490                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         1681                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         1189                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          490                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         1681                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         1087                       # number of writebacks
system.numa_caches_upward1.writebacks::total         1087                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33954                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8142                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28457                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4613                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62411                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12755                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301973                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166242                       # Number of instructions committed
system.switch_cpus0.committedOps               166242                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160435                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17182                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160435                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221274                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113152                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62675                       # number of memory refs
system.switch_cpus0.num_load_insts              34158                       # Number of load instructions
system.switch_cpus0.num_store_insts             28517                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231114.379194                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70858.620806                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234652                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765348                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22580                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96153     57.80%     59.52% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35118     21.11%     80.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28797     17.31%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166354                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522808755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655725870.256502                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867082884.743498                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191713                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808287                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522808641                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520455850.874286                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2352790.125714                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523215834                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645526320.173331                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877689513.826669                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636204                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363796                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           1605                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1086                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict           22                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          169                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          138                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          290                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           205                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          204                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1605                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         4806                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         4806                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          528                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total               5334                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       176704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       176704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         8616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         8616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              185320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                         5341                       # Total snoops (count)
system.system_bus.snoop_fanout::samples          7507                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.569735                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.495146                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                3230     43.03%     43.03% # Request fanout histogram
system.system_bus.snoop_fanout::2                4277     56.97%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total            7507                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001645                       # Number of seconds simulated
sim_ticks                                  1644854000                       # Number of ticks simulated
final_tick                               2263609389500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               34270202                       # Simulator instruction rate (inst/s)
host_op_rate                                 34269944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              462564826                       # Simulator tick rate (ticks/s)
host_mem_usage                                 791980                       # Number of bytes of host memory used
host_seconds                                     3.56                       # Real time elapsed on the host
sim_insts                                   121861103                       # Number of instructions simulated
sim_ops                                     121861103                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst        78976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       800512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            880384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst        78976                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        79488                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1292544                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1292544                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         1234                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        12508                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              13756                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        20196                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20196                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus1.inst       311274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       233455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     48013988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    486676629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            535235346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       311274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     48013988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        48325262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      785810777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           785810777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      785810777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       311274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       233455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     48013988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    486676629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1321046123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        30656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       100544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       280320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            414144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        30656                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        30848                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       673344                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         673344                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          479                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         1571                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         4380                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6471                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        10521                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             10521                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus1.inst       116728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      1128368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     18637520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     61126398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       350183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      170422420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            251781617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       116728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     18637520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        18754248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      409363992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           409363992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      409363992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       116728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      1128368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     18637520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     61126398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       350183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     170422420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           661145609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       784                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     324     41.59%     41.59% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    104     13.35%     54.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.13%     55.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     55.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    349     44.80%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 779                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      324     42.97%     42.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     104     13.79%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.13%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     57.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     324     42.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  754                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1796836500     97.04%     97.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7800000      0.42%     97.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     97.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     97.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               46855000      2.53%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1851705000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.928367                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.967908                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  569     83.92%     83.92% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.74%     84.66% # number of callpals executed
system.cpu0.kern.callpal::rti                     104     15.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   678                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              106                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               90                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          453.312053                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5522                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.355556                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   453.312053                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.885375                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.885375                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            86667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           86667                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        26635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          26635                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        15086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15086                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          736                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          635                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          635                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        41721                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           41721                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        41721                       # number of overall hits
system.cpu0.dcache.overall_hits::total          41721                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          112                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           32                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           13                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          144                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          144                       # number of overall misses
system.cpu0.dcache.overall_misses::total          144                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002117                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.020062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.020062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003440                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003440                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003440                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003440                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu0.dcache.writebacks::total               39                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              250                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              50991                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           203.964000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           285202                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          285202                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       142226                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         142226                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       142226                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          142226                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       142226                       # number of overall hits
system.cpu0.icache.overall_hits::total         142226                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          250                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          250                       # number of overall misses
system.cpu0.icache.overall_misses::total          250                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       142476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       142476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       142476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       142476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001755                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001755                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          250                       # number of writebacks
system.cpu0.icache.writebacks::total              250                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       701                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     46.72%     46.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.26%     46.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     47.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    201     52.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 381                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.28%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  357                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               718742500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     98.24% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12905000      1.76%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           731861000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.880597                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.937008                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      3.66%      3.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.49%      4.39% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  355     86.59%     90.98% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.49%     91.46% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     91.71% # number of callpals executed
system.cpu1.kern.callpal::rti                      24      5.85%     97.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.20%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   410                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 23                      
system.cpu1.kern.mode_good::user                   22                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.741935                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          69001500     27.51%     27.51% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           181789500     72.49%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5887                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.050588                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             175005                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5887                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.727365                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.050588                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           370024                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          370024                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       104110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         104110                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70689                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          543                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          604                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          604                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       174799                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          174799                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       174799                       # number of overall hits
system.cpu1.dcache.overall_hits::total         174799                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3330                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2624                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2624                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           44                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5954                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5954                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5954                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5954                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       107440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       107440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        73313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        73313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180753                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180753                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180753                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180753                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030994                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.035792                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.035792                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.163328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.163328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.067901                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067901                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.032940                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032940                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.032940                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032940                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3987                       # number of writebacks
system.cpu1.dcache.writebacks::total             3987                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2926                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.954746                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             654507                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2926                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           223.686603                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.023534                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.931212                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999912                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1009466                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1009466                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       500341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         500341                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       500341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          500341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       500341                       # number of overall hits
system.cpu1.icache.overall_hits::total         500341                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2928                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2928                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2928                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2928                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2928                       # number of overall misses
system.cpu1.icache.overall_misses::total         2928                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       503269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       503269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       503269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       503269                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       503269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       503269                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005818                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005818                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005818                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2926                       # number of writebacks
system.cpu1.icache.writebacks::total             2926                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     125                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6815                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1634     38.11%     38.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     34      0.79%     38.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.02%     38.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     38.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2618     61.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4288                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1631     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      34      1.03%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.03%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.03%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1630     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3297                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1555629000     84.01%     84.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2431000      0.13%     84.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     84.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     84.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              293577000     15.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1851798000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998164                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.622613                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.768890                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      6.00%      6.00% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      8.00%     14.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                       15     30.00%     46.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      6.00%     52.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      4.00%     56.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.00%     58.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.00%     62.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       16     32.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  195      3.90%      3.98% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.14%      4.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3912     78.26%     82.38% # number of callpals executed
system.cpu2.kern.callpal::rdps                    181      3.62%     86.00% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.02% # number of callpals executed
system.cpu2.kern.callpal::rti                     340      6.80%     92.82% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      1.36%     94.18% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.04%     94.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique                288      5.76%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4999                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              534                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                303                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                302                      
system.cpu2.kern.mode_good::user                  303                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.565543                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.722820                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2137117500     81.24%     81.24% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           493517500     18.76%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     195                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            37970                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          483.082766                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             726548                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            37970                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.134791                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    36.964780                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   446.117987                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.072197                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.871324                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.943521                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1583112                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1583112                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       395862                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         395862                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       324932                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        324932                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6164                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6164                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         6756                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6756                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       720794                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          720794                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       720794                       # number of overall hits
system.cpu2.dcache.overall_hits::total         720794                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19293                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19293                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        18447                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        18447                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          788                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          788                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        37740                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         37740                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        37740                       # number of overall misses
system.cpu2.dcache.overall_misses::total        37740                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       415155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       415155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       343379                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       343379                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         6928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       758534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       758534                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       758534                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       758534                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046472                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046472                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.053722                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053722                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.113349                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.113349                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.024827                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.024827                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.049754                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.049754                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.049754                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.049754                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        27208                       # number of writebacks
system.cpu2.dcache.writebacks::total            27208                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            45069                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2517465                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            45069                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            55.858018                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    65.325702                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   446.674298                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.127589                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.872411                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5174507                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5174507                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2519650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2519650                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2519650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2519650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2519650                       # number of overall hits
system.cpu2.icache.overall_hits::total        2519650                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        45069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        45069                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        45069                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         45069                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        45069                       # number of overall misses
system.cpu2.icache.overall_misses::total        45069                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2564719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2564719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2564719                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2564719                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2564719                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2564719                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017573                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017573                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017573                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        45069                       # number of writebacks
system.cpu2.icache.writebacks::total            45069                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        82                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      26     36.62%     36.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.41%     38.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      4.23%     42.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     41     57.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  71                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       26     47.27%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.82%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      5.45%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      25     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   55                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               933780500     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4219000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           938400000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.774648                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.95%      3.95% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   65     85.53%     89.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.58%     96.05% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    76                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              536                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.958377                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3532                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              536                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.589552                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.958377                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.824137                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.824137                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15357                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15357                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3415                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3415                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3143                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3143                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           36                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6558                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6558                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6558                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6558                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          425                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          425                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          258                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          258                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           17                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          683                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           683                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          683                       # number of overall misses
system.cpu3.dcache.overall_misses::total          683                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.110677                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110677                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.075860                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075860                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.320755                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.320755                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.094324                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.094324                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.094324                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.094324                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          308                       # number of writebacks
system.cpu3.dcache.writebacks::total              308                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              981                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              60089                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              981                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            61.252803                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            42519                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           42519                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        19788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          19788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        19788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           19788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        19788                       # number of overall hits
system.cpu3.icache.overall_hits::total          19788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          981                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          981                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          981                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           981                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          981                       # number of overall misses
system.cpu3.icache.overall_misses::total          981                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        20769                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        20769                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        20769                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        20769                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047234                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047234                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          981                       # number of writebacks
system.cpu3.icache.writebacks::total              981                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1613824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        203                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1047                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1047                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26245                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26245                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4602                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1618970                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25284                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25284                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               227556                       # Number of tag accesses
system.iocache.tags.data_accesses              227556                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           68                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               68                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25216                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           68                       # number of demand (read+write) misses
system.iocache.demand_misses::total                68                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           68                       # number of overall misses
system.iocache.overall_misses::total               68                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           68                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             68                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25216                       # number of writebacks
system.iocache.writebacks::total                25216                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         18607                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         9583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1651                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1641                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 623                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               7364                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                422                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               422                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4026                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2717                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1711                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              156                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             57                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             213                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2500                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2500                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3178                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3563                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         2510                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         8385                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        17869                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  29452                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        28032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        13904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       349248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       634328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1025512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            91206                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            110706                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.029971                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.171091                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  107399     97.01%     97.01% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    3296      2.98%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      11      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              110706                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        170027                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        84574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        18027                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            3054                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         3042                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 356                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              66933                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                607                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               607                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        27516                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        32834                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             6343                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              289                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            189                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             478                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             18416                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            18416                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          46050                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         20527                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       122143                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       112656                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2791                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1971                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 239561                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      4932736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      4193510                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       115840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        61932                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 9304018                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            65102                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            235642                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.164071                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.370524                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  196996     83.60%     83.60% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   38630     16.39%     99.99% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      16      0.01%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              235642                       # Request fanout histogram
system.l2cache0.tags.replacements                1007                       # number of replacements
system.l2cache0.tags.tagsinuse           63367.207534                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 13731                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1007                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               13.635551                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 41577.899208                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  7637.213896                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data 10285.614305                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst         1255                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1179.731619                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   400.513433                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    12.252684                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1017.982390                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.634428                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.116535                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.156946                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.019150                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.018001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000015                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.006111                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000187                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.015533                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.966907                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        62790                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        22689                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        40060                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.958099                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              147223                       # Number of tag accesses
system.l2cache0.tags.data_accesses             147223                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4026                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4026                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2717                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2717                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         2152                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2163                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          250                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         2917                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3167                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           89                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         2539                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2628                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          250                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data          100                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         2917                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         4691                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               7958                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          250                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data          100                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         2917                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         4691                       # number of overall hits
system.l2cache0.overall_hits::total              7958                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           20                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          133                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          153                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           13                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           42                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           55                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          336                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           337                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           11                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           11                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           38                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          882                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total          920                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data           39                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1218                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1268                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data           39                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1218                       # number of overall misses
system.l2cache0.overall_misses::total            1268                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4026                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4026                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2717                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2717                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          133                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          153                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2488                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2500                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          250                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2928                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3178                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3421                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3548                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          250                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          139                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2928                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5909                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           9226                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          250                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          139                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2928                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5909                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          9226                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.083333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.135048                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.134800                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003757                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.003461                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.299213                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.257819                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.259301                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.280576                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.003757                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.206126                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.137438                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.280576                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.003757                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.206126                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.137438                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            931                       # number of writebacks
system.l2cache0.writebacks::total                 931                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                6710                       # number of replacements
system.l2cache1.tags.tagsinuse           54741.811786                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 62909                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                6710                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                9.375410                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 31482.828972                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  7608.396082                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  9011.108799                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  2011.552545                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  2468.887856                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   762.060537                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   595.231242                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   801.745753                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.480390                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.116095                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.137499                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.030694                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.037672                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.011628                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.009083                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.012234                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.835294                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        61097                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          424                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         5328                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         7722                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        18245                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        29378                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.932266                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1249595                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1249595                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        27516                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        27516                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        32834                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        32834                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         4172                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           59                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            4231                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        43349                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          981                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        44330                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data        18595                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          374                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        18969                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        43349                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        22767                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          981                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          433                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              67530                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        43349                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        22767                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          981                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          433                       # number of overall hits
system.l2cache1.overall_hits::total             67530                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          192                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          204                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          161                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          167                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data        13993                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          137                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         14130                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         1720                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1720                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         1280                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data           12                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         1292                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         1720                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data        15273                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          149                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            17142                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         1720                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data        15273                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          149                       # number of overall misses
system.l2cache1.overall_misses::total           17142                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        27516                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        27516                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        32834                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        32834                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          195                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          207                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data        18165                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        18361                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        45069                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        46050                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        19875                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        20261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        45069                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        38040                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          981                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          582                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          84672                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        45069                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        38040                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          981                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          582                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         84672                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.984615                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.985507                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.987730                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.988166                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.770328                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.698980                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.769566                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.038164                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.037351                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.064403                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.031088                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.063768                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.038164                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.401498                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.256014                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.202452                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.038164                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.401498                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.256014                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.202452                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           4568                       # number of writebacks
system.l2cache1.writebacks::total                4568                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                979                       # Transaction distribution
system.membus0.trans_dist::ReadResp              3731                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1029                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1029                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        26473                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             745                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             233                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           191                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            397                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            12473                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           12470                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         2752                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        25216                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        25216                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          551                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         3402                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2090                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         6043                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        29113                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1926                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        31039                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        58928                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        16924                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        75852                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                112934                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port        19584                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       119616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2536                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       141736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       911104                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         2066                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       913170                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1256448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       361728                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1618176                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2673082                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           24138                       # Total snoops (count)
system.membus0.snoop_fanout::samples            93580                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.244507                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.429797                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  70699     75.55%     75.55% # Request fanout histogram
system.membus0.snoop_fanout::3                  22881     24.45%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              93580                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                356                       # Transaction distribution
system.membus1.trans_dist::ReadResp              4281                       # Transaction distribution
system.membus1.trans_dist::WriteReq               607                       # Transaction distribution
system.membus1.trans_dist::WriteResp              607                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        10855                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            1395                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             566                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           210                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            671                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            19932                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           19877                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3925                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        11423                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        31644                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        43067                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        20215                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        20215                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 63282                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       469696                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       913682                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1383378                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       836736                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       836736                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                2220114                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           44760                       # Total snoops (count)
system.membus1.snoop_fanout::samples            83285                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.536303                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.498683                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  38619     46.37%     46.37% # Request fanout histogram
system.membus1.snoop_fanout::2                  44666     53.63%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              83285                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         7067                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.216980                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          135                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         7067                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.019103                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.943354                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.582269                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.041432                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.975697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.674229                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.746460                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.098892                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.002589                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.060981                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.042139                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.951061                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       114200                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       114200                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6277                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6277                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           25                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::tsunami.ide           25                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           25                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::tsunami.ide           25                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           25                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          145                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          151                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           16                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          306                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          306                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           19                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          848                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total          913                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         5568                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         5568                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           19                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1154                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1219                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           19                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1154                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           43                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1219                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6277                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6277                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          151                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          306                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          306                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          848                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           68                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total          938                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         5568                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         5568                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           19                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1154                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1244                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           19                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1154                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1244                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.632353                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.973348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.632353                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.979904                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.632353                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.979904                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6282                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6282                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         1955                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.663777                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          263                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         1955                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.134527                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.202200                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     6.365828                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     4.221508                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.874241                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.137638                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.397864                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.263844                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.054640                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.853986                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       139188                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       139188                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          334                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          334                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           36                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           42                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          120                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          123                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data        12157                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        12157                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         1239                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data          507                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         1753                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         1239                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        12664                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        13910                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         1239                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        12664                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        13910                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          334                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          334                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           42                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          123                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data        12157                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        12157                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         1239                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data          507                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         1753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         1239                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        12664                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        13910                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         1239                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        12664                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        13910                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          329                       # number of writebacks
system.numa_caches_downward1.writebacks::total          329                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         1951                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.858700                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          237                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         1951                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.121476                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.511187                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     6.522234                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     4.025759                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.799520                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.156949                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.407640                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.251610                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.049970                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.866169                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       139143                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       139143                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          329                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          329                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           36                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           42                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          120                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          123                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        12157                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        12157                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         1239                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data          507                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         1753                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         1239                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        12664                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        13910                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         1239                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        12664                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        13910                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          329                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          329                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           42                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          123                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        12157                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        12157                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         1239                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data          507                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         1753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         1239                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        12664                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        13910                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         1239                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        12664                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        13910                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          326                       # number of writebacks
system.numa_caches_upward0.writebacks::total          326                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         7077                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.137520                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           91                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         7077                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.012859                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.997620                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.484812                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.014705                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.966155                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.674229                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.749851                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.092801                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000919                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.060385                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.042139                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.946095                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       119213                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       119213                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6282                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6282                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          145                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          151                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           16                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          306                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         5568                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         5874                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           19                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          848                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total          913                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           19                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1154                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         5611                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6787                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           19                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1154                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         5611                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6787                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6282                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6282                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          151                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          306                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         5568                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         5874                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          848                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total          913                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           19                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1154                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         5611                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6787                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           19                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1154                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         5611                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6787                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6287                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6287                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               27913                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              16287                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               44200                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              15548                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          15548                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3703589                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             142476                       # Number of instructions committed
system.switch_cpus0.committedOps               142476                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       136849                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              13032                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         9450                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              136849                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       174062                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       106026                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                44410                       # number of memory refs
system.switch_cpus0.num_load_insts              28121                       # Number of load instructions
system.switch_cpus0.num_store_insts             16289                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3543194.724302                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      160394.275698                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.043308                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.956692                       # Percentage of idle cycles
system.switch_cpus0.Branches                    24351                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          643      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            90918     63.81%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             111      0.08%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           30445     21.37%     85.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          16291     11.43%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4068      2.86%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            142476                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              107948                       # DTB read hits
system.switch_cpus1.dtb.read_misses               132                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           79485                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              73940                       # DTB write hits
system.switch_cpus1.dtb.write_misses               22                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          47201                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              181888                       # DTB hits
system.switch_cpus1.dtb.data_misses               154                       # DTB misses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          126686                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             367885                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         368009                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1463277                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             503104                       # Number of instructions committed
system.switch_cpus1.committedOps               503104                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       487945                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           475                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              13657                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        54547                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              487945                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  475                       # number of float instructions
system.switch_cpus1.num_int_register_reads       666105                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       352796                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               182242                       # number of memory refs
system.switch_cpus1.num_load_insts             108221                       # Number of load instructions
system.switch_cpus1.num_store_insts             74021                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1239366.406154                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      223910.593846                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.153020                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.846980                       # Percentage of idle cycles
system.switch_cpus1.Branches                    72112                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9655      1.92%      1.92% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           305707     60.74%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             174      0.03%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          109257     21.71%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          74304     14.76%     99.18% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4123      0.82%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            503269                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              420571                       # DTB read hits
system.switch_cpus2.dtb.read_misses               871                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          135991                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             350646                       # DTB write hits
system.switch_cpus2.dtb.write_misses              343                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          87476                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              771217                       # DTB hits
system.switch_cpus2.dtb.data_misses              1214                       # DTB misses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          223467                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1046443                       # ITB hits
system.switch_cpus2.itb.fetch_misses              542                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1046985                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3703732                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2563481                       # Number of instructions committed
system.switch_cpus2.committedOps              2563481                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2333835                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        175110                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              80465                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       212122                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2333835                       # number of integer instructions
system.switch_cpus2.num_fp_insts               175110                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3453945                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1688939                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       117673                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       116171                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               774935                       # number of memory refs
system.switch_cpus2.num_load_insts             423342                       # Number of load instructions
system.switch_cpus2.num_store_insts            351593                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      815740.957064                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2887991.042936                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.779752                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.220248                       # Percentage of idle cycles
system.switch_cpus2.Branches                   310075                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       124688      4.86%      4.86% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1506882     58.75%     63.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4619      0.18%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57917      2.26%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            169      0.01%     66.06% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.31%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11161      0.44%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          435403     16.98%     84.80% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         352240     13.73%     98.54% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         37536      1.46%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2564719                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3882                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3461                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7343                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1021                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1021                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1876806                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              20766                       # Number of instructions committed
system.switch_cpus3.committedOps                20766                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20110                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                906                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2058                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20110                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        27669                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14122                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7375                       # number of memory refs
system.switch_cpus3.num_load_insts               3902                       # Number of load instructions
system.switch_cpus3.num_store_insts              3473                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1864960.534398                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      11845.465602                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006312                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993688                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3204                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          216      1.04%      1.04% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            12645     60.88%     61.92% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              43      0.21%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4005     19.28%     81.47% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3478     16.75%     98.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           371      1.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             20769                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             356                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           3022                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            607                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           607                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6611                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         1235                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          206                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          157                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          338                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         18034                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        18031                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         2666                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        20231                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        20231                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        31639                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        31639                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              51870                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       836416                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       836416                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       913362                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       913362                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1749778                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        59876                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         88397                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.662070                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.473007                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               29872     33.79%     33.79% # Request fanout histogram
system.system_bus.snoop_fanout::2               58525     66.21%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           88397                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 22.932608                       # Number of seconds simulated
sim_ticks                                22932607776500                       # Number of ticks simulated
final_tick                               25196217166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 771347                       # Simulator instruction rate (inst/s)
host_op_rate                                   771347                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104749296                       # Simulator tick rate (ticks/s)
host_mem_usage                                 800172                       # Number of bytes of host memory used
host_seconds                                218928.51                       # Real time elapsed on the host
sim_insts                                168869748490                       # Number of instructions simulated
sim_ops                                  168869748490                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      4633088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data      4454976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      3346560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      3851904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      4477760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      3667840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      4329728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      3882112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          32648000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      4633088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      3346560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      4477760                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      4329728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     16787136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     11260928                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       11260928                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        72392                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        69609                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst        52290                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        60186                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        69965                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        57310                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        67652                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        60658                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             510125                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       175952                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            175952                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       202031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       194264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       145930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       167966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       195257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data       159940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       188802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       169283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              1423650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       202031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       145930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       195257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       188802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          732020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         491044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              491044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         491044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       202031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       194264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       145930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       167966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       195257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data       159940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       188802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       169283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             1914694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst       369536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    184971584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       215488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    197827648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       214592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    167299904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst       255168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    184052864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     31710592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         766917376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst       369536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       215488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       214592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst       255168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      1054784                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    272901696                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      272901696                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         5774                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      2890181                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         3367                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      3091057                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         3353                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      2614061                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         3987                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      2875826                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       495478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           11983084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      4264089                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           4264089                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        16114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      8065877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst         9397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      8626479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst         9358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data      7295285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        11127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      8025815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        1382773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             33442223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        16114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst         9397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst         9358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        11127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           45995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       11900160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            11900160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       11900160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        16114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      8065877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst         9397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      8626479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst         9358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data      7295285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        11127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      8025815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       1382773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            45342382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    2243                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   4408598                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  102734     23.30%     23.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.00%     23.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  23483      5.33%     28.63% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    203      0.05%     28.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 314552     71.33%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              440992                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   102734     44.86%     44.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.01%     44.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   23483     10.25%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     203      0.09%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  102567     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               229007                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            22910708145000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1150667000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               26214000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            19817654000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        22931704180000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.326073                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.519300                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        41     20.20%     20.20% # number of syscalls executed
system.cpu0.kern.syscall::3                       113     55.67%     75.86% # number of syscalls executed
system.cpu0.kern.syscall::4                        49     24.14%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   203                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  143      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  469      0.10%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpipl               392270     83.28%     83.41% # number of callpals executed
system.cpu0.kern.callpal::rdps                  47667     10.12%     93.53% # number of callpals executed
system.cpu0.kern.callpal::rti                   25016      5.31%     98.84% # number of callpals executed
system.cpu0.kern.callpal::callsys                 575      0.12%     98.96% # number of callpals executed
system.cpu0.kern.callpal::rdunique               4886      1.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                471026                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            25482                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              22829                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              22828                      
system.cpu0.kern.mode_good::user                22829                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.895848                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.945064                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1966928596500      8.58%      8.58% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        20966650905000     91.42%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     469                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         38461535                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.857868                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         8909191583                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         38462047                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           231.635918                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   509.857868                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995816                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995816                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      17933695897                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     17933695897                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   7751260388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     7751260388                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data   1157538101                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1157538101                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       115262                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       115262                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       175016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       175016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   8908798489                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      8908798489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   8908798489                       # number of overall hits
system.cpu0.dcache.overall_hits::total     8908798489                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     33312771                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33312771                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      5132856                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5132856                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        68744                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        68744                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         8758                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8758                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     38445627                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      38445627                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     38445627                       # number of overall misses
system.cpu0.dcache.overall_misses::total     38445627                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   7784573159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   7784573159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data   1162670957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1162670957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       184006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       184006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       183774                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       183774                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   8947244116                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   8947244116                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   8947244116                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   8947244116                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004279                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004279                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004415                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.373597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.373597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.047656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004297                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004297                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004297                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004297                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     12796421                       # number of writebacks
system.cpu0.dcache.writebacks::total         12796421                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         83758122                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        41911028577                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         83758634                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           500.378607                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      84073040694                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     84073040694                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  41910883164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    41910883164                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  41910883164                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     41910883164                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  41910883164                       # number of overall hits
system.cpu0.icache.overall_hits::total    41910883164                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     83758122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     83758122                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     83758122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      83758122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     83758122                       # number of overall misses
system.cpu0.icache.overall_misses::total     83758122                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  41994641286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  41994641286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  41994641286                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  41994641286                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  41994641286                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  41994641286                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001994                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001994                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001994                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001994                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001994                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001994                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     83758122                       # number of writebacks
system.cpu0.icache.writebacks::total         83758122                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2165                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   4302148                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  100883     25.86%     25.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  23483      6.02%     31.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    138      0.04%     31.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 265649     68.09%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              390153                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   100883     44.78%     44.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   23483     10.42%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     138      0.06%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  100772     44.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               225276                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            22917566606000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1150667000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               18574000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            13881172000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        22932617019000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.379343                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.577404                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                        39     20.42%     20.42% # number of syscalls executed
system.cpu1.kern.syscall::3                       110     57.59%     78.01% # number of syscalls executed
system.cpu1.kern.syscall::4                        42     21.99%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   191                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  108      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  289      0.07%      0.09% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpipl               342036     81.61%     81.70% # number of callpals executed
system.cpu1.kern.callpal::rdps                  47558     11.35%     93.05% # number of callpals executed
system.cpu1.kern.callpal::rti                   24496      5.84%     98.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                 398      0.09%     98.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     98.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique               4246      1.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                419133                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            22654                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              22421                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2130                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              22478                      
system.cpu1.kern.mode_good::user                22421                      
system.cpu1.kern.mode_good::idle                   57                      
system.cpu1.kern.mode_switch_good::kernel     0.992231                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.026761                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.952357                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       22346593000      0.10%      0.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        21006751967000     91.60%     91.70% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1903999529000      8.30%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     289                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         33343079                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.136366                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         8930117020                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33343591                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           267.821094                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   509.136366                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.994407                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994407                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      17960339349                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     17960339349                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   7766437731                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     7766437731                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data   1163471596                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total    1163471596                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        77513                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        77513                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        99090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        99090                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   8929909327                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      8929909327                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   8929909327                       # number of overall hits
system.cpu1.dcache.overall_hits::total     8929909327                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     29501488                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29501488                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      3860726                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3860726                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        28042                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        28042                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         6272                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6272                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     33362214                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      33362214                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     33362214                       # number of overall misses
system.cpu1.dcache.overall_misses::total     33362214                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   7795939219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   7795939219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data   1167332322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total   1167332322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       105555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       105555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       105362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       105362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   8963271541                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   8963271541                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   8963271541                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   8963271541                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003784                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.003307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003307                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.265662                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.265662                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.059528                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.059528                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003722                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003722                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003722                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003722                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      9101900                       # number of writebacks
system.cpu1.dcache.writebacks::total          9101900                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements         83209115                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        41978563369                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         83209627                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           504.491666                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      84206589641                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     84206589641                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  41978481148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    41978481148                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  41978481148                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     41978481148                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  41978481148                       # number of overall hits
system.cpu1.icache.overall_hits::total    41978481148                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst     83209115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     83209115                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst     83209115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      83209115                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst     83209115                       # number of overall misses
system.cpu1.icache.overall_misses::total     83209115                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  42061690263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  42061690263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  42061690263                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  42061690263                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  42061690263                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  42061690263                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001978                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001978                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001978                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001978                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001978                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001978                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks     83209115                       # number of writebacks
system.cpu1.icache.writebacks::total         83209115                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2556                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   4600399                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  103864     25.77%     25.77% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    268      0.07%     25.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  23483      5.83%     31.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    210      0.05%     31.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 275167     68.28%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              402992                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   103825     44.85%     44.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     268      0.12%     44.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   23483     10.14%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     210      0.09%     55.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  103730     44.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               231516                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            22914978086000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               19162000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1150667000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               23687500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            15532205000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        22931703807500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999625                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.376971                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.574493                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        50     18.59%     18.59% # number of syscalls executed
system.cpu2.kern.syscall::3                       169     62.83%     81.41% # number of syscalls executed
system.cpu2.kern.syscall::4                        20      7.43%     88.85% # number of syscalls executed
system.cpu2.kern.syscall::17                        8      2.97%     91.82% # number of syscalls executed
system.cpu2.kern.syscall::71                       17      6.32%     98.14% # number of syscalls executed
system.cpu2.kern.syscall::74                        5      1.86%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   269                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  196      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  537      0.12%      0.17% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.17% # number of callpals executed
system.cpu2.kern.callpal::swpipl               353661     81.64%     81.81% # number of callpals executed
system.cpu2.kern.callpal::rdps                  47745     11.02%     92.84% # number of callpals executed
system.cpu2.kern.callpal::rti                   25405      5.86%     98.70% # number of callpals executed
system.cpu2.kern.callpal::callsys                 561      0.13%     98.83% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     98.83% # number of callpals executed
system.cpu2.kern.callpal::rdunique               5067      1.17%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                433174                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            25942                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              23449                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              23449                      
system.cpu2.kern.mode_good::user                23449                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.903901                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.949525                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      1662414233000      7.25%      7.25% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        21269289574500     92.75%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     537                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         37877902                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.205237                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         9024068722                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         37878414                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           238.237766                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.205237                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996495                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996495                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      18161858229                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     18161858229                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   7871163867                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     7871163867                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1152655994                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1152655994                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        91616                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        91616                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       116287                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       116287                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   9023819861                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      9023819861                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   9023819861                       # number of overall hits
system.cpu2.dcache.overall_hits::total     9023819861                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     33010441                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     33010441                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      4890209                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4890209                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        33869                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        33869                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         9031                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9031                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     37900650                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      37900650                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     37900650                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37900650                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   7904174308                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   7904174308                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1157546203                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1157546203                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       125485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       125485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       125318                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       125318                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   9061720511                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   9061720511                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   9061720511                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   9061720511                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004176                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004176                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004225                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.269905                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.269905                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.072065                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.072065                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004183                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004183                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004183                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004183                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     11690583                       # number of writebacks
system.cpu2.dcache.writebacks::total         11690583                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         80203124                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        42512339296                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         80203636                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           530.055013                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      85265183324                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     85265183324                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  42512286976                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    42512286976                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  42512286976                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     42512286976                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  42512286976                       # number of overall hits
system.cpu2.icache.overall_hits::total    42512286976                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     80203124                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     80203124                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     80203124                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      80203124                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     80203124                       # number of overall misses
system.cpu2.icache.overall_misses::total     80203124                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  42592490100                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  42592490100                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  42592490100                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  42592490100                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  42592490100                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  42592490100                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001883                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001883                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001883                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001883                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001883                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001883                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     80203124                       # number of writebacks
system.cpu2.icache.writebacks::total         80203124                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2195                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   4408852                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  104459     26.26%     26.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  23483      5.90%     32.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    194      0.05%     32.21% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 269663     67.79%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              397799                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   104420     44.93%     44.93% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   23483     10.10%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     194      0.08%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  104333     44.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               232430                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            22916920976000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1150667000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               20937000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            14524538000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        22932617118000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999627                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.386901                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.584290                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                        46     17.29%     17.29% # number of syscalls executed
system.cpu3.kern.syscall::3                       154     57.89%     75.19% # number of syscalls executed
system.cpu3.kern.syscall::4                        52     19.55%     94.74% # number of syscalls executed
system.cpu3.kern.syscall::17                        6      2.26%     96.99% # number of syscalls executed
system.cpu3.kern.syscall::71                        8      3.01%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   266                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  237      0.06%      0.06% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  499      0.12%      0.17% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl               348896     81.48%     81.65% # number of callpals executed
system.cpu3.kern.callpal::rdps                  47760     11.15%     92.81% # number of callpals executed
system.cpu3.kern.callpal::rti                   25252      5.90%     98.71% # number of callpals executed
system.cpu3.kern.callpal::callsys                 608      0.14%     98.85% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     98.85% # number of callpals executed
system.cpu3.kern.callpal::rdunique               4934      1.15%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                428188                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            25750                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              23152                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              23151                      
system.cpu3.kern.mode_good::user                23152                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.899068                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.946853                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1905454742500      8.31%      8.31% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        21028168795000     91.69%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     499                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         36749206                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          509.562969                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         8939731292                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         36749718                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           243.259861                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   509.562969                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.995240                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995240                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      17989805255                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     17989805255                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   7779373774                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     7779373774                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data   1160124791                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total    1160124791                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        89558                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        89558                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       112831                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       112831                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   8939498565                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      8939498565                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   8939498565                       # number of overall hits
system.cpu3.dcache.overall_hits::total     8939498565                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     32036481                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     32036481                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      4735185                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4735185                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        30365                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        30365                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         6863                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6863                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     36771666                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36771666                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     36771666                       # number of overall misses
system.cpu3.dcache.overall_misses::total     36771666                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   7811410255                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   7811410255                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data   1164859976                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total   1164859976                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       119923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       119923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       119694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       119694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   8976270231                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   8976270231                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   8976270231                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   8976270231                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004101                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004101                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004065                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004065                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.253204                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.253204                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.057338                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.057338                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004097                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004097                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004097                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004097                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     11099970                       # number of writebacks
system.cpu3.dcache.writebacks::total         11099970                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements         82958842                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        42028113950                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         82959354                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           506.610912                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      84305084816                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     84305084816                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  42028104145                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    42028104145                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  42028104145                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     42028104145                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  42028104145                       # number of overall hits
system.cpu3.icache.overall_hits::total    42028104145                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst     82958842                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     82958842                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst     82958842                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      82958842                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst     82958842                       # number of overall misses
system.cpu3.icache.overall_misses::total     82958842                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  42111062987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  42111062987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  42111062987                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  42111062987                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  42111062987                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  42111062987                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001970                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001970                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001970                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001970                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001970                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001970                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks     82958842                       # number of writebacks
system.cpu3.icache.writebacks::total         82958842                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                3893                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 31940608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       3905                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 4162                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4162                       # Transaction distribution
system.iobus.trans_dist::WriteReq              599314                       # Transaction distribution
system.iobus.trans_dist::WriteResp             599314                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       192248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        12864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       206692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1000260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1000260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1206952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       768992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         7236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       777354                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     31952656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     31952656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 32730010                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               500130                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               500146                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              4501170                       # Number of tag accesses
system.iocache.tags.data_accesses             4501170                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         1058                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1058                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       499072                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       499072                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         1058                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1058                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         1058                       # number of overall misses
system.iocache.overall_misses::total             1058                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         1058                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1058                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       499072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       499072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         1058                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1058                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         1058                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1058                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          499072                       # number of writebacks
system.iocache.writebacks::total               499072                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     477658745                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    238845661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     34297477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         9483528                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      9476885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         6643                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 405                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          229878687                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              48564                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             48564                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     21898321                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean    136017554                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         46590693                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            58089                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          15030                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           73119                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           8935493                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          8935493                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq      166967237                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      62911045                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    235376419                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    113711028                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    234575609                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     98715238                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              682378294                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side   9703571008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   3281377540                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side   9687455616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   2718675804                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             25391079968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         35307809                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         512976602                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.152221                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.359273                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               434897608     84.78%     84.78% # Request fanout histogram
system.l2bus0.snoop_fanout::1                78071993     15.22%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    6989      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                      12      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           512976602                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     475703484                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    237865217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     35108747                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          456141                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       430571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        25570                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                2699                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp          228275821                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              51678                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             51678                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     22790553                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean    131561266                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         48341495                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            35390                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          15894                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           51284                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           9590004                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          9590004                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq      163161966                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      65111156                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    224994209                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    112075693                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    232890989                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    108669997                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              678630888                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side   9266629440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   3174998618                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side   9595657408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   3064866000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             25102151466                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         20760262                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         496494714                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.142447                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.349658                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               425796410     85.76%     85.76% # Request fanout histogram
system.l2bus1.snoop_fanout::1                70672354     14.23%     99.99% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   25950      0.01%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           496494714                       # Request fanout histogram
system.l2cache0.tags.replacements             6405583                       # number of replacements
system.l2cache0.tags.tagsinuse           65320.779915                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             431465858                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             6470896                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               66.677916                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  8797.629208                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    84.816908                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    89.214426                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    62.714664                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    16.673815                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  3677.091943                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 22100.835715                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst  1034.971989                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 29456.831247                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.134241                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.001294                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001361                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000957                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000254                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.056108                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.337232                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.015792                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.449476                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.996716                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        65313                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         2801                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        61960                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.996597                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          3562334079                       # Number of tag accesses
system.l2cache0.tags.data_accesses         3562334079                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     21898321                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     21898321                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks    136017554                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total    136017554                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          139                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          157                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            296                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           54                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           20                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           74                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      4563479                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      3370962                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         7934441                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst     83679956                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst     83153458                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total    166833414                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     30788239                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     26698751                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     57486990                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst     83679956                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     35351718                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst     83153458                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     30069713                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total          232254845                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst     83679956                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     35351718                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst     83153458                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     30069713                       # number of overall hits
system.l2cache0.overall_hits::total         232254845                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data        36720                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data        14440                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        51160                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         8037                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         5494                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        13531                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data       526794                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data       473633                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1000427                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        78166                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst        55657                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       133823                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      2578545                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data      2813622                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      5392167                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        78166                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data      3105339                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst        55657                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data      3287255                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          6526417                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        78166                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data      3105339                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst        55657                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data      3287255                       # number of overall misses
system.l2cache0.overall_misses::total         6526417                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     21898321                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     21898321                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks    136017554                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total    136017554                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data        36859                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data        14597                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        51456                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         8091                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         5514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        13605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      5090273                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      3844595                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      8934868                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst     83758122                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst     83209115                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total    166967237                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     33366784                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     29512373                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     62879157                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst     83758122                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     38457057                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst     83209115                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     33356968                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      238781262                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst     83758122                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     38457057                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst     83209115                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     33356968                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     238781262                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.996229                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.989244                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.994248                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.993326                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.996373                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.994561                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.103490                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.123195                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.111969                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.000933                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.000669                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.000801                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.077279                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.095337                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.085754                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.000933                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.080748                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.000669                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.098548                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.027332                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.000933                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.080748                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.000669                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.098548                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.027332                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        2015142                       # number of writebacks
system.l2cache0.writebacks::total             2015142                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             6087028                       # number of replacements
system.l2cache1.tags.tagsinuse           65325.336734                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             426653988                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             6152218                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               69.349621                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle        14377177437000                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  8304.387330                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst   131.829026                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data    43.323512                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst    16.770437                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     6.745038                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  2374.662271                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 24666.763552                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst  2562.083676                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data 27218.771892                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.126715                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.002012                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000661                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000256                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000103                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.036234                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.376385                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.039094                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.415325                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.996786                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        65190                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3729                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        60932                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.994720                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          3540477763                       # Number of tag accesses
system.l2cache1.tags.data_accesses         3540477763                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     22790553                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     22790553                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks    131561266                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total    131561266                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          174                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data          291                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            465                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           66                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data           60                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          126                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data      4431970                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data      4194119                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         8626089                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst     80129798                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst     82887203                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total    163017001                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     30545022                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     29421596                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     59966618                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst     80129798                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     34976992                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst     82887203                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     33615715                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total          231609708                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst     80129798                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     34976992                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst     82887203                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     33615715                       # number of overall hits
system.l2cache1.overall_hits::total         231609708                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data        16647                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data        14118                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        30765                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         7605                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         5384                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        12989                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data       438576                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data       524100                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        962676                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst        73326                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst        71639                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       144965                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      2487375                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data      2636499                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      5123874                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst        73326                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data      2925951                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst        71639                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data      3160599                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          6231515                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst        73326                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data      2925951                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst        71639                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data      3160599                       # number of overall misses
system.l2cache1.overall_misses::total         6231515                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     22790553                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     22790553                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks    131561266                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total    131561266                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data        16821                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data        14409                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        31230                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         7671                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         5444                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        13115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data      4870546                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data      4718219                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      9588765                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst     80203124                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst     82958842                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total    163161966                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     33032397                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     32058095                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     65090492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst     80203124                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     37902943                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst     82958842                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     36776314                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      237841223                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst     80203124                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     37902943                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst     82958842                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     36776314                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     237841223                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.989656                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.979804                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.985110                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.991396                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.988979                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.990393                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.090047                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.111080                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.100396                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.000914                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.000864                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.000888                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.075301                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.082241                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.078719                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.000914                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.077196                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.000864                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.085941                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.026200                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.000914                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.077196                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.000864                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.085941                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.026200                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        1926223                       # number of writebacks
system.l2cache1.writebacks::total             1926223                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               3104                       # Transaction distribution
system.membus0.trans_dist::ReadResp           5782491                       # Transaction distribution
system.membus0.trans_dist::WriteReq            100242                       # Transaction distribution
system.membus0.trans_dist::WriteResp           100242                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      2601785                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         4482284                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           80692                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         25037                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          94391                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1045415                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1044222                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      5779387                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       499072                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       499072                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       851453                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     18691644                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        97938                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     19641035                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       887525                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       108754                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       996279                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2703                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1497419                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1500122                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              22137436                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     23321984                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    522698048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       382368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    546402400                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     25196864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       394986                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     25591850                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     31949952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     32008320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              604002570                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        27640441                       # Total snoops (count)
system.membus0.snoop_fanout::samples         41916871                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.648927                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.477306                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               14715862     35.11%     35.11% # Request fanout histogram
system.membus0.snoop_fanout::3               27201009     64.89%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           41916871                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               2699                       # Transaction distribution
system.membus1.trans_dist::ReadResp          10587546                       # Transaction distribution
system.membus1.trans_dist::WriteReq             51678                       # Transaction distribution
system.membus1.trans_dist::WriteResp            51678                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      4351907                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         6980661                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           79918                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         20717                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          92131                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          2370708                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         2369266                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     10584847                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     17204780                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1042898                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     18247678                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     19296078                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     19296078                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              37543756                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    495901184                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     25620586                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    521521770                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    586458496                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    586458496                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1107980266                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1267752                       # Total snoops (count)
system.membus1.snoop_fanout::samples         27074189                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.045578                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.208569                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               25840195     95.44%     95.44% # Request fanout histogram
system.membus1.snoop_fanout::2                1233994      4.56%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           27074189                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      7719608                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.957792                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        22206                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      7719624                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002877                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     3.987815                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.003250                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     5.463599                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.001654                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     6.501441                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000033                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.249238                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000203                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.341475                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000103                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.406340                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.997362                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    115980275                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    115980275                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      2425833                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      2425833                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data           14                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data           39                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           24                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           63                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data           53                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data           28                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           81                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data           53                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data           28                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           81                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data        17136                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data        11669                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        28805                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         2367                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         2073                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         4440                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       482579                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       440911                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       923490                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         5774                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      2532729                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst         3367                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      2773467                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide          727                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      5316064                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       498240                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       498240                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         5774                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data      3015308                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst         3367                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      3214378                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide          727                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      6239554                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         5774                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data      3015308                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst         3367                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      3214378                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide          727                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      6239554                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      2425833                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      2425833                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data        17136                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data        11669                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        28805                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         2367                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         2073                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         4440                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       482593                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       440915                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       923508                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         5774                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      2532768                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst         3367                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      2773491                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide          727                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      5316127                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       498240                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       498240                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         5774                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data      3015361                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst         3367                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      3214406                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide          727                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      6239635                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         5774                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data      3015361                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst         3367                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      3214406                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide          727                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      6239635                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999971                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.999991                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999981                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999985                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999991                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999988                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999982                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999991                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999987                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999982                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999991                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999987                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      2425749                       # number of writebacks
system.numa_caches_downward0.writebacks::total      2425749                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       298704                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.712520                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        11869                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       298720                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.039733                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     9.504029                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.639258                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     2.057529                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.585020                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     1.926685                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.594002                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.039954                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.128596                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.036564                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.120418                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.919533                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      5228115                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      5228115                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        87818                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        87818                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data           10                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           16                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data           44                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data           55                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total           99                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data           50                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data           65                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          115                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data           50                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data           65                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          115                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data         5707                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data         5648                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        11355                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         5054                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         3295                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         8349                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data        25342                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data        28468                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        53810                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst        69965                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        58572                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst        67652                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data        56218                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       252407                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst        69965                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        83914                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst        67652                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data        84686                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       306217                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst        69965                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        83914                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst        67652                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data        84686                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       306217                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        87818                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        87818                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data         5707                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data         5648                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        11355                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         5054                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         3295                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         8349                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data        25348                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data        28478                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        53826                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst        69965                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        58616                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst        67652                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data        56273                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       252506                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst        69965                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        83964                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst        67652                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data        84751                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       306332                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst        69965                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        83964                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst        67652                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data        84751                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       306332                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.999763                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.999649                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999703                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999249                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999023                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999608                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999405                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.999233                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999625                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999405                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.999233                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999625                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        87677                       # number of writebacks
system.numa_caches_downward1.writebacks::total        87677                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       298767                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.502494                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        11836                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       298783                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.039614                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     9.007295                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     0.781674                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     2.084646                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.718082                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.910796                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.562956                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.048855                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.130290                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.044880                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.119425                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.906406                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      5225839                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      5225839                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        87677                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        87677                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           19                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data           29                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data           39                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total           68                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data           35                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data           52                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total           87                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data           35                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data           52                       # number of overall hits
system.numa_caches_upward0.overall_hits::total           87                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data         5707                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data         5648                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        11355                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         5054                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         3295                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         8349                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        25336                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data        28455                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        53791                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst        69965                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        58543                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst        67652                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data        56179                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       252339                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst        69965                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        83879                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst        67652                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data        84634                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       306130                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst        69965                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        83879                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst        67652                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data        84634                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       306130                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        87677                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        87677                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data         5707                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data         5648                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        11355                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         5054                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         3295                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         8349                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        25342                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data        28468                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        53810                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst        69965                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        58572                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst        67652                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data        56218                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       252407                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst        69965                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        83914                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst        67652                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data        84686                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       306217                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst        69965                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        83914                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst        67652                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data        84686                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       306217                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.999763                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.999543                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999647                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999505                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999306                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999731                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999583                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999386                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999716                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999583                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999386                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999716                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        87571                       # number of writebacks
system.numa_caches_upward0.writebacks::total        87571                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      7719522                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.949080                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        22188                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      7719538                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002874                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     3.994023                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.003694                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     5.463305                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.001703                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     6.486315                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000041                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.249626                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000231                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.341457                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000106                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.405395                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.996818                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    116477023                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    116477023                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      2425749                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      2425749                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            5                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data           41                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data           15                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           56                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data           44                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data           20                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           64                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data           44                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data           20                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           64                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data        17136                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data        11669                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        28805                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         2367                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         2073                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         4440                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       482576                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data       440906                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       498240                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1421722                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         5774                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      2532688                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst         3367                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      2773452                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide          727                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      5316008                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         5774                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data      3015264                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst         3367                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      3214358                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       498967                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      6737730                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         5774                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data      3015264                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst         3367                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      3214358                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       498967                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      6737730                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      2425749                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      2425749                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data        17136                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data        11669                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        28805                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         2367                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         2073                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         4440                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       482579                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       440911                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       498240                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1421730                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         5774                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      2532729                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst         3367                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      2773467                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide          727                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      5316064                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         5774                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data      3015308                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst         3367                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      3214378                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       498967                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      6737794                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         5774                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data      3015308                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst         3367                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      3214378                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       498967                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      6737794                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999994                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.999989                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999994                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999984                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999989                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999985                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999994                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999991                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999985                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999994                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999991                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      2425684                       # number of writebacks
system.numa_caches_upward1.writebacks::total      2425684                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          7784363519                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2818346                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      7774735312                       # DTB read accesses
system.switch_cpus0.dtb.write_hits         1162878972                       # DTB write hits
system.switch_cpus0.dtb.write_misses           124891                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses     1155635164                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          8947242491                       # DTB hits
system.switch_cpus0.dtb.data_misses           2943237                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      8930370476                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        41939642781                       # ITB hits
system.switch_cpus0.itb.fetch_misses           970607                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    41940613388                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             45865217796                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        41991698027                       # Number of instructions committed
system.switch_cpus0.committedOps          41991698027                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses  40001135252                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       7404496                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           54867156                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    471451650                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts         40001135252                       # number of integer instructions
system.switch_cpus0.num_fp_insts              7404496                       # number of float instructions
system.switch_cpus0.num_int_register_reads  65691697157                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  38163738537                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       358994                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       358560                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           8950604905                       # number of memory refs
system.switch_cpus0.num_load_insts         7787575784                       # Number of load instructions
system.switch_cpus0.num_store_insts        1163029121                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3869606092.239673                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      41995611703.760330                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.915631                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.084369                       # Percentage of idle cycles
system.switch_cpus0.Branches                566553524                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass   1949145714      4.64%      4.64% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      30898188915     73.58%     78.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult       152895231      0.36%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        6992050      0.02%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             25      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          33285      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult           150      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          11195      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      7787924205     18.55%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite     1163079079      2.77%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      36371437      0.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       41994641286                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          7795634891                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2774714                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      7789176939                       # DTB read accesses
system.switch_cpus1.dtb.write_hits         1167461800                       # DTB write hits
system.switch_cpus1.dtb.write_misses           124206                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses     1162274070                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          8963096691                       # DTB hits
system.switch_cpus1.dtb.data_misses           2898920                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      8951451009                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        42019370766                       # ITB hits
system.switch_cpus1.itb.fetch_misses           960451                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    42020331217                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             45867044152                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        42058791320                       # Number of instructions committed
system.switch_cpus1.committedOps          42058791320                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses  40062253221                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses       6871979                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           56141922                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    469491486                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts         40062253221                       # number of integer instructions
system.switch_cpus1.num_fp_insts              6871979                       # number of float instructions
system.switch_cpus1.num_int_register_reads  65794091526                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  38221817619                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       325993                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       325448                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           8966430245                       # number of memory refs
system.switch_cpus1.num_load_insts         7798819620                       # Number of load instructions
system.switch_cpus1.num_store_insts        1167610625                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3802718609.437727                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      42064325542.562271                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.917093                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.082907                       # Percentage of idle cycles
system.switch_cpus1.Branches                566003593                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass   1955323644      4.65%      4.65% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      30945079613     73.57%     78.22% # Class of executed instruction
system.switch_cpus1.op_class::IntMult       152455710      0.36%     78.58% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        6499284      0.02%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             25      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          30567      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult           150      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          10282      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.60% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      7799011139     18.54%     97.14% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite     1167613066      2.78%     99.92% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      35666783      0.08%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       42061690263                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          7903879272                       # DTB read hits
system.switch_cpus2.dtb.read_misses           3005078                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      7896678874                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1157698626                       # DTB write hits
system.switch_cpus2.dtb.write_misses           136545                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1151811728                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          9061577898                       # DTB hits
system.switch_cpus2.dtb.data_misses           3141623                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      9048490602                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        42544573605                       # ITB hits
system.switch_cpus2.itb.fetch_misses          1001642                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    42545575247                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             45865218109                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        42589348443                       # Number of instructions committed
system.switch_cpus2.committedOps          42589348443                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses  40578173893                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       7177617                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           54391196                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    473701994                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts         40578173893                       # number of integer instructions
system.switch_cpus2.num_fp_insts              7177617                       # number of float instructions
system.switch_cpus2.num_int_register_reads  66685566663                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  38739940533                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       342972                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       342572                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           9065168032                       # number of memory refs
system.switch_cpus2.num_load_insts         7907307362                       # Number of load instructions
system.switch_cpus2.num_store_insts        1157860670                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      3271726531.080284                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      42593491577.919716                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.928667                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.071333                       # Percentage of idle cycles
system.switch_cpus2.Branches                568161134                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass   1970108341      4.63%      4.63% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      31354719513     73.62%     78.24% # Class of executed instruction
system.switch_cpus2.op_class::IntMult       157064384      0.37%     78.61% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        6779763      0.02%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             15      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          29772      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            74      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           9965      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      7907545654     18.57%     97.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1157867919      2.72%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      38364700      0.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       42592490100                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          7811114905                       # DTB read hits
system.switch_cpus3.dtb.read_misses           2883352                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      7803820336                       # DTB read accesses
system.switch_cpus3.dtb.write_hits         1165004155                       # DTB write hits
system.switch_cpus3.dtb.write_misses           130016                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses     1158999476                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          8976119060                       # DTB hits
system.switch_cpus3.dtb.data_misses           3013368                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      8962819812                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        42062330287                       # ITB hits
system.switch_cpus3.itb.fetch_misses           943623                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    42063273910                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             45867044380                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        42108049597                       # Number of instructions committed
system.switch_cpus3.committedOps          42108049597                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses  40112379548                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses       7211510                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           55857174                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    470237118                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts         40112379548                       # number of integer instructions
system.switch_cpus3.num_fp_insts              7211510                       # number of float instructions
system.switch_cpus3.num_int_register_reads  65882896628                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  38272430397                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       348840                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       348303                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           8979573316                       # number of memory refs
system.switch_cpus3.num_load_insts         7814413738                       # Number of load instructions
system.switch_cpus3.num_store_insts        1165159578                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3753360794.327623                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      42113683585.672379                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.918169                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.081831                       # Percentage of idle cycles
system.switch_cpus3.Branches                566296179                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass   1954574016      4.64%      4.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      30982062440     73.57%     78.21% # Class of executed instruction
system.switch_cpus3.op_class::IntMult       151009948      0.36%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     78.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        6808561      0.02%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp             27      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          32193      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult           162      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          10837      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      7814633640     18.56%     97.15% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite     1165163430      2.77%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      36767733      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       42111062987                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            2699                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        5571170                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          51678                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         51678                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      2513426                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      4407811                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        42764                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        15030                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        52949                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1476311                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1475540                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      5568471                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     20187000                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     20187000                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1042527                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1042527                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           21229527                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    586466752                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    586466752                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     25604202                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     25604202                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           612070954                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     20890100                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      34494881                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.591876                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.491486                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            14078190     40.81%     40.81% # Request fanout histogram
system.system_bus.snoop_fanout::2            20416691     59.19%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        34494881                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
