Nilanjan Banerjee , Kaushik Roy , Hamid Mahmoodi , Swarup Bhunia, Low power synthesis of dynamic logic circuits using fine-grained clock gating, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Bao Liu , Xuemei Chen , Fiona Teshome, Resilient and adaptive performance logic, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-16, August 2012
