// Seed: 2221781789
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output wor  id_2,
    output wand id_3,
    input  wor  id_4,
    output tri0 id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 (
    output tri  id_0,
    output wand id_1,
    input  wire id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3#(
        .id_4(1 == id_3),
        .id_5({1{1'b0}}),
        .id_6(1)
    )
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign module_0.type_2 = 0;
endmodule
