{"summary": "Implements a synthesis plugin that generates hardware implementations of linear functions using the Patel‑Markov‑Hayes algorithm, intended for integration with the High‑Level Synthesis flow via HLSConfig.", "business_intent": "Automate and optimize the creation of linear arithmetic circuits in FPGA/ASIC designs, reducing manual coding effort and improving synthesis efficiency.", "keywords": ["linear function", "synthesis", "Patel-Markov-Hayes", "HLS", "plugin", "hardware generation", "configuration", "high-level synthesis"], "summary_hash": "5aaaff3a7b51", "cached_at": "2026-02-08T11:45:22+00:00"}