Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 10 13:20:49 2018
| Host         : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file wave_gen_control_sets_placed.rpt
| Design       : wave_gen
| Device       : xc7k70t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            4 |
|      4 |            5 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|     10 |            2 |
|     11 |            3 |
|     12 |            2 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           19 |
| No           | No                    | Yes                    |               9 |            5 |
| No           | Yes                   | No                     |             145 |           48 |
| Yes          | No                    | No                     |              43 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             245 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                       Enable Signal                       |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           | rst_gen_i0/int_rst                                                              |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           | rst_gen_i0/int_rst                                                              |                1 |              2 |
|  clk_gen_i0/clk_samp                  |                                                           | rst_gen_i0/int_rst                                                              |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           | rst_i                                                                           |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0      | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst                                       |                2 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst                                       |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | dac_spi_i0/bit_cnt[4]_i_1_n_0                             | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst                                       |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/char_cnt                                      | resp_gen_i0/char_cnt[3]_i_1_n_0                                                 |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           |                                                                                 |                5 |              6 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cur_cmd                                      | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |              7 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/p_27_in                                      | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |              8 |
|  clk_gen_i0/clk_samp                  | samp_gen_i0/samp_cnt0                                     | samp_gen_i0/samp_cnt[9]_i_1_n_0                                                 |                2 |             10 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                2 |             10 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/nsamp                                        | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                2 |             11 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/nsamp_new_clk_rx                             | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |             11 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_nsamp_i0/bus_dst[10]_i_1_n_0                         |                                                                                 |                4 |             11 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/to_bcd_i0/val_d1                              | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                9 |             12 |
|  clk_gen_i0/clk_samp                  |                                                           | rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst                                     |                3 |             12 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_pre_i0/bus_dst[15]_i_1_n_0                           |                                                                                 |                6 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_spd_i0/bus_dst[15]_i_1_n_0                           |                                                                                 |                6 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/pre_new_clk_rx                               | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                6 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/prescale                                     | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/send_resp_data[15]_i_1_n_0                   | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                6 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/speed                                        | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/spd_new_clk_rx                               | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                3 |             16 |
|  clk_gen_i0/clk_samp                  | samp_gen_i0/speed_cnt[0]_i_1_n_0                          | rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst                                     |                4 |             16 |
|  clk_gen_i0/clk_samp                  | samp_gen_i0/read_done                                     | rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst                                     |                2 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           | lb_ctl_i0/debouncer_i0/cnt[17]_i_1_n_0                                          |                4 |             18 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           |                                                                                 |               15 |             25 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/arg_sav                                      | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |                5 |             28 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst                                       |               19 |             48 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst                                       |               22 |             67 |
+---------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+


