module top
#(parameter param189 = ((({((8'ha5) >> (8'hbe))} == ((|(7'h44)) >>> (7'h43))) ^ {({(7'h40)} ? ((8'hb8) || (8'hb2)) : ((8'hb8) ? (8'hb2) : (7'h42)))}) ? ((((~(8'hb1)) ? {(8'h9e)} : ((8'ha6) > (8'ha7))) || ((|(8'hae)) ? ((8'hba) ~^ (8'hbc)) : {(8'hb6)})) ? ((!(~|(7'h42))) >> (~&((7'h44) >= (8'haa)))) : ({((7'h41) ? (8'hb3) : (8'hbd)), (+(8'hbf))} ? (8'hb2) : (((8'ha3) & (8'hbf)) & ((8'ha2) ? (8'ha9) : (8'hac))))) : (~(({(8'ha8), (8'hab)} ? ((8'h9c) ? (8'hab) : (7'h40)) : ((8'ha4) ? (8'hb3) : (8'ha0))) ? (~|((8'hba) ? (8'hb0) : (8'hb8))) : (((8'hb4) ? (8'h9f) : (8'hbd)) != (8'hbe))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h276):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire3;
  input wire signed [(5'h15):(1'h0)] wire2;
  input wire [(5'h11):(1'h0)] wire1;
  input wire [(5'h15):(1'h0)] wire0;
  wire [(5'h14):(1'h0)] wire188;
  wire [(4'he):(1'h0)] wire187;
  wire [(5'h15):(1'h0)] wire186;
  wire [(3'h4):(1'h0)] wire185;
  wire [(3'h5):(1'h0)] wire183;
  wire [(4'hd):(1'h0)] wire182;
  wire signed [(4'he):(1'h0)] wire181;
  wire [(4'hb):(1'h0)] wire174;
  wire [(4'hf):(1'h0)] wire173;
  wire [(2'h2):(1'h0)] wire172;
  wire [(3'h4):(1'h0)] wire171;
  wire signed [(5'h13):(1'h0)] wire143;
  wire signed [(4'h9):(1'h0)] wire142;
  wire [(4'ha):(1'h0)] wire140;
  wire signed [(3'h6):(1'h0)] wire55;
  wire [(5'h15):(1'h0)] wire54;
  wire signed [(5'h13):(1'h0)] wire53;
  wire signed [(5'h15):(1'h0)] wire52;
  wire [(5'h12):(1'h0)] wire50;
  wire signed [(4'hd):(1'h0)] wire5;
  wire [(5'h13):(1'h0)] wire4;
  reg [(2'h2):(1'h0)] reg144 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg145 = (1'h0);
  reg [(4'ha):(1'h0)] reg146 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg147 = (1'h0);
  reg [(5'h10):(1'h0)] reg148 = (1'h0);
  reg [(4'h9):(1'h0)] reg149 = (1'h0);
  reg [(4'hb):(1'h0)] reg150 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg151 = (1'h0);
  reg [(3'h4):(1'h0)] reg152 = (1'h0);
  reg [(3'h5):(1'h0)] reg153 = (1'h0);
  reg [(3'h6):(1'h0)] reg154 = (1'h0);
  reg [(3'h7):(1'h0)] reg155 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg156 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg157 = (1'h0);
  reg [(4'hf):(1'h0)] reg158 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg159 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg160 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg161 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg162 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg163 = (1'h0);
  reg [(5'h13):(1'h0)] reg164 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg165 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg166 = (1'h0);
  reg [(3'h7):(1'h0)] reg167 = (1'h0);
  reg [(4'he):(1'h0)] reg168 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg169 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg170 = (1'h0);
  reg [(4'hc):(1'h0)] reg175 = (1'h0);
  reg [(4'hc):(1'h0)] reg176 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg177 = (1'h0);
  reg [(3'h5):(1'h0)] reg178 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg179 = (1'h0);
  reg [(3'h6):(1'h0)] reg180 = (1'h0);
  assign y = {wire188,
                 wire187,
                 wire186,
                 wire185,
                 wire183,
                 wire182,
                 wire181,
                 wire174,
                 wire173,
                 wire172,
                 wire171,
                 wire143,
                 wire142,
                 wire140,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire50,
                 wire5,
                 wire4,
                 reg144,
                 reg145,
                 reg146,
                 reg147,
                 reg148,
                 reg149,
                 reg150,
                 reg151,
                 reg152,
                 reg153,
                 reg154,
                 reg155,
                 reg156,
                 reg157,
                 reg158,
                 reg159,
                 reg160,
                 reg161,
                 reg162,
                 reg163,
                 reg164,
                 reg165,
                 reg166,
                 reg167,
                 reg168,
                 reg169,
                 reg170,
                 reg175,
                 reg176,
                 reg177,
                 reg178,
                 reg179,
                 reg180,
                 (1'h0)};
  assign wire4 = $unsigned(((&wire0) ?
                     (~&((&wire3) ?
                         $signed(wire1) : wire0[(3'h6):(3'h5)])) : $unsigned(wire3)));
  assign wire5 = wire0;
  module6 #() modinst51 (.wire9(wire0), .wire8(wire5), .y(wire50), .wire7(wire2), .clk(clk), .wire10(wire4));
  assign wire52 = wire50[(4'h8):(3'h6)];
  assign wire53 = (((wire1[(1'h0):(1'h0)] ?
                      (wire2[(5'h11):(3'h6)] ?
                          wire0 : wire50[(3'h7):(3'h4)]) : wire2) ^ $unsigned($unsigned((^~wire2)))) <= ($unsigned((|wire0)) > $unsigned(((+(8'hbd)) | wire3))));
  assign wire54 = wire4[(3'h6):(2'h3)];
  assign wire55 = (^~wire5);
  module56 #() modinst141 (.wire57(wire1), .y(wire140), .wire58(wire3), .wire60(wire2), .clk(clk), .wire59(wire50));
  assign wire142 = {$signed($signed(wire55)),
                       ($signed(({wire52} >= (wire2 ^~ (8'hbe)))) ?
                           $signed($unsigned((wire0 ?
                               wire4 : wire50))) : (|(!wire53[(4'hd):(1'h0)])))};
  assign wire143 = ((^~(($signed(wire2) ~^ wire142[(4'h9):(4'h8)]) ?
                           (wire0[(1'h1):(1'h0)] ?
                               wire4[(2'h3):(1'h0)] : $unsigned(wire52)) : wire2)) ?
                       {{wire52[(3'h7):(3'h4)],
                               (^(~&wire54))}} : (~|$unsigned(wire4[(5'h13):(4'h9)])));
  always
    @(posedge clk) begin
      if (wire52)
        begin
          reg144 <= wire54[(1'h1):(1'h1)];
          if (wire0)
            begin
              reg145 <= wire52;
              reg146 <= $signed($signed((|(wire140 ?
                  {wire140, reg145} : (^wire1)))));
              reg147 <= (7'h40);
              reg148 <= $unsigned((((~^$unsigned(wire3)) != wire0) ?
                  ((~^(wire143 ? wire50 : wire143)) ?
                      {(reg144 ? wire143 : reg145)} : ((!wire2) ?
                          wire140[(1'h0):(1'h0)] : {wire142})) : wire50[(5'h11):(4'h9)]));
              reg149 <= $unsigned($unsigned($signed(($signed(reg146) >>> wire53[(4'hd):(4'hb)]))));
            end
          else
            begin
              reg145 <= ((8'hb4) & (-((~^(wire143 ? wire0 : wire142)) ?
                  {wire143[(4'ha):(3'h6)],
                      (reg145 ?
                          (8'hb1) : wire142)} : $signed(wire53[(3'h6):(3'h6)]))));
            end
          reg150 <= (+wire53[(5'h10):(3'h7)]);
          reg151 <= ($signed({((!reg145) <<< (reg145 ? (8'hb2) : reg147)),
                  $signed({wire143})}) ?
              (|(-$unsigned(wire140))) : $signed(reg147[(3'h6):(1'h1)]));
        end
      else
        begin
          if (((^wire0) ?
              wire1 : ((^~(wire50[(4'hc):(4'hb)] ?
                      $signed(wire55) : (reg147 >> reg151))) ?
                  $signed((8'ha0)) : wire142)))
            begin
              reg144 <= wire142[(3'h7):(2'h3)];
            end
          else
            begin
              reg144 <= (~^$unsigned((^~$signed((~&reg147)))));
              reg145 <= (wire0 == $unsigned(((~^wire54) ?
                  wire3[(5'h11):(3'h4)] : wire3)));
              reg146 <= ($signed(($signed((wire0 ? wire142 : wire55)) ?
                      $signed((wire2 ~^ wire55)) : $unsigned(wire4))) ?
                  $signed((!(!wire142[(4'h8):(3'h6)]))) : (!reg145));
            end
          reg147 <= {(+wire5[(3'h7):(2'h2)]),
              ({$unsigned(reg150), $unsigned(reg150)} ?
                  $unsigned($unsigned((reg144 ~^ (7'h44)))) : (^(8'ha0)))};
          reg148 <= (~wire143);
          reg149 <= wire143[(4'h8):(1'h1)];
          reg150 <= reg146;
        end
      if (reg147)
        begin
          reg152 <= $unsigned(reg146);
        end
      else
        begin
          if ((~&$unsigned($unsigned(wire143))))
            begin
              reg152 <= ((-reg150[(4'ha):(3'h5)]) ?
                  (wire142[(4'h8):(3'h6)] ?
                      (((+wire2) + ((8'hb3) ?
                          reg150 : reg151)) || wire142[(3'h7):(3'h7)]) : $signed({$unsigned(reg146)})) : ((wire54 ?
                          (((8'hab) <<< wire53) ~^ (wire140 ?
                              wire54 : reg150)) : $unsigned($unsigned(reg147))) ?
                      $unsigned(({reg150} >>> $signed(wire53))) : reg152));
              reg153 <= (-($unsigned($unsigned((wire53 ? reg150 : reg151))) ?
                  ({$unsigned(wire142)} <= wire2[(3'h4):(2'h2)]) : ($unsigned({reg150,
                      reg151}) ^ $signed((wire53 * wire54)))));
              reg154 <= $signed((8'h9d));
              reg155 <= $unsigned(reg146[(3'h4):(1'h0)]);
              reg156 <= (($unsigned({$unsigned((8'had))}) ?
                      {$unsigned((~wire54)),
                          $unsigned((wire5 ?
                              (8'hbb) : wire0))} : $signed((&$signed(wire54)))) ?
                  (|wire50[(1'h0):(1'h0)]) : $unsigned(wire2));
            end
          else
            begin
              reg152 <= (~^($unsigned(reg151[(1'h0):(1'h0)]) ?
                  $signed(reg146) : $unsigned((^~{wire55}))));
              reg153 <= reg153;
              reg154 <= reg151[(3'h6):(3'h5)];
            end
          reg157 <= reg155[(3'h4):(1'h0)];
          reg158 <= wire54;
          reg159 <= ((^~($unsigned((8'hb9)) == (~&(wire0 ? reg145 : reg153)))) ?
              {wire54} : (~($signed($unsigned(reg153)) ?
                  $unsigned((wire0 ^ wire54)) : (reg153 ?
                      $unsigned(reg150) : {(8'hb0)}))));
        end
      reg160 <= (reg158[(1'h1):(1'h1)] * reg145[(4'h9):(4'h9)]);
      if (reg158)
        begin
          if ((~|((!$unsigned($unsigned(reg158))) ?
              wire2 : {(wire53[(1'h0):(1'h0)] ~^ {reg158})})))
            begin
              reg161 <= (-$signed((^{$signed(reg145)})));
            end
          else
            begin
              reg161 <= $unsigned(($unsigned(($signed((7'h41)) ?
                  (wire50 ?
                      reg151 : reg160) : $unsigned(wire3))) + $unsigned($signed((reg148 <<< (8'ha8))))));
              reg162 <= $signed((&{($signed(reg159) < reg158), reg156}));
              reg163 <= wire1;
              reg164 <= $signed(reg154[(3'h6):(1'h1)]);
            end
          if ($signed($unsigned($signed($unsigned((^~wire0))))))
            begin
              reg165 <= (~&$unsigned(($unsigned((reg162 - reg154)) ?
                  {$signed(wire3),
                      (reg145 >> wire0)} : (~^reg151[(1'h1):(1'h1)]))));
              reg166 <= $unsigned($signed(($signed($signed(reg159)) == {$signed((8'ha6))})));
              reg167 <= $unsigned($unsigned((((~|(8'h9d)) >>> $signed(reg144)) ?
                  reg152[(1'h1):(1'h0)] : ($signed(wire1) ?
                      (reg152 ? wire142 : (8'hab)) : $signed(wire2)))));
              reg168 <= $unsigned((^~(wire55[(1'h1):(1'h0)] ?
                  ($signed(wire4) ?
                      wire4 : reg154[(2'h3):(1'h1)]) : ($signed(reg161) & (^~wire5)))));
              reg169 <= (wire55 | ($signed($unsigned((-reg148))) < (&$signed({reg162,
                  wire55}))));
            end
          else
            begin
              reg165 <= reg167[(2'h3):(1'h0)];
              reg166 <= reg163[(3'h4):(3'h4)];
              reg167 <= $signed(wire143);
              reg168 <= $signed((&reg164[(4'hf):(3'h4)]));
              reg169 <= wire5;
            end
        end
      else
        begin
          reg161 <= ($unsigned((reg165[(3'h5):(2'h3)] ?
              (^$unsigned(reg162)) : ((~|wire143) ~^ $unsigned(reg152)))) >= (&$unsigned(($signed((8'h9c)) ?
              $unsigned(wire142) : {wire1, wire55}))));
          reg162 <= $signed((wire4 << reg147));
          if (($signed($signed(wire2)) + reg160[(4'h8):(1'h0)]))
            begin
              reg163 <= ((7'h40) ?
                  (reg162[(2'h2):(2'h2)] + reg154) : reg157[(4'hb):(3'h6)]);
              reg164 <= ((^reg151) >> (reg158[(4'hb):(1'h0)] != ($signed((reg155 ?
                      wire50 : reg144)) ?
                  (|(~^reg147)) : reg144[(1'h1):(1'h0)])));
              reg165 <= ($unsigned({(wire5[(3'h5):(1'h1)] || (wire52 >= (8'hb1))),
                  reg150}) < wire52[(4'hd):(1'h0)]);
            end
          else
            begin
              reg163 <= $signed(reg163);
              reg164 <= reg160;
              reg165 <= ($unsigned((8'ha6)) >> (reg167 + reg169));
              reg166 <= wire5;
              reg167 <= (((+$unsigned(reg166[(4'hf):(3'h5)])) ~^ $unsigned(wire52[(3'h7):(1'h1)])) ?
                  (&($signed((reg156 || reg163)) ?
                      $signed($unsigned(reg166)) : $unsigned(reg161))) : wire50);
            end
          reg168 <= reg160[(5'h12):(1'h0)];
          reg169 <= $unsigned($signed($unsigned((^$signed(reg149)))));
        end
      reg170 <= reg164;
    end
  assign wire171 = (7'h40);
  assign wire172 = $signed($unsigned($signed(((~reg162) * reg165[(1'h1):(1'h1)]))));
  assign wire173 = (wire142 << $unsigned((((wire55 < (8'hb5)) ?
                           (~reg149) : reg148) ?
                       reg160 : ((~|(8'ha7)) >= reg166))));
  assign wire174 = {reg167[(1'h0):(1'h0)]};
  always
    @(posedge clk) begin
      reg175 <= (^{($unsigned((7'h41)) * reg156)});
      if ($signed(reg158))
        begin
          reg176 <= ((wire52 == (|{((8'h9c) <= reg164)})) >> reg151);
          if (($unsigned($unsigned(wire172)) < $signed(wire140)))
            begin
              reg177 <= (-$unsigned((!{wire52[(4'h9):(4'h9)], (-reg168)})));
            end
          else
            begin
              reg177 <= (($unsigned(($signed(reg162) ?
                      (^reg175) : reg153[(2'h2):(1'h1)])) & (|$unsigned((reg163 << (8'ha3))))) ?
                  reg163[(1'h1):(1'h0)] : reg153);
            end
          reg178 <= (reg177[(3'h7):(3'h7)] ?
              ({(reg159 ^~ $unsigned(reg169)),
                      ((reg148 == reg146) <<< $unsigned(wire171))} ?
                  wire0[(3'h6):(1'h0)] : ((!$signed(wire2)) ?
                      ($signed(wire171) ?
                          (wire172 ?
                              reg153 : wire54) : (-(8'h9e))) : $unsigned($unsigned(reg154)))) : (~^reg175));
          reg179 <= ({reg145, reg167} ? wire0 : wire4);
        end
      else
        begin
          reg176 <= (({((wire172 ? reg167 : (8'ha6)) ? reg168 : (+reg177))} ?
                  $signed({(!(8'hb3)),
                      (~|reg153)}) : $signed((wire54[(4'hf):(3'h4)] | wire1[(4'hf):(1'h0)]))) ?
              ($unsigned((reg159 >= wire53[(4'hb):(3'h7)])) ?
                  reg152[(1'h1):(1'h0)] : (({wire52, (7'h42)} ?
                          (reg165 && (8'hb9)) : $unsigned(reg156)) ?
                      $unsigned($signed(reg178)) : (-reg179))) : $unsigned($signed(($unsigned(reg176) << (wire55 != reg160)))));
          reg177 <= $unsigned((wire142[(1'h0):(1'h0)] + $signed((|$signed(wire171)))));
          reg178 <= $unsigned($unsigned($unsigned((~&wire55))));
          reg179 <= $unsigned($signed((((wire171 >= wire174) >>> wire2[(4'hd):(3'h7)]) ?
              $signed(wire52) : (!{reg166, reg155}))));
        end
      reg180 <= (($unsigned($signed(wire1)) ?
          (|(|reg145)) : $unsigned($unsigned((&reg169)))) >= (($unsigned((-wire5)) != $unsigned(reg163[(1'h0):(1'h0)])) ?
          $signed($signed($unsigned(reg152))) : {$unsigned($unsigned(reg162))}));
    end
  assign wire181 = wire1[(3'h4):(2'h2)];
  assign wire182 = $signed($unsigned({wire173}));
  module62 #() modinst184 (.wire65(wire50), .wire66(reg152), .wire63(reg175), .y(wire183), .clk(clk), .wire64(reg161), .wire67(wire140));
  assign wire185 = (+wire3[(4'hc):(3'h6)]);
  assign wire186 = (!wire140[(4'h8):(3'h4)]);
  assign wire187 = {reg152[(2'h3):(1'h1)], (reg165 && reg152)};
  assign wire188 = ($unsigned(($unsigned(wire0[(4'hc):(4'hc)]) ?
                           ($signed(reg162) ?
                               {reg150, wire182} : (|wire182)) : wire53)) ?
                       $signed($signed($signed(((8'hae) > (8'hb2))))) : reg161);
endmodule

module module56
#(parameter param139 = (+{(+(((8'ha9) ? (7'h44) : (8'ha4)) ? ((8'ha7) ? (8'ha6) : (7'h44)) : ((8'h9c) >= (8'hb3))))}))
(y, clk, wire57, wire58, wire59, wire60);
  output wire [(32'h11d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire57;
  input wire signed [(4'h8):(1'h0)] wire58;
  input wire signed [(5'h12):(1'h0)] wire59;
  input wire signed [(5'h13):(1'h0)] wire60;
  wire [(4'ha):(1'h0)] wire138;
  wire signed [(4'he):(1'h0)] wire136;
  wire [(5'h11):(1'h0)] wire120;
  wire [(4'hf):(1'h0)] wire119;
  wire signed [(3'h4):(1'h0)] wire118;
  wire signed [(4'h9):(1'h0)] wire117;
  wire signed [(4'hf):(1'h0)] wire104;
  wire signed [(4'ha):(1'h0)] wire103;
  wire signed [(4'hf):(1'h0)] wire61;
  wire [(4'ha):(1'h0)] wire101;
  reg [(4'h8):(1'h0)] reg116 = (1'h0);
  reg [(3'h4):(1'h0)] reg115 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg114 = (1'h0);
  reg [(4'hd):(1'h0)] reg113 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg112 = (1'h0);
  reg [(4'ha):(1'h0)] reg111 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg110 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg108 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg107 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg106 = (1'h0);
  reg [(4'hb):(1'h0)] reg105 = (1'h0);
  assign y = {wire138,
                 wire136,
                 wire120,
                 wire119,
                 wire118,
                 wire117,
                 wire104,
                 wire103,
                 wire61,
                 wire101,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 (1'h0)};
  assign wire61 = $signed({(8'hac)});
  module62 #() modinst102 (wire101, clk, wire60, wire61, wire59, wire57, wire58);
  assign wire103 = (wire60[(3'h6):(1'h0)] && wire101);
  assign wire104 = $signed((($unsigned(((8'hb8) != (8'hae))) == ($signed(wire60) ^ (wire101 ?
                           (8'hbb) : wire59))) ?
                       (wire61[(4'hb):(2'h2)] ?
                           $signed({(8'hb8)}) : wire103[(3'h7):(2'h3)]) : wire59));
  always
    @(posedge clk) begin
      reg105 <= {wire104[(3'h5):(3'h5)], wire58[(1'h1):(1'h1)]};
      if ((^~(+$unsigned($unsigned((+wire57))))))
        begin
          if ($unsigned((wire57 < $unsigned(wire61))))
            begin
              reg106 <= {(((~^wire58[(3'h4):(3'h4)]) ?
                          ({wire59} ?
                              wire104[(2'h2):(1'h1)] : reg105) : $signed($signed((8'hb5)))) ?
                      $unsigned(($signed(wire60) >= (wire61 && wire101))) : $signed({{wire101,
                              wire103}}))};
            end
          else
            begin
              reg106 <= ($unsigned(wire101) > $signed((($signed(wire57) ?
                  wire57 : wire61[(1'h1):(1'h1)]) <<< (wire58 ?
                  $signed(reg105) : (reg106 ? wire59 : (8'hb7))))));
              reg107 <= $signed({reg106[(5'h10):(3'h5)]});
              reg108 <= ((^~$signed($signed(reg105))) ?
                  wire61[(4'ha):(4'h9)] : wire104);
              reg109 <= ($unsigned((~|$signed(reg105))) - (~$unsigned((~^(wire59 * wire59)))));
              reg110 <= (wire103[(3'h6):(3'h6)] ?
                  ((&$signed((wire61 ?
                      reg105 : (8'hba)))) >> (8'ha9)) : (-(wire101 & wire60)));
            end
          if ($signed((+reg107)))
            begin
              reg111 <= reg108;
            end
          else
            begin
              reg111 <= wire104;
              reg112 <= {(wire60 <= $unsigned($unsigned(reg110)))};
              reg113 <= ((reg106 == reg106) > {(|reg106[(3'h6):(1'h1)]),
                  ($unsigned((reg107 * wire58)) ?
                      reg105 : {$signed(reg111), (wire60 ? reg105 : reg108)})});
            end
          reg114 <= (reg106[(5'h12):(4'hf)] + wire104);
        end
      else
        begin
          reg106 <= wire103[(3'h6):(2'h2)];
          reg107 <= (~^(~&reg110[(4'hf):(4'hd)]));
          reg108 <= ($signed($unsigned({reg110[(5'h11):(4'he)],
              (~^wire59)})) && (reg105[(3'h5):(2'h2)] ?
              ((|(reg113 ?
                  wire104 : reg107)) > (~(^~wire59))) : (!(^((8'hbf) < reg114)))));
        end
      reg115 <= {wire103};
      reg116 <= $signed($signed((~|$signed(wire61[(1'h0):(1'h0)]))));
    end
  assign wire117 = ($signed(wire103[(4'ha):(2'h2)]) ~^ wire57);
  assign wire118 = (wire101 ? wire60 : wire58[(3'h5):(1'h1)]);
  assign wire119 = ($signed(wire118[(2'h2):(2'h2)]) + {(8'hae),
                       (-$signed((reg107 ? reg107 : wire59)))});
  assign wire120 = reg106;
  module121 #() modinst137 (.wire125(reg108), .wire123(reg105), .wire122(wire60), .wire124(wire104), .clk(clk), .y(wire136));
  assign wire138 = reg114[(4'hc):(4'hc)];
endmodule

module module6
#(parameter param49 = (~^((({(8'ha1)} <<< (8'hbc)) ? ({(8'ha6), (8'hb1)} || (+(8'had))) : ({(8'hab)} ? ((8'haa) == (8'ha0)) : (~&(8'had)))) ? {(((8'ha3) ? (8'hbd) : (8'hb9)) <= {(8'ha6)}), (((8'hab) + (8'hb5)) * (^~(8'hb8)))} : (8'ha8))))
(y, clk, wire10, wire9, wire8, wire7);
  output wire [(32'h4b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire10;
  input wire signed [(3'h7):(1'h0)] wire9;
  input wire [(4'hd):(1'h0)] wire8;
  input wire [(5'h15):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire48;
  wire signed [(2'h3):(1'h0)] wire47;
  wire signed [(5'h11):(1'h0)] wire45;
  wire [(5'h13):(1'h0)] wire13;
  wire [(4'hc):(1'h0)] wire12;
  wire [(4'hc):(1'h0)] wire11;
  assign y = {wire48, wire47, wire45, wire13, wire12, wire11, (1'h0)};
  assign wire11 = (^~((-$signed({wire9, wire8})) ?
                      (($unsigned(wire8) * (+(8'haf))) ?
                          wire10[(5'h13):(5'h10)] : (7'h43)) : $signed(((^wire9) <= (wire8 & (7'h42))))));
  assign wire12 = {(8'h9e),
                      (({wire7,
                          (wire7 | wire10)} <= $signed(wire8[(3'h5):(1'h0)])) - ($signed({wire10}) ?
                          $signed(wire10) : wire8))};
  assign wire13 = wire11[(2'h3):(1'h1)];
  module14 #() modinst46 (.wire15(wire12), .wire16(wire11), .y(wire45), .clk(clk), .wire18(wire9), .wire17(wire10));
  assign wire47 = ($unsigned((+((wire12 + (8'hab)) ?
                      $signed(wire12) : (wire11 ?
                          wire45 : wire11)))) ^~ $unsigned((wire8[(4'hc):(3'h4)] & (~&wire13[(4'hc):(4'ha)]))));
  assign wire48 = wire45;
endmodule

module module14  (y, clk, wire18, wire17, wire16, wire15);
  output wire [(32'h115):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire18;
  input wire [(3'h5):(1'h0)] wire17;
  input wire [(3'h7):(1'h0)] wire16;
  input wire signed [(4'hc):(1'h0)] wire15;
  wire signed [(4'hd):(1'h0)] wire44;
  wire signed [(4'h9):(1'h0)] wire43;
  wire [(4'hc):(1'h0)] wire42;
  wire signed [(3'h4):(1'h0)] wire41;
  wire [(5'h11):(1'h0)] wire23;
  wire [(4'hc):(1'h0)] wire22;
  reg signed [(3'h7):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg37 = (1'h0);
  reg [(5'h12):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg35 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg34 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg33 = (1'h0);
  reg [(5'h11):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg31 = (1'h0);
  reg [(2'h2):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg26 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg25 = (1'h0);
  reg signed [(4'he):(1'h0)] reg24 = (1'h0);
  reg [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg19 = (1'h0);
  assign y = {wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire23,
                 wire22,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg21,
                 reg20,
                 reg19,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg19 <= wire17[(3'h4):(1'h1)];
      reg20 <= $signed(wire15);
      reg21 <= {(!reg19), wire16[(2'h3):(2'h3)]};
    end
  assign wire22 = ((!reg20) << reg21);
  assign wire23 = $unsigned(({wire15[(2'h3):(1'h0)]} ?
                      ((~|$signed(reg21)) < ((wire15 * reg19) | (^~wire18))) : $signed($signed((wire17 * wire22)))));
  always
    @(posedge clk) begin
      reg24 <= (-(8'hb9));
      if (($signed($signed($signed($unsigned(wire22)))) ?
          $unsigned((~&({wire17} ?
              {wire16} : reg20))) : $signed($unsigned(((wire16 ?
              reg19 : wire16) <<< $signed(wire23))))))
        begin
          reg25 <= wire15[(2'h3):(2'h3)];
        end
      else
        begin
          if ($signed(((8'hbe) ?
              (reg25[(3'h4):(2'h2)] << ((+(8'ha2)) ^ (8'hac))) : $signed($unsigned(reg25[(1'h0):(1'h0)])))))
            begin
              reg25 <= $signed((reg25 >> $signed((|(wire15 ~^ (8'hb9))))));
              reg26 <= wire15;
              reg27 <= $signed(($signed((~&wire15[(1'h1):(1'h1)])) ?
                  $unsigned((reg26[(3'h5):(2'h2)] ?
                      $signed(wire18) : $signed((7'h44)))) : $signed($unsigned($signed(wire18)))));
            end
          else
            begin
              reg25 <= (&(+reg26));
              reg26 <= (($signed($signed($unsigned(wire15))) && $signed((8'hba))) == wire18);
            end
          reg28 <= reg26[(3'h4):(1'h1)];
          reg29 <= $signed($signed($signed((~$unsigned(reg25)))));
          reg30 <= $unsigned({$signed(((+wire17) ? (!reg29) : {(8'ha6)}))});
          reg31 <= ((^{reg20, (8'hb4)}) & (^~reg20[(1'h1):(1'h0)]));
        end
      reg32 <= wire17[(2'h2):(2'h2)];
      if ($signed(((^~reg24) || $unsigned($signed($unsigned(wire17))))))
        begin
          if (reg24)
            begin
              reg33 <= {(($unsigned(((8'hae) ?
                          (8'hb2) : (8'hb7))) >= $unsigned($signed(reg20))) ?
                      (-$signed(reg20[(3'h5):(2'h3)])) : $unsigned($unsigned(reg29[(5'h10):(3'h4)])))};
              reg34 <= (^~reg30[(2'h2):(2'h2)]);
              reg35 <= (reg31[(4'he):(2'h2)] ?
                  (~&($unsigned($unsigned((8'h9f))) ^~ reg29)) : $unsigned($unsigned(((~^reg27) ?
                      {reg31} : $unsigned(reg34)))));
              reg36 <= $signed((~|(~^(-$signed(wire17)))));
              reg37 <= $signed((-$signed($unsigned((wire22 ? reg24 : reg20)))));
            end
          else
            begin
              reg33 <= (~^{$signed(((~^(8'h9f)) * $unsigned(reg32)))});
              reg34 <= $unsigned($signed($unsigned(wire17[(1'h0):(1'h0)])));
              reg35 <= reg27[(4'h8):(4'h8)];
              reg36 <= reg35[(3'h6):(3'h4)];
              reg37 <= (wire17[(3'h5):(3'h5)] ?
                  reg33[(1'h1):(1'h1)] : $unsigned((($unsigned((8'h9d)) >>> $unsigned(reg27)) ?
                      (((7'h41) ? (8'hb5) : reg27) ?
                          reg34 : $signed(reg21)) : $signed($unsigned(reg34)))));
            end
          reg38 <= ({((reg32 ? (wire16 ? reg21 : (8'hb9)) : $unsigned(wire23)) ?
                      $unsigned((reg36 >= reg19)) : ($unsigned(reg34) ?
                          (~^reg34) : (~&reg24))),
                  reg27} ?
              reg30 : reg19);
          reg39 <= $unsigned($signed(wire17));
          reg40 <= (($unsigned($unsigned((&reg33))) ^ (+$unsigned(wire15))) || {$signed({wire15})});
        end
      else
        begin
          reg33 <= (~&reg25[(2'h2):(1'h1)]);
          reg34 <= {(((~&(wire16 + reg39)) * reg29) ?
                  (($unsigned(reg29) ?
                      ((8'hb7) ? (8'ha2) : reg26) : (wire15 ?
                          reg40 : reg30)) >>> ((reg38 <= reg19) ?
                      (~&wire23) : (wire15 ? reg28 : wire18))) : {(reg30 ?
                          (~^(7'h42)) : reg30[(1'h0):(1'h0)]),
                      ((wire17 & reg28) ?
                          reg20[(4'h8):(3'h7)] : $unsigned(reg29))})};
        end
    end
  assign wire41 = (reg30 << wire16[(2'h2):(2'h2)]);
  assign wire42 = $signed((($unsigned($signed(reg27)) ^ $unsigned((&reg36))) + {(reg27[(4'h8):(1'h1)] | (reg24 || wire23))}));
  assign wire43 = (reg34[(1'h0):(1'h0)] ?
                      $unsigned((~|(|(reg33 ?
                          reg20 : reg21)))) : reg33[(2'h3):(1'h0)]);
  assign wire44 = wire18[(2'h2):(1'h1)];
endmodule

module module121
#(parameter param134 = (&({(~^((8'hac) ? (8'ha0) : (8'h9d))), (((8'h9d) + (8'ha9)) ? ((8'ha6) > (8'ha6)) : {(8'hbe), (8'ha3)})} ? (8'hb6) : ((~^((8'ha9) ? (8'hbb) : (7'h44))) ? ({(8'hbc), (8'hb0)} - (!(7'h42))) : ((^~(8'hae)) ? ((8'hb3) ? (8'hb5) : (8'hb0)) : ((8'hbe) == (8'hba)))))), 
parameter param135 = ((+param134) >> param134))
(y, clk, wire125, wire124, wire123, wire122);
  output wire [(32'h5a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'he):(1'h0)] wire125;
  input wire [(4'hf):(1'h0)] wire124;
  input wire signed [(4'hb):(1'h0)] wire123;
  input wire [(5'h13):(1'h0)] wire122;
  wire [(4'h8):(1'h0)] wire133;
  wire signed [(2'h3):(1'h0)] wire132;
  wire [(4'h8):(1'h0)] wire131;
  wire [(5'h10):(1'h0)] wire130;
  wire [(4'ha):(1'h0)] wire129;
  wire [(5'h14):(1'h0)] wire128;
  wire [(4'hd):(1'h0)] wire127;
  wire [(4'hb):(1'h0)] wire126;
  assign y = {wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire129,
                 wire128,
                 wire127,
                 wire126,
                 (1'h0)};
  assign wire126 = (^$signed($signed((~|wire125[(3'h6):(1'h1)]))));
  assign wire127 = $signed($signed((-{wire123[(3'h7):(3'h6)],
                       wire126[(2'h3):(2'h3)]})));
  assign wire128 = ($signed(((~|wire127) ^~ ((wire126 | wire122) ?
                           (wire127 >= wire125) : {(8'hb0), wire126}))) ?
                       ($unsigned((wire123[(3'h5):(2'h3)] ?
                               $unsigned(wire125) : {wire125, wire126})) ?
                           ((wire123[(4'h8):(4'h8)] ?
                                   $unsigned(wire123) : (&(8'hb0))) ?
                               $signed(((8'ha0) >>> wire122)) : $unsigned((wire123 <= wire126))) : $unsigned($signed((wire124 ~^ wire126)))) : {($unsigned($unsigned(wire125)) <<< $unsigned({(8'hac)})),
                           (~$signed((+wire126)))});
  assign wire129 = ((&wire126[(2'h2):(1'h1)]) | {wire123[(3'h4):(2'h2)],
                       $signed(($signed(wire128) < ((8'hb2) >>> wire128)))});
  assign wire130 = (({(~&(wire124 ? wire127 : (7'h44))),
                       {(wire127 ?
                               wire124 : wire124)}} & (wire125[(4'hb):(3'h4)] << ($unsigned(wire126) * wire127[(1'h1):(1'h1)]))) >> $unsigned(wire122));
  assign wire131 = ({(&wire129), $signed(wire122[(4'hb):(3'h4)])} ?
                       (^~{$unsigned((wire127 ?
                               wire125 : (8'hab)))}) : (wire129[(1'h1):(1'h1)] != (wire130[(3'h5):(2'h2)] ^~ {$unsigned(wire129)})));
  assign wire132 = ($unsigned((8'hac)) - ($unsigned((~&$signed(wire129))) ?
                       wire123[(3'h6):(2'h2)] : wire122[(2'h3):(1'h1)]));
  assign wire133 = wire122[(4'he):(4'he)];
endmodule

module module62
#(parameter param99 = ((((~&((8'ha0) ? (7'h42) : (8'hba))) & (+(&(8'ha6)))) >> ((8'ha4) ? {((7'h40) ? (8'ha4) : (8'hab)), ((8'ha1) ? (8'ha4) : (8'ha0))} : (((8'ha2) != (8'ha7)) >>> ((7'h42) && (8'hb7))))) ? ({((8'h9d) ? (8'hb5) : (8'hbb))} ? ((^~{(8'hb4)}) ? (((8'ha3) ? (8'hb0) : (8'hb2)) && (~(8'hb1))) : {(-(8'ha1)), ((8'hb1) ? (8'hae) : (8'hbf))}) : (!(((8'hb6) ? (8'hba) : (8'ha2)) >> ((8'hbc) ? (8'h9c) : (8'ha9))))) : (&(8'ha2))), 
parameter param100 = ((~param99) + (~({(param99 ? param99 : param99)} ? (~(param99 << param99)) : (|(^~param99))))))
(y, clk, wire67, wire66, wire65, wire64, wire63);
  output wire [(32'h152):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire67;
  input wire signed [(3'h4):(1'h0)] wire66;
  input wire signed [(5'h12):(1'h0)] wire65;
  input wire [(5'h11):(1'h0)] wire64;
  input wire signed [(3'h7):(1'h0)] wire63;
  wire [(3'h4):(1'h0)] wire93;
  wire signed [(4'ha):(1'h0)] wire92;
  wire signed [(4'hb):(1'h0)] wire91;
  wire [(3'h5):(1'h0)] wire90;
  wire signed [(2'h3):(1'h0)] wire89;
  wire signed [(4'hf):(1'h0)] wire88;
  wire signed [(4'he):(1'h0)] wire87;
  wire [(3'h6):(1'h0)] wire86;
  wire signed [(5'h14):(1'h0)] wire85;
  wire [(4'hc):(1'h0)] wire84;
  wire [(4'hd):(1'h0)] wire83;
  wire signed [(4'hc):(1'h0)] wire82;
  wire signed [(2'h2):(1'h0)] wire81;
  wire signed [(3'h6):(1'h0)] wire71;
  wire signed [(2'h3):(1'h0)] wire70;
  wire signed [(5'h12):(1'h0)] wire69;
  wire [(4'hc):(1'h0)] wire68;
  reg signed [(4'h8):(1'h0)] reg98 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg97 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg96 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg95 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg94 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg79 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg78 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg77 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg76 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg75 = (1'h0);
  reg [(5'h11):(1'h0)] reg74 = (1'h0);
  reg [(4'hb):(1'h0)] reg73 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg72 = (1'h0);
  assign y = {wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire88,
                 wire87,
                 wire86,
                 wire85,
                 wire84,
                 wire83,
                 wire82,
                 wire81,
                 wire71,
                 wire70,
                 wire69,
                 wire68,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 (1'h0)};
  assign wire68 = $unsigned((~|((~^(^~wire67)) ?
                      ($signed(wire67) ?
                          $signed(wire65) : (wire64 ?
                              wire63 : wire66)) : wire65[(1'h1):(1'h1)])));
  assign wire69 = (($signed(wire65[(3'h7):(2'h3)]) ^~ ((!(wire66 ~^ wire66)) == {(+wire64)})) != {wire68,
                      (~$signed((^~wire65)))});
  assign wire70 = (8'hab);
  assign wire71 = $unsigned(((8'hbb) ?
                      $signed(wire69[(1'h1):(1'h0)]) : (wire63 | ($signed(wire69) ?
                          (|wire67) : $unsigned(wire65)))));
  always
    @(posedge clk) begin
      reg72 <= {(|($signed(wire70) ^~ wire68)), {(8'h9c)}};
      if ((~wire71[(3'h5):(3'h4)]))
        begin
          if (((~$unsigned(({wire67} >= (~|(8'hb0))))) ?
              wire69[(1'h1):(1'h0)] : ($signed((wire71 - (wire70 != wire71))) ?
                  ((~&$signed(wire66)) ?
                      ($unsigned(wire67) ?
                          wire65[(2'h3):(2'h3)] : {reg72}) : ((8'h9e) ?
                          wire70 : reg72[(3'h7):(1'h1)])) : {wire65[(1'h1):(1'h0)]})))
            begin
              reg73 <= wire71;
              reg74 <= {(!$signed($unsigned({(8'hbc), (8'hab)}))),
                  $unsigned(((8'ha0) ? (~^(~wire71)) : {{wire70}}))};
              reg75 <= ({((~^$unsigned(reg74)) ? wire68 : wire67),
                  (8'hb8)} & wire68);
            end
          else
            begin
              reg73 <= $unsigned(wire70[(1'h1):(1'h0)]);
              reg74 <= reg75[(4'h9):(3'h4)];
            end
        end
      else
        begin
          reg73 <= ($unsigned(wire70[(1'h0):(1'h0)]) > (+(&(^(wire66 ?
              wire68 : reg73)))));
          reg74 <= wire66[(2'h2):(2'h2)];
          if ($unsigned((wire67[(4'ha):(1'h1)] ?
              (wire68[(4'h9):(1'h0)] ?
                  {$signed(wire65),
                      (reg72 ?
                          wire68 : (8'hb1))} : reg72[(3'h7):(3'h7)]) : (reg73 ?
                  $unsigned(wire66) : ((wire69 ?
                      (8'h9e) : reg75) >>> (|wire69))))))
            begin
              reg75 <= reg72[(4'h9):(3'h7)];
              reg76 <= $signed($unsigned($unsigned(wire71)));
              reg77 <= $unsigned($unsigned((&wire69)));
              reg78 <= $signed(wire70);
            end
          else
            begin
              reg75 <= $unsigned($signed($signed(reg73)));
              reg76 <= (+(|(!wire64[(5'h10):(4'hd)])));
              reg77 <= ($signed(($signed((reg78 ? wire71 : wire68)) ?
                  $unsigned(((8'hb9) ?
                      wire70 : wire70)) : {(wire65 - wire71)})) & (8'haf));
              reg78 <= ($unsigned($unsigned($unsigned($signed(reg78)))) ?
                  (((reg74 ? (8'hb6) : reg76[(1'h1):(1'h1)]) ?
                          wire67 : wire68[(3'h7):(3'h7)]) ?
                      ($unsigned((wire68 * (8'hb4))) ?
                          (wire69 < (~&reg77)) : (-$signed(wire63))) : $signed(($signed(wire65) >= $unsigned(wire70)))) : $signed((8'ha2)));
            end
          reg79 <= $unsigned((8'hbc));
        end
      reg80 <= (reg77 ?
          {$signed((wire68[(4'ha):(1'h1)] != wire70[(2'h2):(1'h1)]))} : (reg78[(4'h8):(3'h4)] ?
              ((~$signed(wire63)) ?
                  ((^wire71) < reg76[(2'h2):(1'h1)]) : (~^(wire71 >= wire69))) : (reg78[(2'h3):(1'h0)] ?
                  (8'ha3) : {wire67, wire71})));
    end
  assign wire81 = wire67;
  assign wire82 = {(~^$unsigned({$unsigned(reg75)})),
                      (^((~^{reg78,
                          reg72}) >>> $unsigned(((8'hbb) || (8'hba)))))};
  assign wire83 = {$unsigned($unsigned(((|(8'hbd)) - $signed(reg80)))),
                      {reg79[(4'hb):(4'h8)], wire69}};
  assign wire84 = wire82[(1'h1):(1'h1)];
  assign wire85 = (($unsigned($unsigned((wire68 ?
                      wire64 : reg77))) || (|reg73[(3'h6):(2'h3)])) ^~ $unsigned(({$unsigned(reg73)} != ({wire70,
                          wire64} ?
                      wire67 : reg78))));
  assign wire86 = (~&$signed($signed(wire63[(3'h5):(2'h3)])));
  assign wire87 = (~|(($signed(reg74) + $signed(wire85[(4'hd):(3'h5)])) >> wire82[(3'h5):(1'h1)]));
  assign wire88 = wire67;
  assign wire89 = wire81;
  assign wire90 = wire69[(5'h11):(2'h3)];
  assign wire91 = wire87[(4'he):(2'h2)];
  assign wire92 = $signed(reg77);
  assign wire93 = wire87[(4'hb):(4'h8)];
  always
    @(posedge clk) begin
      reg94 <= wire71;
      reg95 <= wire89[(2'h3):(2'h3)];
      reg96 <= ((reg78 >> reg77[(4'h8):(4'h8)]) > (7'h40));
      reg97 <= $signed((reg94 ?
          $signed($signed(((8'ha7) ? (8'hb8) : (8'hae)))) : wire83));
      reg98 <= $signed(reg95[(4'ha):(3'h5)]);
    end
endmodule
