v 20110115 2
C 47000 51400 1 0 0 L297D-1.sym
C 51300 51800 1 0 0 L298D-1.sym
C 38400 38900 0 0 0 title-C.sym
N 49500 53800 51300 53800 4
N 49500 53600 51300 53600 4
N 49500 53400 51300 53400 4
N 49500 53200 51300 53200 4
N 49500 52900 51300 52900 4
N 49500 52700 51300 52700 4
N 49500 52400 51300 52400 4
N 49500 52200 51300 52200 4
C 50800 51600 1 270 0 resistor-1.sym
{
T 51200 51300 5 10 0 0 270 0 1
device=RESISTOR
T 51100 51400 5 10 1 1 270 0 1
refdes=R?
}
C 50300 51600 1 270 0 resistor-1.sym
{
T 50700 51300 5 10 0 0 270 0 1
device=RESISTOR
T 50600 51400 5 10 1 1 270 0 1
refdes=R?
}
N 50900 51600 50900 52200 4
N 50400 51600 50400 52400 4
C 50800 50200 1 0 0 gnd-1.sym
C 50300 50200 1 0 0 gnd-1.sym
N 50900 50700 50900 50500 4
N 50400 50700 50400 50500 4
C 53500 51500 1 0 0 gnd-1.sym
N 53400 52800 53600 52800 4
N 53600 52800 53600 51800 4
N 53400 52600 53600 52600 4
N 53400 52400 53600 52400 4
N 53400 52200 53600 52200 4
C 52000 55100 1 0 0 vcc50-1.sym
N 52200 54400 52200 55100 4
C 49500 55100 1 0 0 vcc50-1.sym
N 49500 51900 49700 51900 4
C 49600 54900 1 270 0 resistor-1.sym
{
T 50000 54600 5 10 0 0 270 0 1
device=RESISTOR
T 49900 54700 5 10 1 1 270 0 1
refdes=R?
}
N 49700 51600 49700 54000 4
N 49700 54900 49700 55100 4
C 49500 51600 1 270 0 capacitor-1.sym
{
T 50200 51400 5 10 0 0 270 0 1
device=CAPACITOR
T 50000 51400 5 10 1 1 270 0 1
refdes=C?
T 50400 51400 5 10 0 0 270 0 1
symversion=0.1
}
C 49600 50200 1 0 0 gnd-1.sym
N 49700 50700 49700 50500 4
C 47000 46900 1 0 0 L297D-1.sym
C 47000 42400 1 0 0 L297D-1.sym
N 47000 52500 46400 52500 4
N 46400 43500 46400 52500 4
N 46400 48000 47000 48000 4
N 47000 43500 46400 43500 4
C 49600 46800 1 0 0 gnd-1.sym
C 49600 42300 1 0 0 gnd-1.sym
N 49500 47400 49700 47400 4
N 49700 47400 49700 47100 4
N 49500 42900 49700 42900 4
N 49700 42900 49700 42600 4
C 51300 47300 1 0 0 L298D-1.sym
C 51300 42800 1 0 0 L298D-1.sym
C 50800 47100 1 270 0 resistor-1.sym
{
T 51200 46800 5 10 0 0 270 0 1
device=RESISTOR
T 51100 46900 5 10 1 1 270 0 1
refdes=R?
}
C 50300 47100 1 270 0 resistor-1.sym
{
T 50700 46800 5 10 0 0 270 0 1
device=RESISTOR
T 50600 46900 5 10 1 1 270 0 1
refdes=R?
}
C 50800 42600 1 270 0 resistor-1.sym
{
T 51200 42300 5 10 0 0 270 0 1
device=RESISTOR
T 51100 42400 5 10 1 1 270 0 1
refdes=R?
}
C 50300 42600 1 270 0 resistor-1.sym
{
T 50700 42300 5 10 0 0 270 0 1
device=RESISTOR
T 50600 42400 5 10 1 1 270 0 1
refdes=R?
}
C 50300 45700 1 0 0 gnd-1.sym
C 50800 45700 1 0 0 gnd-1.sym
C 50300 41200 1 0 0 gnd-1.sym
C 50800 41200 1 0 0 gnd-1.sym
N 49500 49300 51300 49300 4
N 49500 49100 51300 49100 4
N 49500 48900 51300 48900 4
N 49500 48700 51300 48700 4
N 49500 48400 51300 48400 4
N 49500 48200 51300 48200 4
N 49500 47900 51300 47900 4
N 49500 47700 51300 47700 4
N 49500 44800 51300 44800 4
N 51300 44600 49500 44600 4
N 49500 44400 51300 44400 4
N 51300 44200 49500 44200 4
N 49500 43900 51300 43900 4
N 51300 43700 49500 43700 4
N 49500 43400 51300 43400 4
N 51300 43200 49500 43200 4
N 50400 47100 50400 47900 4
N 50900 47100 50900 47700 4
N 50400 46200 50400 46000 4
N 50900 46200 50900 46000 4
N 50400 42600 50400 43400 4
N 50900 42600 50900 43200 4
N 50400 41700 50400 41500 4
N 50900 41500 50900 41700 4
C 53500 47000 1 0 0 gnd-1.sym
C 53500 42500 1 0 0 gnd-1.sym
N 53600 47300 53600 48300 4
N 53600 48300 53400 48300 4
N 53400 48100 53600 48100 4
N 53400 47900 53600 47900 4
N 53400 47700 53600 47700 4
N 53400 43800 53600 43800 4
N 53600 43800 53600 42800 4
N 53400 43600 53600 43600 4
N 53400 43400 53600 43400 4
N 53400 43200 53600 43200 4
C 45900 42300 1 0 0 gnd-1.sym
C 45900 46800 1 0 0 gnd-1.sym
C 45900 51300 1 0 0 gnd-1.sym
N 46000 51600 46000 52700 4
N 46000 52700 47000 52700 4
N 46000 47100 46000 48200 4
N 46000 48200 47000 48200 4
N 46000 42600 46000 43700 4
N 46000 43700 47000 43700 4
C 55600 52200 1 0 0 UC3610DW-1.sym
C 55600 47700 1 0 0 UC3610DW-1.sym
C 55600 43200 1 0 0 UC3610DW-1.sym
N 53400 53800 55600 53800 4
N 55600 53600 53400 53600 4
N 53400 53400 55600 53400 4
N 55600 53200 53400 53200 4
N 53400 49300 55600 49300 4
N 55600 49100 53400 49100 4
N 53400 48900 55600 48900 4
N 55600 48700 53400 48700 4
N 53400 44800 55600 44800 4
N 55600 44600 53400 44600 4
N 53400 44400 55600 44400 4
N 55600 44200 53400 44200 4
C 56800 51700 1 0 0 gnd-1.sym
C 56800 47200 1 0 0 gnd-1.sym
C 56800 42700 1 0 0 gnd-1.sym
N 56900 52000 56900 52200 4
N 56900 47700 56900 47500 4
N 56300 52200 56300 52000 4
N 56300 52000 56900 52000 4
N 56300 47700 56300 47500 4
N 56300 47500 56900 47500 4
N 56900 43200 56900 43000 4
N 56300 43200 56300 43000 4
N 56300 43000 56900 43000 4
C 58000 50500 1 0 0 4P4C-1.sym
C 58000 46000 1 0 0 4P4C-1.sym
C 58000 41500 1 0 0 4P4C-1.sym
N 55200 53800 55200 51300 4
N 55200 51300 58000 51300 4
N 55000 53600 55000 51100 4
N 55000 51100 58000 51100 4
N 55400 53400 55400 51500 4
N 55400 51500 58000 51500 4
N 54800 53200 54800 50900 4
N 54800 50900 58000 50900 4
N 55200 49300 55200 46800 4
N 55200 46800 58000 46800 4
N 55000 49100 55000 46600 4
N 55000 46600 58000 46600 4
N 55400 48900 55400 47000 4
N 55400 47000 58000 47000 4
N 54800 48700 54800 46400 4
N 54800 46400 58000 46400 4
N 55200 44800 55200 42300 4
N 55200 42300 58000 42300 4
N 55000 44600 55000 42100 4
N 55000 42100 58000 42100 4
N 55400 44400 55400 42500 4
N 55400 42500 58000 42500 4
N 54800 44200 54800 41900 4
N 54800 41900 58000 41900 4
T 59400 51100 9 10 1 0 270 0 4
The 4P4C (Modular) jacks go to the stepper
moter windings. Make the cable so that the
inner pair connects to one winding and the
outer pair connects to the otther winding.
C 52000 50600 1 0 0 vcc50-1.sym
N 52200 49900 52200 50600 4
C 52000 46100 1 0 0 vcc50-1.sym
N 52200 45400 52200 46100 4
N 47000 53400 45600 53400 4
N 45600 41100 45600 54000 4
N 47000 48900 45600 48900 4
N 47000 44400 45600 44400 4
C 45500 39800 1 0 0 gnd-1.sym
C 45400 55100 1 0 0 vcc50-1.sym
C 45500 41100 1 270 0 resistor-1.sym
{
T 45900 40800 5 10 0 0 270 0 1
device=RESISTOR
T 45800 40900 5 10 1 1 270 0 1
refdes=R?
}
C 45500 54900 1 270 0 resistor-1.sym
{
T 45900 54600 5 10 0 0 270 0 1
device=RESISTOR
T 45800 54700 5 10 1 1 270 0 1
refdes=R?
}
N 45600 40100 45600 40200 4
N 45600 54900 45600 55100 4
T 45200 41100 9 10 1 0 270 0 1
Do not populate
C 38800 40000 1 0 0 connector16-1.sym
{
T 40700 44900 5 10 0 0 0 0 1
device=CONNECTOR_16
T 38900 45100 5 10 1 1 0 0 1
refdes=CONN?
}
U 43100 54000 43100 40000 10 -1
N 47000 53800 43300 53800 4
{
T 43500 53800 5 10 1 1 0 0 1
netname=ACW
}
C 43300 53800 1 180 0 busripper-1.sym
{
T 43300 53400 5 8 0 0 180 0 1
device=none
}
N 47000 53600 43300 53600 4
{
T 43500 53600 5 10 1 1 0 0 1
netname=ACLK
}
C 43300 53600 1 180 0 busripper-1.sym
{
T 43300 53200 5 8 0 0 180 0 1
device=none
}
N 47000 53200 43300 53200 4
{
T 43500 53200 5 10 1 1 0 0 1
netname=ARESET
}
C 43300 53200 1 180 0 busripper-1.sym
{
T 43300 52800 5 8 0 0 180 0 1
device=none
}
N 47000 53000 43300 53000 4
{
T 43500 53000 5 10 1 1 0 0 1
netname=AENABLE
}
C 43300 53000 1 180 0 busripper-1.sym
{
T 43300 52600 5 8 0 0 180 0 1
device=none
}
N 47000 49300 43300 49300 4
{
T 43500 49300 5 10 1 1 0 0 1
netname=BCW
}
C 43300 49300 1 180 0 busripper-1.sym
{
T 43300 48900 5 8 0 0 180 0 1
device=none
}
N 47000 49100 43300 49100 4
{
T 43500 49100 5 10 1 1 0 0 1
netname=BCLK
}
C 43300 49100 1 180 0 busripper-1.sym
{
T 43300 48700 5 8 0 0 180 0 1
device=none
}
N 47000 48700 43300 48700 4
{
T 43500 48700 5 10 1 1 0 0 1
netname=BRESET
}
C 43300 48700 1 180 0 busripper-1.sym
{
T 43300 48300 5 8 0 0 180 0 1
device=none
}
N 47000 48500 43300 48500 4
{
T 43500 48500 5 10 1 1 0 0 1
netname=BENABLE
}
C 43300 48500 1 180 0 busripper-1.sym
{
T 43300 48100 5 8 0 0 180 0 1
device=none
}
N 47000 44800 43300 44800 4
{
T 43500 44800 5 10 1 1 0 0 1
netname=CCW
}
C 43300 44800 1 180 0 busripper-1.sym
{
T 43300 44400 5 8 0 0 180 0 1
device=none
}
N 47000 44600 43300 44600 4
{
T 43500 44600 5 10 1 1 0 0 1
netname=CCLK
}
C 43300 44600 1 180 0 busripper-1.sym
{
T 43300 44200 5 8 0 0 180 0 1
device=none
}
N 47000 44200 43300 44200 4
{
T 43500 44200 5 10 1 1 0 0 1
netname=CRESET
}
C 43300 44200 1 180 0 busripper-1.sym
{
T 43300 43800 5 8 0 0 180 0 1
device=none
}
N 47000 44000 43300 44000 4
{
T 43500 44000 5 10 1 1 0 0 1
netname=CENABLE
}
C 43300 44000 1 180 0 busripper-1.sym
{
T 43300 43600 5 8 0 0 180 0 1
device=none
}
N 40600 44500 42900 44500 4
{
T 40700 44500 5 10 1 1 0 0 1
netname=ACW
}
C 42900 44500 1 270 0 busripper-1.sym
{
T 43300 44500 5 8 0 0 270 0 1
device=none
}
N 40600 44200 42900 44200 4
{
T 40700 44200 5 10 1 1 0 0 1
netname=ACLK
}
C 42900 44200 1 270 0 busripper-1.sym
{
T 43300 44200 5 8 0 0 270 0 1
device=none
}
N 40600 43900 42900 43900 4
{
T 40700 43900 5 10 1 1 0 0 1
netname=ARESET
}
C 42900 43900 1 270 0 busripper-1.sym
{
T 43300 43900 5 8 0 0 270 0 1
device=none
}
N 40600 43600 42900 43600 4
{
T 40700 43600 5 10 1 1 0 0 1
netname=AENABLE
}
C 42900 43600 1 270 0 busripper-1.sym
{
T 43300 43600 5 8 0 0 270 0 1
device=none
}
N 40600 43000 42900 43000 4
{
T 40700 43000 5 10 1 1 0 0 1
netname=BCW
}
C 42900 43000 1 270 0 busripper-1.sym
{
T 43300 43000 5 8 0 0 270 0 1
device=none
}
N 40600 42700 42900 42700 4
{
T 40700 42700 5 10 1 1 0 0 1
netname=BCLK
}
C 42900 42700 1 270 0 busripper-1.sym
{
T 43300 42700 5 8 0 0 270 0 1
device=none
}
N 40600 42400 42900 42400 4
{
T 40700 42400 5 10 1 1 0 0 1
netname=BRESET
}
C 42900 42400 1 270 0 busripper-1.sym
{
T 43300 42400 5 8 0 0 270 0 1
device=none
}
N 40600 42100 42900 42100 4
{
T 40700 42100 5 10 1 1 0 0 1
netname=BENABLE
}
C 42900 42100 1 270 0 busripper-1.sym
{
T 43300 42100 5 8 0 0 270 0 1
device=none
}
N 40600 41500 42900 41500 4
{
T 40700 41500 5 10 1 1 0 0 1
netname=CCW
}
C 42900 41500 1 270 0 busripper-1.sym
{
T 43300 41500 5 8 0 0 270 0 1
device=none
}
N 40600 41200 42900 41200 4
{
T 40700 41200 5 10 1 1 0 0 1
netname=CCLK
}
C 42900 41200 1 270 0 busripper-1.sym
{
T 43300 41200 5 8 0 0 270 0 1
device=none
}
N 40600 40900 42900 40900 4
{
T 40700 40900 5 10 1 1 0 0 1
netname=CRESET
}
C 42900 40900 1 270 0 busripper-1.sym
{
T 43300 40900 5 8 0 0 270 0 1
device=none
}
N 40600 40600 42900 40600 4
{
T 40700 40600 5 10 1 1 0 0 1
netname=CENABLE
}
C 42900 40600 1 270 0 busripper-1.sym
{
T 43300 40600 5 8 0 0 270 0 1
device=none
}
C 41600 39400 1 0 0 gnd-1.sym
N 40600 44800 41700 44800 4
N 41700 44800 41700 39700 4
C 41900 45300 1 0 0 vcc50-1.sym
C 42300 45500 1 0 0 vcc120-1.sym
N 40600 43300 42100 43300 4
N 42100 43300 42100 45300 4
N 40600 41800 42500 41800 4
N 42500 41800 42500 45500 4
N 40600 40300 41700 40300 4
T 53400 39800 9 16 1 0 0 0 1
Stepper Motor Driver Daughter Card
C 52400 54800 1 0 0 vcc120-1.sym
C 52400 50300 1 0 0 vcc120-1.sym
C 52400 45800 1 0 0 vcc120-1.sym
C 53100 54400 1 0 0 capacitor-1.sym
{
T 53300 55100 5 10 0 0 0 0 1
device=CAPACITOR
T 53300 54900 5 10 1 1 0 0 1
refdes=C?
T 53300 55300 5 10 0 0 0 0 1
symversion=0.1
}
C 53100 49900 1 0 0 capacitor-1.sym
{
T 53300 50600 5 10 0 0 0 0 1
device=CAPACITOR
T 53300 50400 5 10 1 1 0 0 1
refdes=C?
T 53300 50800 5 10 0 0 0 0 1
symversion=0.1
}
C 53100 45400 1 0 0 capacitor-1.sym
{
T 53300 46100 5 10 0 0 0 0 1
device=CAPACITOR
T 53300 45900 5 10 1 1 0 0 1
refdes=C?
T 53300 46300 5 10 0 0 0 0 1
symversion=0.1
}
N 52600 54400 52600 54800 4
N 53100 54600 52600 54600 4
N 52600 49900 52600 50300 4
N 52600 45400 52600 45800 4
N 53100 50100 52600 50100 4
N 53100 45600 52600 45600 4
C 54100 54000 1 0 0 gnd-1.sym
C 54100 49500 1 0 0 gnd-1.sym
C 54100 45000 1 0 0 gnd-1.sym
N 54000 54600 54200 54600 4
N 54200 54600 54200 54300 4
N 54000 50100 54200 50100 4
N 54200 50100 54200 49800 4
N 54000 45600 54200 45600 4
N 54200 45600 54200 45300 4
C 46700 42500 1 270 0 resistor-1.sym
{
T 47100 42200 5 10 0 0 270 0 1
device=RESISTOR
T 47000 42300 5 10 1 1 270 0 1
refdes=R?
}
C 46600 47200 1 270 0 resistor-1.sym
{
T 47000 46900 5 10 0 0 270 0 1
device=RESISTOR
T 46900 47000 5 10 1 1 270 0 1
refdes=R?
}
C 46600 51700 1 270 0 resistor-1.sym
{
T 47000 51400 5 10 0 0 270 0 1
device=RESISTOR
T 46900 51500 5 10 1 1 270 0 1
refdes=R?
}
C 44400 51900 1 0 0 resistor-1.sym
{
T 44700 52300 5 10 0 0 0 0 1
device=RESISTOR
T 44600 52200 5 10 1 1 0 0 1
refdes=R?
}
C 44400 47400 1 0 0 resistor-1.sym
{
T 44700 47800 5 10 0 0 0 0 1
device=RESISTOR
T 44600 47700 5 10 1 1 0 0 1
refdes=R?
}
C 44400 42900 1 0 0 resistor-1.sym
{
T 44700 43300 5 10 0 0 0 0 1
device=RESISTOR
T 44600 43200 5 10 1 1 0 0 1
refdes=R?
}
C 46600 50400 1 0 0 gnd-1.sym
C 46600 45900 1 0 0 gnd-1.sym
C 46700 41200 1 0 0 gnd-1.sym
C 43800 52100 1 0 0 vcc50-1.sym
C 43800 47600 1 0 0 vcc50-1.sym
C 43800 43100 1 0 0 vcc50-1.sym
N 46800 41500 46800 41600 4
N 46800 42500 46800 43000 4
N 45300 43000 47000 43000 4
N 46700 46200 46700 46300 4
N 46700 47200 46700 47500 4
N 45300 47500 47000 47500 4
N 46700 50700 46700 50800 4
N 46700 51700 46700 52000 4
N 45300 52000 47000 52000 4
N 44000 52100 44000 52000 4
N 44000 52000 44400 52000 4
N 44000 47600 44000 47500 4
N 44000 47500 44400 47500 4
N 44000 43100 44000 43000 4
N 44000 43000 44400 43000 4
C 56100 55000 1 0 0 vcc120-1.sym
C 56100 50500 1 0 0 vcc120-1.sym
C 56100 46000 1 0 0 vcc120-1.sym
N 56300 54800 56300 55000 4
N 56300 50300 56300 50500 4
N 56300 46000 56300 45800 4
