{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595163246729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595163246735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 20:54:06 2020 " "Processing started: Sun Jul 19 20:54:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595163246735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595163246735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595163246735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1595163247026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mareg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mareg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAREG-vhd_marge " "Found design unit 1: MAREG-vhd_marge" {  } { { "MAREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/MAREG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255343 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAREG " "Found entity 1: MAREG" {  } { { "MAREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/MAREG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ireg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ireg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IREG-vhd_ireg " "Found design unit 1: IREG-vhd_ireg" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255345 ""} { "Info" "ISGN_ENTITY_NAME" "1 IREG " "Found entity 1: IREG" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-vhd_counter " "Found design unit 1: COUNTER-vhd_counter" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255346 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-vhd_alu " "Found design unit 1: ALU-vhd_alu" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255347 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DREG-vhd_dreg " "Found design unit 1: DREG-vhd_dreg" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255349 ""} { "Info" "ISGN_ENTITY_NAME" "1 DREG " "Found entity 1: DREG" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-vhd_ctrl " "Found design unit 1: CTRL-vhd_ctrl" {  } { { "CTRL.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CTRL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255351 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-vhd " "Found design unit 1: CLOCK-vhd" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255352 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-vhd_pc " "Found design unit 1: PC-vhd_pc" {  } { { "PC.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255353 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-vhd_ram " "Found design unit 1: RAM-vhd_ram" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255355 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bit_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sixteen_Bit_CPU-vhd " "Found design unit 1: Sixteen_Bit_CPU-vhd" {  } { { "Sixteen_Bit_CPU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255356 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sixteen_Bit_CPU " "Found entity 1: Sixteen_Bit_CPU" {  } { { "Sixteen_Bit_CPU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbus-vhd " "Found design unit 1: dbus-vhd" {  } { { "dbus.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/dbus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255358 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbus " "Found entity 1: dbus" {  } { { "dbus.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/dbus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595163255358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595163255358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sixteen_Bit_CPU " "Elaborating entity \"Sixteen_Bit_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595163255390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:CL " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:CL\"" {  } { { "Sixteen_Bit_CPU.vhd" "CL" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255391 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "T CLOCK.vhd(17) " "VHDL Variable Declaration warning at CLOCK.vhd(17): used initial value expression for variable \"T\" because variable was never assigned a value" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1595163255392 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp CLOCK.vhd(22) " "VHDL Process Statement warning at CLOCK.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255392 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp CLOCK.vhd(16) " "VHDL Process Statement warning at CLOCK.vhd(16): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595163255392 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp CLOCK.vhd(16) " "Inferred latch for \"temp\" at CLOCK.vhd(16)" {  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255392 "|Sixteen_Bit_CPU|CLOCK:CL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:CT " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:CT\"" {  } { { "Sixteen_Bit_CPU.vhd" "CT" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:CTRLM " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:CTRLM\"" {  } { { "Sixteen_Bit_CPU.vhd" "CTRLM" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T7 CTRL.vhd(23) " "Verilog HDL or VHDL warning at CTRL.vhd(23): object \"T7\" assigned a value but never read" {  } { { "CTRL.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595163255395 "|Sixteen_Bit_CPU|CTRL:CTRLM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IREG IREG:IR " "Elaborating entity \"IREG\" for hierarchy \"IREG:IR\"" {  } { { "Sixteen_Bit_CPU.vhd" "IR" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DREG DREG:DR " "Elaborating entity \"DREG\" for hierarchy \"DREG:DR\"" {  } { { "Sixteen_Bit_CPU.vhd" "DR" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:P " "Elaborating entity \"PC\" for hierarchy \"PC:P\"" {  } { { "Sixteen_Bit_CPU.vhd" "P" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAREG MAREG:MAR " "Elaborating entity \"MAREG\" for hierarchy \"MAREG:MAR\"" {  } { { "Sixteen_Bit_CPU.vhd" "MAR" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAMM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAMM\"" {  } { { "Sixteen_Bit_CPU.vhd" "RAMM" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255475 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DO RAM.vhd(19) " "VHDL Process Statement warning at RAM.vhd(19): inferring latch(es) for signal or variable \"DO\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[0\] RAM.vhd(19) " "Inferred latch for \"DO\[0\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[1\] RAM.vhd(19) " "Inferred latch for \"DO\[1\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[2\] RAM.vhd(19) " "Inferred latch for \"DO\[2\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[3\] RAM.vhd(19) " "Inferred latch for \"DO\[3\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[4\] RAM.vhd(19) " "Inferred latch for \"DO\[4\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[5\] RAM.vhd(19) " "Inferred latch for \"DO\[5\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[6\] RAM.vhd(19) " "Inferred latch for \"DO\[6\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[7\] RAM.vhd(19) " "Inferred latch for \"DO\[7\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[8\] RAM.vhd(19) " "Inferred latch for \"DO\[8\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[9\] RAM.vhd(19) " "Inferred latch for \"DO\[9\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[10\] RAM.vhd(19) " "Inferred latch for \"DO\[10\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[11\] RAM.vhd(19) " "Inferred latch for \"DO\[11\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[12\] RAM.vhd(19) " "Inferred latch for \"DO\[12\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[13\] RAM.vhd(19) " "Inferred latch for \"DO\[13\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[14\] RAM.vhd(19) " "Inferred latch for \"DO\[14\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[15\] RAM.vhd(19) " "Inferred latch for \"DO\[15\]\" at RAM.vhd(19)" {  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255476 "|Sixteen_Bit_CPU|RAM:RAMM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:A " "Elaborating entity \"ALU\" for hierarchy \"ALU:A\"" {  } { { "Sixteen_Bit_CPU.vhd" "A" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(41) " "VHDL Process Statement warning at ALU.vhd(41): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Code ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"Code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Over ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Over\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Nege ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Nege\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595163255478 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DO ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"DO\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[0\] ALU.vhd(18) " "Inferred latch for \"DO\[0\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[1\] ALU.vhd(18) " "Inferred latch for \"DO\[1\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[2\] ALU.vhd(18) " "Inferred latch for \"DO\[2\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[3\] ALU.vhd(18) " "Inferred latch for \"DO\[3\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[4\] ALU.vhd(18) " "Inferred latch for \"DO\[4\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[5\] ALU.vhd(18) " "Inferred latch for \"DO\[5\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[6\] ALU.vhd(18) " "Inferred latch for \"DO\[6\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[7\] ALU.vhd(18) " "Inferred latch for \"DO\[7\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[8\] ALU.vhd(18) " "Inferred latch for \"DO\[8\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[9\] ALU.vhd(18) " "Inferred latch for \"DO\[9\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[10\] ALU.vhd(18) " "Inferred latch for \"DO\[10\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[11\] ALU.vhd(18) " "Inferred latch for \"DO\[11\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[12\] ALU.vhd(18) " "Inferred latch for \"DO\[12\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[13\] ALU.vhd(18) " "Inferred latch for \"DO\[13\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[14\] ALU.vhd(18) " "Inferred latch for \"DO\[14\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DO\[15\] ALU.vhd(18) " "Inferred latch for \"DO\[15\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nege ALU.vhd(18) " "Inferred latch for \"Nege\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Over ALU.vhd(18) " "Inferred latch for \"Over\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ALU.vhd(18) " "Inferred latch for \"Zero\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(21) " "Inferred latch for \"temp\[0\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(21) " "Inferred latch for \"temp\[1\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(21) " "Inferred latch for \"temp\[2\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(21) " "Inferred latch for \"temp\[3\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(21) " "Inferred latch for \"temp\[4\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(21) " "Inferred latch for \"temp\[5\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255479 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(21) " "Inferred latch for \"temp\[6\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(21) " "Inferred latch for \"temp\[7\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(21) " "Inferred latch for \"temp\[8\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALU.vhd(21) " "Inferred latch for \"temp\[9\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALU.vhd(21) " "Inferred latch for \"temp\[10\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALU.vhd(21) " "Inferred latch for \"temp\[11\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALU.vhd(21) " "Inferred latch for \"temp\[12\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALU.vhd(21) " "Inferred latch for \"temp\[13\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALU.vhd(21) " "Inferred latch for \"temp\[14\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALU.vhd(21) " "Inferred latch for \"temp\[15\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595163255480 "|Sixteen_Bit_CPU|ALU:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbus dbus:d " "Elaborating entity \"dbus\" for hierarchy \"dbus:d\"" {  } { { "Sixteen_Bit_CPU.vhd" "d" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595163255480 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[0\] " "Converted tri-state buffer \"DREG:ACC\|DO\[0\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[1\] " "Converted tri-state buffer \"DREG:ACC\|DO\[1\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[2\] " "Converted tri-state buffer \"DREG:ACC\|DO\[2\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[3\] " "Converted tri-state buffer \"DREG:ACC\|DO\[3\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[4\] " "Converted tri-state buffer \"DREG:ACC\|DO\[4\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[5\] " "Converted tri-state buffer \"DREG:ACC\|DO\[5\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[6\] " "Converted tri-state buffer \"DREG:ACC\|DO\[6\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[7\] " "Converted tri-state buffer \"DREG:ACC\|DO\[7\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[8\] " "Converted tri-state buffer \"DREG:ACC\|DO\[8\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[9\] " "Converted tri-state buffer \"DREG:ACC\|DO\[9\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[10\] " "Converted tri-state buffer \"DREG:ACC\|DO\[10\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[11\] " "Converted tri-state buffer \"DREG:ACC\|DO\[11\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[12\] " "Converted tri-state buffer \"DREG:ACC\|DO\[12\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[13\] " "Converted tri-state buffer \"DREG:ACC\|DO\[13\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[14\] " "Converted tri-state buffer \"DREG:ACC\|DO\[14\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:ACC\|DO\[15\] " "Converted tri-state buffer \"DREG:ACC\|DO\[15\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[0\] " "Converted tri-state buffer \"DREG:DR\|DO\[0\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[1\] " "Converted tri-state buffer \"DREG:DR\|DO\[1\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[2\] " "Converted tri-state buffer \"DREG:DR\|DO\[2\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[3\] " "Converted tri-state buffer \"DREG:DR\|DO\[3\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[4\] " "Converted tri-state buffer \"DREG:DR\|DO\[4\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[5\] " "Converted tri-state buffer \"DREG:DR\|DO\[5\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[6\] " "Converted tri-state buffer \"DREG:DR\|DO\[6\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[7\] " "Converted tri-state buffer \"DREG:DR\|DO\[7\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[8\] " "Converted tri-state buffer \"DREG:DR\|DO\[8\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[9\] " "Converted tri-state buffer \"DREG:DR\|DO\[9\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[10\] " "Converted tri-state buffer \"DREG:DR\|DO\[10\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[11\] " "Converted tri-state buffer \"DREG:DR\|DO\[11\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[12\] " "Converted tri-state buffer \"DREG:DR\|DO\[12\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[13\] " "Converted tri-state buffer \"DREG:DR\|DO\[13\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[14\] " "Converted tri-state buffer \"DREG:DR\|DO\[14\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DREG:DR\|DO\[15\] " "Converted tri-state buffer \"DREG:DR\|DO\[15\]\" feeding internal logic into a wire" {  } { { "DREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/DREG.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1595163255668 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1595163255668 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[0\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[0\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[1\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[1\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[2\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[2\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[3\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[3\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[4\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[4\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[5\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[5\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[6\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[6\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[7\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[7\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[8\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[8\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[9\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[9\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[10\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[10\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[11\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[11\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[12\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[12\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[13\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[13\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[14\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[14\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:A\|ALU_OUT\[15\] dbus:d\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALU:A\|ALU_OUT\[15\]\" to the node \"dbus:d\|Equal0\" into an OR gate" {  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595163256121 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1595163256121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|Zero " "Latch ALU:A\|Zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256123 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|Over " "Latch ALU:A\|Over has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|WideOr0" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256123 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|Nege " "Latch ALU:A\|Nege has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|WideNor0" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256123 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[0\] " "Latch ALU:A\|DO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256124 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[1\] " "Latch ALU:A\|DO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256124 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[2\] " "Latch ALU:A\|DO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256124 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[3\] " "Latch ALU:A\|DO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256124 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[4\] " "Latch ALU:A\|DO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256125 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[5\] " "Latch ALU:A\|DO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256125 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[6\] " "Latch ALU:A\|DO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256125 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[7\] " "Latch ALU:A\|DO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256126 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[8\] " "Latch ALU:A\|DO\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256126 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[9\] " "Latch ALU:A\|DO\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256126 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[10\] " "Latch ALU:A\|DO\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256126 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[11\] " "Latch ALU:A\|DO\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256127 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[12\] " "Latch ALU:A\|DO\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256127 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[13\] " "Latch ALU:A\|DO\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256127 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[14\] " "Latch ALU:A\|DO\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256127 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|DO\[15\] " "Latch ALU:A\|DO\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256128 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[8\] " "Latch ALU:A\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256128 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[9\] " "Latch ALU:A\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256128 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[10\] " "Latch ALU:A\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256128 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[11\] " "Latch ALU:A\|temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256129 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[12\] " "Latch ALU:A\|temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256129 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[13\] " "Latch ALU:A\|temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256129 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[14\] " "Latch ALU:A\|temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256129 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[15\] " "Latch ALU:A\|temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256130 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[1\] " "Latch ALU:A\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256130 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[6\] " "Latch ALU:A\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256130 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[2\] " "Latch ALU:A\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256130 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[3\] " "Latch ALU:A\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256131 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[4\] " "Latch ALU:A\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256131 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[5\] " "Latch ALU:A\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256131 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[0\] " "Latch ALU:A\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256131 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:A\|temp\[7\] " "Latch ALU:A\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IREG:IR\|temp\[15\] " "Ports D and ENA on the latch are fed by the same signal IREG:IR\|temp\[15\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1595163256132 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1595163256132 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595163256134 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595163256134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1595163256396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595163257760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595163257760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1033 " "Implemented 1033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595163257814 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595163257814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "947 " "Implemented 947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595163257814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595163257814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595163257856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 20:54:17 2020 " "Processing ended: Sun Jul 19 20:54:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595163257856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595163257856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595163257856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595163257856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595163259952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595163259959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 20:54:19 2020 " "Processing started: Sun Jul 19 20:54:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595163259959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1595163259959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1595163259959 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1595163260078 ""}
{ "Info" "0" "" "Project  = Sixteen_Bit_CPU" {  } {  } 0 0 "Project  = Sixteen_Bit_CPU" 0 0 "Fitter" 0 0 1595163260078 ""}
{ "Info" "0" "" "Revision = Sixteen_Bit_CPU" {  } {  } 0 0 "Revision = Sixteen_Bit_CPU" 0 0 "Fitter" 0 0 1595163260078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1595163260142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sixteen_Bit_CPU EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Sixteen_Bit_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1595163260165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595163260208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595163260208 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1595163260307 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595163260376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595163260376 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595163260376 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1595163260376 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1388 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595163260380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1390 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595163260380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1392 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595163260380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1394 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595163260380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1396 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595163260380 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1595163260380 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1595163260381 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 86 " "No exact pin location assignment(s) for 86 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1595163260653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "307 " "TimeQuest Timing Analyzer is analyzing 307 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1595163260910 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sixteen_Bit_CPU.sdc " "Synopsys Design Constraints File file not found: 'Sixteen_Bit_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1595163260911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1595163260911 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CL\|temp~0\|combout " "Node \"CL\|temp~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595163260917 ""} { "Warning" "WSTA_SCC_NODE" "CL\|temp~0\|datac " "Node \"CL\|temp~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595163260917 ""}  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1595163260917 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CL\|temp~0  from: datad  to: combout " "Cell: CL\|temp~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1595163260919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1595163260919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1595163260923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1595163260923 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1595163260925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK:CL\|temp~0  " "Automatically promoted node CLOCK:CL\|temp~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER:CT\|temp\[1\] " "Destination node COUNTER:CT\|temp\[1\]" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER:CT\|temp\[2\] " "Destination node COUNTER:CT\|temp\[2\]" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER:CT\|temp\[3\] " "Destination node COUNTER:CT\|temp\[3\]" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER:CT\|temp\[4\] " "Destination node COUNTER:CT\|temp\[4\]" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER:CT\|temp\[5\] " "Destination node COUNTER:CT\|temp\[5\]" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 269 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER:CT\|temp\[6\] " "Destination node COUNTER:CT\|temp\[6\]" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 268 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER:CT\|temp\[7\] " "Destination node COUNTER:CT\|temp\[7\]" {  } { { "COUNTER.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/COUNTER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 267 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IREG:IR\|temp\[0\] " "Destination node IREG:IR\|temp\[0\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 233 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IREG:IR\|temp\[1\] " "Destination node IREG:IR\|temp\[1\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 232 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IREG:IR\|temp\[2\] " "Destination node IREG:IR\|temp\[2\]" {  } { { "IREG.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/IREG.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 231 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1595163260968 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1595163260968 ""}  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1078 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CTRL:CTRLM\|R~0  " "Automatically promoted node CTRL:CTRLM\|R~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R_O~output " "Destination node R_O~output" {  } { { "Sixteen_Bit_CPU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1336 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ISUM_O~output " "Destination node ISUM_O~output" {  } { { "Sixteen_Bit_CPU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/Sixteen_Bit_CPU.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1337 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } { { "CTRL.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CTRL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:A\|temp\[0\]~85  " "Automatically promoted node ALU:A\|temp\[0\]~85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } { { "ALU.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/ALU.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1069 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:RAMM\|DO\[15\]~0  " "Automatically promoted node RAM:RAMM\|DO\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } { { "RAM.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/RAM.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 1094 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } { { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } { { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } { { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 566 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260969 ""}  } { { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 567 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260970 ""}  } { { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 568 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595163260970 ""}  } { { "temporary_test_loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 0 { 0 ""} 0 569 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595163260970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1595163261332 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595163261333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595163261333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595163261334 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595163261335 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1595163261335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1595163261336 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1595163261336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1595163261337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1595163261338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1595163261338 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "86 unused 2.5V 24 62 0 " "Number of I/O pins in group: 86 (unused VREF, 2.5V VCCIO, 24 input, 62 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1595163261341 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1595163261341 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1595163261341 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595163261343 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1595163261343 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1595163261343 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595163261403 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1595163261406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1595163262024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595163262180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1595163262194 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1595163265928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595163265928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1595163266334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.1% " "3e+02 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1595163267293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/Code/Quartus/Sixteen_Bit/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1595163267598 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1595163267598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595163270546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1595163270547 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1595163270547 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1595163270572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595163270630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595163270867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595163270924 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595163271207 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595163271698 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Code/Quartus/Sixteen_Bit/output_files/Sixteen_Bit_CPU.fit.smsg " "Generated suppressed messages file F:/Code/Quartus/Sixteen_Bit/output_files/Sixteen_Bit_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1595163272020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5789 " "Peak virtual memory: 5789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595163272380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 20:54:32 2020 " "Processing ended: Sun Jul 19 20:54:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595163272380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595163272380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595163272380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1595163272380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1595163274244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595163274249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 20:54:34 2020 " "Processing started: Sun Jul 19 20:54:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595163274249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1595163274249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1595163274249 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1595163274804 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1595163274822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595163275001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 20:54:35 2020 " "Processing ended: Sun Jul 19 20:54:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595163275001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595163275001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595163275001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1595163275001 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1595163275572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1595163277067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 20:54:36 2020 " "Processing started: Sun Jul 19 20:54:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595163277073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595163277073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sixteen_Bit_CPU -c Sixteen_Bit_CPU " "Command: quartus_sta Sixteen_Bit_CPU -c Sixteen_Bit_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595163277074 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1595163277190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1595163277283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595163277327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595163277327 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "307 " "TimeQuest Timing Analyzer is analyzing 307 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1595163277511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sixteen_Bit_CPU.sdc " "Synopsys Design Constraints File file not found: 'Sixteen_Bit_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1595163277572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1595163277572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK:CL\|counter\[0\] CLOCK:CL\|counter\[0\] " "create_clock -period 1.000 -name CLOCK:CL\|counter\[0\] CLOCK:CL\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277575 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277575 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COUNTER:CT\|temp\[0\] COUNTER:CT\|temp\[0\] " "create_clock -period 1.000 -name COUNTER:CT\|temp\[0\] COUNTER:CT\|temp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277575 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CS CS " "create_clock -period 1.000 -name CS CS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277575 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277575 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CL\|temp~0\|combout " "Node \"CL\|temp~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595163277577 ""} { "Warning" "WSTA_SCC_NODE" "CL\|temp~0\|datab " "Node \"CL\|temp~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595163277577 ""}  } { { "CLOCK.vhd" "" { Text "F:/Code/Quartus/Sixteen_Bit/CLOCK.vhd" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1595163277577 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CL\|temp~0  from: datad  to: combout " "Cell: CL\|temp~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277624 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1595163277624 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1595163277626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277627 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1595163277629 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1595163277635 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1595163277689 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1595163277689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.378 " "Worst-case setup slack is -15.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.378            -479.147 COUNTER:CT\|temp\[0\]  " "  -15.378            -479.147 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.200            -455.260 CLOCK:CL\|counter\[0\]  " "  -10.200            -455.260 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.164             -89.283 CS  " "   -7.164             -89.283 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722              -1.835 CLK  " "   -0.722              -1.835 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163277703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.715 " "Worst-case hold slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715             -18.144 CLOCK:CL\|counter\[0\]  " "   -0.715             -18.144 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 CLK  " "    0.164               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 COUNTER:CT\|temp\[0\]  " "    0.208               0.000 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 CS  " "    1.300               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163277747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.095 " "Worst-case recovery slack is -3.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.095             -12.371 CLK  " "   -3.095             -12.371 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163277869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.772 " "Worst-case removal slack is 0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 CLK  " "    0.772               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163277902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 CLK  " "   -3.000              -8.948 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CS  " "   -3.000              -3.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -95.168 CLOCK:CL\|counter\[0\]  " "   -1.487             -95.168 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818             -88.289 COUNTER:CT\|temp\[0\]  " "   -0.818             -88.289 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163277905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163277905 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1595163278092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1595163278110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1595163278425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CL\|temp~0  from: datad  to: combout " "Cell: CL\|temp~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278518 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1595163278518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1595163278536 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1595163278536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.672 " "Worst-case setup slack is -14.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.672            -459.482 COUNTER:CT\|temp\[0\]  " "  -14.672            -459.482 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.662            -429.765 CLOCK:CL\|counter\[0\]  " "   -9.662            -429.765 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.745             -82.851 CS  " "   -6.745             -82.851 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603              -1.358 CLK  " "   -0.603              -1.358 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163278541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.792 " "Worst-case hold slack is -0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -20.466 CLOCK:CL\|counter\[0\]  " "   -0.792             -20.466 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLK  " "    0.166               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 COUNTER:CT\|temp\[0\]  " "    0.182               0.000 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 CS  " "    1.180               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163278550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.854 " "Worst-case recovery slack is -2.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.854             -11.409 CLK  " "   -2.854             -11.409 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163278556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.683 " "Worst-case removal slack is 0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 CLK  " "    0.683               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163278563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 CLK  " "   -3.000              -8.948 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CS  " "   -3.000              -3.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -95.168 CLOCK:CL\|counter\[0\]  " "   -1.487             -95.168 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001             -75.006 COUNTER:CT\|temp\[0\]  " "   -1.001             -75.006 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163278568 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1595163278780 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CL\|temp~0  from: datad  to: combout " "Cell: CL\|temp~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1595163278972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278973 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1595163278979 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1595163278979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.785 " "Worst-case setup slack is -5.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.785            -177.336 COUNTER:CT\|temp\[0\]  " "   -5.785            -177.336 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.821            -156.883 CLOCK:CL\|counter\[0\]  " "   -3.821            -156.883 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.228             -24.652 CS  " "   -2.228             -24.652 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.049 CLK  " "   -0.025              -0.049 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163278987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163278987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.238 " "Worst-case hold slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -4.243 CLOCK:CL\|counter\[0\]  " "   -0.238              -4.243 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.044 CLK  " "   -0.024              -0.044 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 COUNTER:CT\|temp\[0\]  " "   -0.002              -0.002 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 CS  " "    0.502               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163279000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.892 " "Worst-case recovery slack is -0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892              -3.564 CLK  " "   -0.892              -3.564 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163279009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.355 " "Worst-case removal slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLK  " "    0.355               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163279017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 CLK  " "   -3.000              -7.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CS  " "   -3.000              -3.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 CLOCK:CL\|counter\[0\]  " "   -1.000             -64.000 CLOCK:CL\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240             -15.574 COUNTER:CT\|temp\[0\]  " "   -0.240             -15.574 COUNTER:CT\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595163279025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595163279025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595163279679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595163279681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595163279820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 20:54:39 2020 " "Processing ended: Sun Jul 19 20:54:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595163279820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595163279820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595163279820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595163279820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595163281927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595163281933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 20:54:41 2020 " "Processing started: Sun Jul 19 20:54:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595163281933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595163281933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sixteen_Bit_CPU -c Sixteen_Bit_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595163281933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU_8_1200mv_85c_slow.vho F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU_8_1200mv_85c_slow.vho in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163282512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU_8_1200mv_0c_slow.vho F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU_8_1200mv_0c_slow.vho in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163282611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU_min_1200mv_0c_fast.vho F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU_min_1200mv_0c_fast.vho in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163282713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU.vho F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU.vho in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163282815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU_8_1200mv_85c_vhd_slow.sdo F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU_8_1200mv_85c_vhd_slow.sdo in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163282893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU_8_1200mv_0c_vhd_slow.sdo F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU_8_1200mv_0c_vhd_slow.sdo in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163282973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU_min_1200mv_0c_vhd_fast.sdo F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU_min_1200mv_0c_vhd_fast.sdo in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163283051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sixteen_Bit_CPU_vhd.sdo F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/ simulation " "Generated file Sixteen_Bit_CPU_vhd.sdo in folder \"F:/Code/Quartus/Sixteen_Bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595163283130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595163283169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 20:54:43 2020 " "Processing ended: Sun Jul 19 20:54:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595163283169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595163283169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595163283169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595163283169 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus II Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595163283761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595164550267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595164550275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 21:15:50 2020 " "Processing started: Sun Jul 19 21:15:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595164550275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1595164550275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Sixteen_Bit_CPU -c Sixteen_Bit_CPU --netlist_type=sgate " "Command: quartus_npp Sixteen_Bit_CPU -c Sixteen_Bit_CPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1595164550275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595164550610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 21:15:50 2020 " "Processing ended: Sun Jul 19 21:15:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595164550610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595164550610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595164550610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1595164550610 ""}
