Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 05:34:02 2020
| Host         : LAPTOP-IC7HNLMF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.958        0.000                      0                  182        0.200        0.000                      0                  182        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.958        0.000                      0                  182        0.200        0.000                      0                  182        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.076ns (21.727%)  route 3.876ns (78.273%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.340     9.985    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X52Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.109 r  auto_test/ctr/M_ctr_q[30]_i_1/O
                         net (fo=1, routed)           0.000    10.109    auto_test/ctr/M_ctr_d[30]
    SLICE_X52Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X52Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[30]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.077    15.067    auto_test/ctr/M_ctr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.100ns (22.104%)  route 3.876ns (77.896%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.340     9.985    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X52Y55         LUT2 (Prop_lut2_I1_O)        0.148    10.133 r  auto_test/ctr/M_ctr_q[32]_i_1/O
                         net (fo=1, routed)           0.000    10.133    auto_test/ctr/M_ctr_d[32]
    SLICE_X52Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X52Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[32]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)        0.118    15.108    auto_test/ctr/M_ctr_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.076ns (22.169%)  route 3.778ns (77.831%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.241     9.886    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  auto_test/ctr/M_ctr_q[29]_i_1/O
                         net (fo=1, routed)           0.000    10.010    auto_test/ctr/M_ctr_d[29]
    SLICE_X49Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.441    14.845    auto_test/ctr/CLK
    SLICE_X49Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[29]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.029    15.018    auto_test/ctr/M_ctr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.102ns (22.584%)  route 3.778ns (77.416%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.241     9.886    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.150    10.036 r  auto_test/ctr/M_ctr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    10.036    auto_test/ctr/M_ctr_d[31]
    SLICE_X49Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.441    14.845    auto_test/ctr/CLK
    SLICE_X49Y55         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[31]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.075    15.064    auto_test/ctr/M_ctr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.076ns (22.363%)  route 3.735ns (77.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.199     9.844    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.124     9.968 r  auto_test/ctr/M_ctr_q[25]_i_1/O
                         net (fo=1, routed)           0.000     9.968    auto_test/ctr/M_ctr_d[25]
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[25]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.077    15.067    auto_test/ctr/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.076ns (22.373%)  route 3.733ns (77.627%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.197     9.842    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.124     9.966 r  auto_test/ctr/M_ctr_q[26]_i_1/O
                         net (fo=1, routed)           0.000     9.966    auto_test/ctr/M_ctr_d[26]
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[26]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.081    15.071    auto_test/ctr/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.100ns (22.749%)  route 3.735ns (77.251%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.199     9.844    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.148     9.992 r  auto_test/ctr/M_ctr_q[27]_i_1/O
                         net (fo=1, routed)           0.000     9.992    auto_test/ctr/M_ctr_d[27]
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[27]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.118    15.108    auto_test/ctr/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.102ns (22.790%)  route 3.733ns (77.210%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          1.197     9.842    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.150     9.992 r  auto_test/ctr/M_ctr_q[28]_i_1/O
                         net (fo=1, routed)           0.000     9.992    auto_test/ctr/M_ctr_d[28]
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X52Y54         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[28]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.118    15.108    auto_test/ctr/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.076ns (24.377%)  route 3.338ns (75.623%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.802     9.446    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X50Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.570 r  auto_test/ctr/M_ctr_q[22]_i_1/O
                         net (fo=1, routed)           0.000     9.570    auto_test/ctr/M_ctr_d[22]
    SLICE_X50Y53         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X50Y53         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[22]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.081    15.071    auto_test/ctr/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 auto_test/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.076ns (24.438%)  route 3.327ns (75.562%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto_test/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           1.008     6.621    auto_test/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  auto_test/ctr/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.498     7.243    auto_test/ctr/M_ctr_q[32]_i_10_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  auto_test/ctr/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.586     7.954    auto_test/ctr/M_ctr_q[32]_i_9_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.078 r  auto_test/ctr/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.443     8.521    auto_test/ctr/M_ctr_q[32]_i_5_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.645 f  auto_test/ctr/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.791     9.435    auto_test/ctr/M_ctr_q[32]_i_2_n_0
    SLICE_X50Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.559 r  auto_test/ctr/M_ctr_q[21]_i_1/O
                         net (fo=1, routed)           0.000     9.559    auto_test/ctr/M_ctr_d[21]
    SLICE_X50Y53         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.442    14.846    auto_test/ctr/CLK
    SLICE_X50Y53         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[21]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)        0.077    15.067    auto_test/ctr/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.530    button_cond/sync/CLK
    SLICE_X64Y68         FDRE                                         r  button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.804    button_cond/sync/M_pipe_d[1]
    SLICE_X64Y67         FDRE                                         r  button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     2.045    button_cond/sync/CLK
    SLICE_X64Y67         FDRE                                         r  button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.059     1.604    button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.119%)  route 0.343ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X51Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=50, routed)          0.343     1.993    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.838     2.028    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[3]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     1.791    auto_test/ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.119%)  route 0.343ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X51Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=50, routed)          0.343     1.993    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.838     2.028    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     1.791    auto_test/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.119%)  route 0.343ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X51Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=50, routed)          0.343     1.993    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.838     2.028    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     1.791    auto_test/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.119%)  route 0.343ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X51Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=50, routed)          0.343     1.993    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.838     2.028    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     1.791    auto_test/ctr/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.119%)  route 0.343ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X51Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=50, routed)          0.343     1.993    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.838     2.028    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     1.791    auto_test/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.119%)  route 0.343ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X51Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=50, routed)          0.343     1.993    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.838     2.028    auto_test/ctr/CLK
    SLICE_X50Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     1.791    auto_test/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.047%)  route 0.179ns (55.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X49Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.179     1.829    reset_cond/M_stage_d[2]
    SLICE_X50Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    reset_cond/CLK
    SLICE_X50Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X50Y50         FDSE (Hold_fdse_C_D)         0.059     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_test/ctr/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.119%)  route 0.343ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X51Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=50, routed)          0.343     1.993    auto_test/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.838     2.028    auto_test/ctr/CLK
    SLICE_X51Y49         FDRE                                         r  auto_test/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X51Y49         FDRE (Hold_fdre_C_R)        -0.018     1.764    auto_test/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X49Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.820    reset_cond/M_stage_d[1]
    SLICE_X49Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.834     2.024    reset_cond/CLK
    SLICE_X49Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X49Y50         FDSE (Hold_fdse_C_D)         0.066     1.575    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y60   M_state_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58   M_storeX_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   M_storeX_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   M_storeX_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   M_storeX_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   M_storeX_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y61   M_storeX_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y57   M_storeX_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57   M_storeX_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y60   M_state_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   M_storeX_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   M_storeX_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   M_storeX_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61   M_storeX_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57   M_storeX_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   M_storeX_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   M_storeX_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   M_storeX_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   M_storeX_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   M_storeX_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   M_storeX_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   M_storeX_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y61   M_storeX_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   M_storeX_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   M_storeX_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   M_storeX_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   M_storeX_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   M_storeX_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   M_storeX_q_reg[7]/C



