// Seed: 1024928264
module module_0 ();
  wire [1 : -1 'b0 <  1] id_1, id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply1 id_5
    , id_14,
    input supply0 id_6,
    output logic id_7,
    output wand id_8,
    input wire id_9,
    input wand id_10,
    input supply0 id_11,
    output wire id_12
);
  tri id_15 = -1;
  module_0 modCall_1 ();
  integer id_16;
  ;
  always @(negedge id_0)
    case (1)
      id_6:  id_7 = -1;
      id_14: id_14 <= 1'b0;
    endcase
endmodule
