Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 27 18:48:40 2025
| Host         : DESKTOP-OGE0C9T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file voting_machine_timing_summary_routed.rpt -pb voting_machine_timing_summary_routed.pb -rpx voting_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : voting_machine
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.792        0.000                      0                  354        0.228        0.000                      0                  354        4.500        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.792        0.000                      0                  354        0.228        0.000                      0                  354        4.500        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.014ns (21.907%)  route 3.615ns (78.093%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.953    10.152    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.776    14.963    mc/CLK
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[24]/C
                         clock pessimism              0.541    15.504    
                         clock uncertainty           -0.035    15.468    
    SLICE_X104Y133       FDRE (Setup_fdre_C_R)       -0.524    14.944    mc/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.014ns (21.907%)  route 3.615ns (78.093%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.953    10.152    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.776    14.963    mc/CLK
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[25]/C
                         clock pessimism              0.541    15.504    
                         clock uncertainty           -0.035    15.468    
    SLICE_X104Y133       FDRE (Setup_fdre_C_R)       -0.524    14.944    mc/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.014ns (21.907%)  route 3.615ns (78.093%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.953    10.152    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.776    14.963    mc/CLK
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[26]/C
                         clock pessimism              0.541    15.504    
                         clock uncertainty           -0.035    15.468    
    SLICE_X104Y133       FDRE (Setup_fdre_C_R)       -0.524    14.944    mc/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.014ns (21.907%)  route 3.615ns (78.093%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.953    10.152    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.776    14.963    mc/CLK
    SLICE_X104Y133       FDRE                                         r  mc/counter_reg[27]/C
                         clock pessimism              0.541    15.504    
                         clock uncertainty           -0.035    15.468    
    SLICE_X104Y133       FDRE (Setup_fdre_C_R)       -0.524    14.944    mc/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.932%)  route 3.609ns (78.068%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.948    10.147    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y134       FDRE                                         r  mc/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.777    14.964    mc/CLK
    SLICE_X104Y134       FDRE                                         r  mc/counter_reg[28]/C
                         clock pessimism              0.541    15.505    
                         clock uncertainty           -0.035    15.469    
    SLICE_X104Y134       FDRE (Setup_fdre_C_R)       -0.524    14.945    mc/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.932%)  route 3.609ns (78.068%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.948    10.147    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y134       FDRE                                         r  mc/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.777    14.964    mc/CLK
    SLICE_X104Y134       FDRE                                         r  mc/counter_reg[29]/C
                         clock pessimism              0.541    15.505    
                         clock uncertainty           -0.035    15.469    
    SLICE_X104Y134       FDRE (Setup_fdre_C_R)       -0.524    14.945    mc/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.932%)  route 3.609ns (78.068%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.948    10.147    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y134       FDRE                                         r  mc/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.777    14.964    mc/CLK
    SLICE_X104Y134       FDRE                                         r  mc/counter_reg[30]/C
                         clock pessimism              0.541    15.505    
                         clock uncertainty           -0.035    15.469    
    SLICE_X104Y134       FDRE (Setup_fdre_C_R)       -0.524    14.945    mc/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.014ns (22.583%)  route 3.476ns (77.417%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.815    10.014    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y132       FDRE                                         r  mc/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.775    14.962    mc/CLK
    SLICE_X104Y132       FDRE                                         r  mc/counter_reg[20]/C
                         clock pessimism              0.541    15.503    
                         clock uncertainty           -0.035    15.467    
    SLICE_X104Y132       FDRE (Setup_fdre_C_R)       -0.524    14.943    mc/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.014ns (22.583%)  route 3.476ns (77.417%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.815    10.014    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y132       FDRE                                         r  mc/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.775    14.962    mc/CLK
    SLICE_X104Y132       FDRE                                         r  mc/counter_reg[21]/C
                         clock pessimism              0.541    15.503    
                         clock uncertainty           -0.035    15.467    
    SLICE_X104Y132       FDRE (Setup_fdre_C_R)       -0.524    14.943    mc/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.014ns (22.583%)  route 3.476ns (77.417%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.965     5.524    mc/CLK
    SLICE_X104Y130       FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.518     6.042 f  mc/counter_reg[14]/Q
                         net (fo=3, routed)           0.829     6.871    mc/counter_reg[14]
    SLICE_X105Y128       LUT4 (Prop_lut4_I1_O)        0.124     6.995 f  mc/led[3]_i_10/O
                         net (fo=1, routed)           0.849     7.844    mc/led[3]_i_10_n_0
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.124     7.968 f  mc/led[3]_i_6/O
                         net (fo=1, routed)           0.667     8.635    mc/led[3]_i_6_n_0
    SLICE_X102Y130       LUT4 (Prop_lut4_I1_O)        0.124     8.759 f  mc/led[3]_i_4/O
                         net (fo=5, routed)           0.316     9.075    mc/counter_reg[25]_0
    SLICE_X102Y131       LUT6 (Prop_lut6_I3_O)        0.124     9.199 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.815    10.014    mc/counter[0]_i_1__3_n_0
    SLICE_X104Y132       FDRE                                         r  mc/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.095    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.186 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.775    14.962    mc/CLK
    SLICE_X104Y132       FDRE                                         r  mc/counter_reg[22]/C
                         clock pessimism              0.541    15.503    
                         clock uncertainty           -0.035    15.467    
    SLICE_X104Y132       FDRE (Setup_fdre_C_R)       -0.524    14.943    mc/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  4.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bc0/valid_vote_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.803%)  route 0.147ns (44.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.712     1.745    bc0/CLK
    SLICE_X111Y132       FDRE                                         r  bc0/valid_vote_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDRE (Prop_fdre_C_Q)         0.141     1.886 r  bc0/valid_vote_reg/Q
                         net (fo=10, routed)          0.147     2.033    vl/valid_vote_0
    SLICE_X113Y131       LUT5 (Prop_lut5_I1_O)        0.045     2.078 r  vl/led[3]_i_2/O
                         net (fo=1, routed)           0.000     2.078    mc/D[3]
    SLICE_X113Y131       FDRE                                         r  mc/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.985     2.274    mc/CLK
    SLICE_X113Y131       FDRE                                         r  mc/led_reg[3]/C
                         clock pessimism             -0.517     1.758    
    SLICE_X113Y131       FDRE (Hold_fdre_C_D)         0.092     1.850    mc/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vl/candidate1_vote_received_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/candidate1_vote_received_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.711     1.744    vl/CLK
    SLICE_X107Y132       FDRE                                         r  vl/candidate1_vote_received_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.141     1.885 r  vl/candidate1_vote_received_reg[2]/Q
                         net (fo=3, routed)           0.168     2.053    vl/candidate1_vote_received_reg__0[2]
    SLICE_X107Y132       LUT4 (Prop_lut4_I3_O)        0.042     2.095 r  vl/candidate1_vote_received[3]_i_3/O
                         net (fo=1, routed)           0.000     2.095    vl/p_0_in__0[3]
    SLICE_X107Y132       FDRE                                         r  vl/candidate1_vote_received_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.983     2.272    vl/CLK
    SLICE_X107Y132       FDRE                                         r  vl/candidate1_vote_received_reg[3]/C
                         clock pessimism             -0.529     1.744    
    SLICE_X107Y132       FDRE (Hold_fdre_C_D)         0.107     1.851    vl/candidate1_vote_received_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vl/candidate0_vote_received_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/candidate0_vote_received_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.711     1.744    vl/CLK
    SLICE_X111Y131       FDRE                                         r  vl/candidate0_vote_received_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.141     1.885 r  vl/candidate0_vote_received_reg[0]/Q
                         net (fo=5, routed)           0.159     2.044    vl/candidate0_vote_received_reg__0[0]
    SLICE_X111Y131       LUT2 (Prop_lut2_I0_O)        0.045     2.089 r  vl/candidate0_vote_received[1]_i_1/O
                         net (fo=1, routed)           0.000     2.089    vl/p_0_in[1]
    SLICE_X111Y131       FDRE                                         r  vl/candidate0_vote_received_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.985     2.274    vl/CLK
    SLICE_X111Y131       FDRE                                         r  vl/candidate0_vote_received_reg[1]/C
                         clock pessimism             -0.531     1.744    
    SLICE_X111Y131       FDRE (Hold_fdre_C_D)         0.092     1.836    vl/candidate0_vote_received_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vl/candidate0_vote_received_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/candidate0_vote_received_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.711     1.744    vl/CLK
    SLICE_X111Y131       FDRE                                         r  vl/candidate0_vote_received_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.141     1.885 r  vl/candidate0_vote_received_reg[0]/Q
                         net (fo=5, routed)           0.182     2.067    vl/candidate0_vote_received_reg__0[0]
    SLICE_X111Y131       LUT4 (Prop_lut4_I1_O)        0.043     2.110 r  vl/candidate0_vote_received[3]_i_3/O
                         net (fo=1, routed)           0.000     2.110    vl/p_0_in[3]
    SLICE_X111Y131       FDRE                                         r  vl/candidate0_vote_received_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.985     2.274    vl/CLK
    SLICE_X111Y131       FDRE                                         r  vl/candidate0_vote_received_reg[3]/C
                         clock pessimism             -0.531     1.744    
    SLICE_X111Y131       FDRE (Hold_fdre_C_D)         0.107     1.851    vl/candidate0_vote_received_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bc0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.711     1.744    bc0/CLK
    SLICE_X109Y132       FDRE                                         r  bc0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDRE (Prop_fdre_C_Q)         0.141     1.885 r  bc0/counter_reg[19]/Q
                         net (fo=4, routed)           0.118     2.003    bc0/counter_reg[19]
    SLICE_X109Y132       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.111 r  bc0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    bc0/counter_reg[16]_i_1_n_4
    SLICE_X109Y132       FDRE                                         r  bc0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.983     2.272    bc0/CLK
    SLICE_X109Y132       FDRE                                         r  bc0/counter_reg[19]/C
                         clock pessimism             -0.529     1.744    
    SLICE_X109Y132       FDRE (Hold_fdre_C_D)         0.105     1.849    bc0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vl/candidate1_vote_received_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vl/candidate1_vote_received_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.711     1.744    vl/CLK
    SLICE_X107Y132       FDRE                                         r  vl/candidate1_vote_received_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDRE (Prop_fdre_C_Q)         0.141     1.885 r  vl/candidate1_vote_received_reg[2]/Q
                         net (fo=3, routed)           0.168     2.053    vl/candidate1_vote_received_reg__0[2]
    SLICE_X107Y132       LUT3 (Prop_lut3_I0_O)        0.045     2.098 r  vl/candidate1_vote_received[2]_i_1/O
                         net (fo=1, routed)           0.000     2.098    vl/p_0_in__0[2]
    SLICE_X107Y132       FDRE                                         r  vl/candidate1_vote_received_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.983     2.272    vl/CLK
    SLICE_X107Y132       FDRE                                         r  vl/candidate1_vote_received_reg[2]/C
                         clock pessimism             -0.529     1.744    
    SLICE_X107Y132       FDRE (Hold_fdre_C_D)         0.091     1.835    vl/candidate1_vote_received_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bc0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.710     1.743    bc0/CLK
    SLICE_X109Y131       FDRE                                         r  bc0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.141     1.884 r  bc0/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     2.003    bc0/counter_reg[15]
    SLICE_X109Y131       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.111 r  bc0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.111    bc0/counter_reg[12]_i_1_n_4
    SLICE_X109Y131       FDRE                                         r  bc0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.982     2.271    bc0/CLK
    SLICE_X109Y131       FDRE                                         r  bc0/counter_reg[15]/C
                         clock pessimism             -0.529     1.743    
    SLICE_X109Y131       FDRE (Hold_fdre_C_D)         0.105     1.848    bc0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bc3/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc3/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.680     1.713    bc3/CLK
    SLICE_X103Y128       FDRE                                         r  bc3/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y128       FDRE (Prop_fdre_C_Q)         0.141     1.854 r  bc3/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.973    bc3/counter_reg[7]
    SLICE_X103Y128       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.081 r  bc3/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.081    bc3/counter_reg[4]_i_1__2_n_4
    SLICE_X103Y128       FDRE                                         r  bc3/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.952     2.241    bc3/CLK
    SLICE_X103Y128       FDRE                                         r  bc3/counter_reg[7]/C
                         clock pessimism             -0.529     1.713    
    SLICE_X103Y128       FDRE (Hold_fdre_C_D)         0.105     1.818    bc3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bc0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.709     1.742    bc0/CLK
    SLICE_X109Y130       FDRE                                         r  bc0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.141     1.883 r  bc0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     2.002    bc0/counter_reg[11]
    SLICE_X109Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.110 r  bc0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.110    bc0/counter_reg[8]_i_1_n_4
    SLICE_X109Y130       FDRE                                         r  bc0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.981     2.270    bc0/CLK
    SLICE_X109Y130       FDRE                                         r  bc0/counter_reg[11]/C
                         clock pessimism             -0.529     1.742    
    SLICE_X109Y130       FDRE (Hold_fdre_C_D)         0.105     1.847    bc0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bc0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.712     1.745    bc0/CLK
    SLICE_X109Y133       FDRE                                         r  bc0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDRE (Prop_fdre_C_Q)         0.141     1.886 r  bc0/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     2.005    bc0/counter_reg[23]
    SLICE_X109Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.113 r  bc0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.113    bc0/counter_reg[20]_i_1_n_4
    SLICE_X109Y133       FDRE                                         r  bc0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.984     2.273    bc0/CLK
    SLICE_X109Y133       FDRE                                         r  bc0/counter_reg[23]/C
                         clock pessimism             -0.529     1.745    
    SLICE_X109Y133       FDRE (Hold_fdre_C_D)         0.105     1.850    bc0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y128  bc0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y130  bc0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y130  bc0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y131  bc0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y132  bc0/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y132  bc0/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y132  bc0/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y128  bc0/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y133  bc0/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y128  bc0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y131  bc0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y132  bc0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y132  bc0/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y132  bc0/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y128  bc0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y134  bc0/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y134  bc0/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y128  bc0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y128  bc0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y130  bc0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y130  bc0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y131  bc0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y132  bc0/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y132  bc0/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y132  bc0/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y130  bc0/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y130  bc0/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y129  bc1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y129  bc1/counter_reg[11]/C



