---
layout: default
title: FeRAMï¼ˆFerroelectric Random Access Memoryï¼‰
---

---

# ğŸ”‹ FeRAMï¼ˆFerroelectric Random Access Memoryï¼‰ï½œFeRAM: Ferroelectric RAM

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**FeRAMï¼ˆå¼·èª˜é›»ä½“RAMï¼‰**ã¯ã€**ä¸æ®ç™ºæ€§ãƒ»é«˜é€Ÿæ€§ãƒ»é«˜ã„æ›¸æ›ãˆè€æ€§**ã‚’ä½µã›æŒã¤æ¬¡ä¸–ä»£ãƒ¡ãƒ¢ãƒªã§ã™ã€‚  
**FeRAM (Ferroelectric RAM)** is a next-generation memory that combines **non-volatility, high speed, and high endurance**.

- **æ§‹é€ ã¯DRAMã¨åŒæ§˜ï¼ˆ1T1Cï¼‰**ï½œSame structure as DRAM: 1 Transistor + 1 Capacitor (1T1C)
- **å¼·èª˜é›»ä½“ææ–™ï¼ˆPZT, HfOâ‚‚ï¼‰**ã§ãƒ‡ãƒ¼ã‚¿ä¿æŒï½œData retention using **ferroelectric materials (e.g., PZT, HfOâ‚‚)**
- **ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è¦ã€ä¸æ®ç™ºæ€§**ï½œNo refresh required, non-volatile

ç”¨é€”ï¼šçµ„è¾¼ã¿æ©Ÿå™¨ãƒ»ã‚¢ãƒŠãƒ­ã‚°æ··è¼‰LSIãƒ»è»Šè¼‰åˆ¶å¾¡ãªã©  
Applications: Embedded systems, mixed-signal LSI, automotive control

---

## ğŸ”§ ã‚»ãƒ«æ§‹é€ ã¨å‹•ä½œåŸç†ï½œCell Structure & Operation

```mermaid
graph TD
    WL[WLï¼ˆãƒ¯ãƒ¼ãƒ‰ç·šï¼‰] --> FET[ã‚¢ã‚¯ã‚»ã‚¹FET]
    FET --> CAP[å¼·èª˜é›»ä½“ã‚­ãƒ£ãƒ‘ã‚·ã‚¿]
    CAP --> BL[BLï¼ˆãƒ“ãƒƒãƒˆç·šï¼‰]

    subgraph FeRAM_Cell [FeRAM 1T1Cã‚»ãƒ«]
        FET
        CAP
    end
```

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | å†…å®¹ï¼ˆEnglishï¼‰ |
|------|----------------|-----------------|
| æ›¸ãè¾¼ã¿ | åˆ†æ¥µæ–¹å‘ã‚’é›»åœ§ã§åˆ¶å¾¡ï¼ˆ1 or 0ï¼‰ | Apply voltage to set polarization (1 or 0) |
| èª­ã¿å‡ºã— | **ç ´å£Šèª­ã¿å‡ºã—**ï¼‹å†æ›¸ãè¾¼ã¿ãŒå¿…è¦ | **Destructive read**, followed by rewrite |
| ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ææ–™ | PZT, HfOâ‚‚ãªã© | Materials such as PZT, HfOâ‚‚ |

---

## ğŸ“Š ä»–ãƒ¡ãƒ¢ãƒªã¨ã®æ¯”è¼ƒï½œComparison with Other Memories

| ç‰¹æ€§ / Feature | FeRAM | SRAM | DRAM | Flash |
|----------------|-------|------|------|--------|
| ä¸æ®ç™ºæ€§ / Non-volatility | â— | Ã— | Ã— | â— |
| æ›¸æ›è€æ€§ / Write Endurance | â—ï¼ˆ10Â¹Â²å›ä»¥ä¸Šï¼‰ | â— | â— | â–³ï¼ˆ10â´ã€œ10âµå›ï¼‰ |
| æ›¸æ›é€Ÿåº¦ / Write Speed | â—ï¼ˆæ•°10nsï¼‰ | â— | â—‹ | Ã—ï¼ˆÂµsã€œmsï¼‰ |
| æ¶ˆè²»é›»åŠ› / Power | â—ï¼ˆä½ï¼‰ | â—‹ | â–³ | â–³ |
| ã‚»ãƒ«é¢ç© / Cell Area | â–³ï¼ˆ1T1Cï¼‰ | â–³ï¼ˆ6Tï¼‰ | â—ï¼ˆ1T1Cï¼‰ | â— |
| èª­ã¿å‡ºã—æ–¹å¼ / Read Method | ç ´å£Šèª­ã¿å‡ºã— | éç ´å£Š | éç ´å£Š | éç ´å£Š |

---

## ğŸ­ å®Ÿè£…ã¨å¿œç”¨ï½œImplementation & Applications

| åˆ†é‡ / Field | ç‰¹å¾´ / Feature | æ´»ç”¨ä¾‹ / Example |
|-------------|----------------|------------------|
| è»Šè¼‰ / Automotive | é«˜ä¿¡é ¼ãƒ»æ¸©åº¦å®‰å®šæ€§ | ECUã€ã‚»ãƒ³ã‚µåˆ¶å¾¡ / ECU, sensor control |
| åŒ»ç™‚ / Medical | é•·å¯¿å‘½ãƒ»ä½æ¶ˆè²»é›»åŠ› | ãƒã‚¤ã‚¿ãƒ«è¨˜éŒ²æ©Ÿå™¨ / Vital sign recorders |
| çµ„è¾¼ã¿ / Embedded | é«˜é€Ÿãƒ»çœé›»åŠ› | ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢è¨˜éŒ² / Firmware settings |
| ã‚¢ãƒŠãƒ­ã‚°æ··è¼‰ / AMS LSI | CMOSäº’æ›ã®ä¸æ®ç™ºæ€§ | ADC/DAC SoCå†…è”µè¨˜æ†¶ / On-chip memory for AMS |

---

## ğŸ§ª ææ–™æŠ€è¡“ã¨èª²é¡Œï½œMaterials & Scaling Challenges

| ææ–™ / Material | ç‰¹å¾´ / Feature | å‚™è€ƒ / Note |
|----------------|----------------|-------------|
| PZT | é«˜åˆ†æ¥µãƒ»å®Ÿç¸¾è±Šå¯Œï¼ˆPbå«ã‚€ï¼‰ | CMOSäº’æ›æ€§ã«èª²é¡Œ / Pb issue |
| HfOâ‚‚ | CMOSäº’æ›ãƒ»å¾®ç´°åŒ–å¯¾å¿œ | FinFETå¯¾å¿œã€28nmä»¥ä¸‹å¯¾å¿œå¯ |

**èª²é¡Œ / Issues**:

- ğŸ”„ ç ´å£Šèª­ã¿å‡ºã— â†’ ãƒªãƒ©ã‚¤ãƒˆé »åº¦å¢—ã«ã‚ˆã‚‹åŠ£åŒ–  
  Destructive readout leads to wear due to rewrite
- ğŸ”‰ ã‚»ãƒ«é–“å¹²æ¸‰ãƒ»èª­ã¿å‡ºã—ãƒã‚¤ã‚º  
  Crosstalk and read noise
- ğŸ¯ ã‚»ãƒ³ã‚¹ã‚¢ãƒ³ãƒ—ã®æ„Ÿåº¦ãŒé‡è¦  
  Sense amplifier precision is critical

---

## ğŸ§‘â€ğŸ« æ•™æçš„è¦–ç‚¹ï½œEducational Notes

- DRAMã¨æ§‹é€ é¡ä¼¼ â†’ **ç™ºå±•å‹ãƒ¡ãƒ¢ãƒªã®ä½ç½®ã¥ã‘**  
  Same structure as DRAM â†’ Advanced memory architecture
- ç ´å£Šèª­ã¿å‡ºã— â†’ **ä¿¡é ¼æ€§è¨­è¨ˆã®é‡è¦æ€§**  
  Destructive read â†’ Importance of reliability-aware design
- ã‚¢ãƒŠãƒ­ã‚°LSIã¨ã®çµ„ã¿åˆã‚ã› â†’ **æ··è¼‰å›è·¯ææ¡ˆã«å±•é–‹å¯èƒ½**  
  Use with analog LSI â†’ Extensible to mixed-signal applications

---

## ğŸ”— è©³ç´°ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ / Detailed Process Flow

FeRAMã®ãƒ—ãƒ­ã‚»ã‚¹å®Ÿè£…ã«é–¢å¿ƒãŒã‚ã‚‹æ–¹ã¯ã€ä»¥ä¸‹ã®æ•™æã‚’ã”å‚ç…§ãã ã•ã„ï¼š

ğŸ“˜ **0.18Î¼m FeRAMæ§‹æƒ³ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆæ§‹é€ ãƒ»æ¡ä»¶ãƒ»è†œåšä»˜ãï¼‰**  
ğŸ‘‰ [0.18um_FeRAM_ProcessFlow.md](./doc_FeRAM/0.18um_FeRAM_ProcessFlow.md)

- Pt/PZT/Tiæ§‹é€ ã«ã‚ˆã‚‹å¼·èª˜é›»ä½“ã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆå·¥ç¨‹ã‚’å«ã‚€  
- AlOxä¿è­·è†œã€Wãƒ—ãƒ©ã‚°ã€Coã‚µãƒªã‚µã‚¤ãƒ‰ãªã©ã‚’ç¶²ç¾…  
- æ•™è‚²ç›®çš„ã®æ§‹æƒ³ãƒ—ãƒ­ã‚»ã‚¹ã¨ã—ã¦ä¸‰æºçœŸä¸€ã«ã‚ˆã‚Šè¨­è¨ˆ

ğŸ“˜ **Xç·šå›æŠ˜ã®åŸç†ã¨FeRAM/PZTå¿œç”¨ï¼ˆXRDæ•™æï¼‰**  
ğŸ‘‰ [xrd_principle_and_application.md](./doc_FeRAM/xrd_principle_and_application.md)

- çµæ™¶æ§‹é€ ã€é…å‘æ€§ã€FWHMã€ã‚·ãƒ¥ãƒ©ãƒ¼ã®å¼ã€æ¸¬å®šãƒ¢ãƒ¼ãƒ‰ã€è£…ç½®æ§‹æˆãªã©ã‚’ç¶²ç¾…ã—ãŸåŸºç¤è§£èª¬  
- FeRAMã‚­ãƒ£ãƒ‘ã‚·ã‚¿ã®(111)é…å‘ç¢ºèªã‚„çµæ™¶æ€§è©•ä¾¡ã«ç›´çµã™ã‚‹æ•™æ

ğŸ“˜ **FeRAM / è–„è†œãƒ”ã‚¨ã‚¾ç‰¹æ€§è©•ä¾¡åŸç†ï¼ˆãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ãƒ»å¤‰ä½ãƒ»DBLIæ¸¬å®šï¼‰**  
ğŸ‘‰ [feram_piezo_evaluation_principles.md](./doc_FeRAM/feram_piezo_evaluation_principles.md)

- FeRAMã®ãƒ’ã‚¹ãƒ†ãƒªã‚·ã‚¹ãƒ«ãƒ¼ãƒ—ï¼ˆPm, Pr, Vcï¼‰ã¨PUNDæ³•ã®åŸç†è§£èª¬  
- PZTã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ã®ãƒã‚¿ãƒ•ãƒ©ã‚¤ã‚«ãƒ¼ãƒ–ã€DBLIã«ã‚ˆã‚‹å¤‰ä½è©•ä¾¡æ‰‹æ³•ã‚’åéŒ²  

> ğŸ’¡ ãƒ¡ãƒ¢ãƒªç”¨é€”ã¨ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ç”¨é€”ã«å…±é€šã™ã‚‹PZTç‰¹æ€§ã®ç†è§£ã«å½¹ç«‹ã¡ã¾ã™ã€‚

ğŸ“˜ **HfZrOâ‚‚ç³»å¼·èª˜é›»ä½“ã®æ°´ç´ å·¥ç¨‹é©åˆæ€§ã¨FeFETå‹•å‘**  
ğŸ‘‰ [hfo2_h2_compat.md](./doc_FeRAM/hfo2_h2_compat.md)

- HfZrOâ‚‚ã®æ°´ç´ é‚„å…ƒè€æ€§ã¨ã€CMOSæº–æ‹ 420â€¯Â°Cæ°´ç´ ã‚¢ãƒ‹ãƒ¼ãƒ«ã¸ã®å¯¾å¿œæ€§ã‚’è§£èª¬  
- PZTã¨ã®é•ã„ã€FeFETã¨ã®æ¯”è¼ƒã€BEOLãƒ—ãƒ­ã‚»ã‚¹çµ±åˆã®å®Ÿç”¨æ€§ã«è¨€åŠ  
- FeRAMã‹ã‚‰æ¬¡ä¸–ä»£FeFETã¸ã®ææ–™ãƒ»æ§‹é€ é€²åŒ–ã®ç†è§£ã«æœ‰ç”¨
  
---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Links

- [mram.md](./mram.md)ï¼šä»–ã®ä¸æ®ç™ºãƒ¡ãƒ¢ãƒªã¨ã®æ¯”è¼ƒ  
  Comparison with MRAM and other nonvolatile memories
- [chapter4](../chapter4_mos_characteristics/)ï¼šMOSæ§‹é€ ã¨èª˜é›»ä½“äº’æ›æ€§  
  MOS structure and dielectric compatibility
- [d_chapter5_analog_mixed_signal](../d_chapter5_analog_mixed_signal/)ï¼šAMSã¨ä¸æ®ç™ºãƒ¡ãƒ¢ãƒªæ´»ç”¨  
  Mixed-signal circuits and FeRAM use

---

ğŸ˜ [å¿œç”¨ç·¨ ç¬¬1ç« ï¼šãƒ¡ãƒ¢ãƒªæŠ€è¡“ï½œApplied Chapter 1: Memory Technologies](../d_chapter1_memory_technologies/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
