INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/flip_flop_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flip_flop_D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
