-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module0_prefilter_module0_prefilter_Pipeline_PREFILTER_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_empty_n : IN STD_LOGIC;
    data_in_read : OUT STD_LOGIC;
    data_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_out_full_n : IN STD_LOGIC;
    data_out_write : OUT STD_LOGIC;
    num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
    filteredLen : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of module0_prefilter_module0_prefilter_Pipeline_PREFILTER_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv21_1FFFF3 : STD_LOGIC_VECTOR (20 downto 0) := "111111111111111110011";
    constant ap_const_lv23_2B : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101011";
    constant ap_const_lv24_4F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001111";
    constant ap_const_lv24_FFFF98 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110011000";
    constant ap_const_lv25_1FFFF5E : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111101011110";
    constant ap_const_lv25_C4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000011000100";
    constant ap_const_lv25_1FFFF15 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111100010101";
    constant ap_const_lv26_113 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100010011";
    constant ap_const_lv26_3FFFEC1 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111011000001";
    constant ap_const_lv26_16B : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000101101011";
    constant ap_const_lv26_3FFFE67 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111001100111";
    constant ap_const_lv26_1C6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000111000110";
    constant ap_const_lv26_3FFFE0D : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111000001101";
    constant ap_const_lv27_21D : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000011101";
    constant ap_const_lv27_7FFFDBB : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110110111011";
    constant ap_const_lv27_267 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001001100111";
    constant ap_const_lv27_7FFFD7A : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110101111010";
    constant ap_const_lv27_29D : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001010011101";
    constant ap_const_lv27_7FFFD50 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110101010000";
    constant ap_const_lv27_2BA : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001010111010";
    constant ap_const_lv30_3D41 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000011110101000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln44_reg_4678 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2_grp1 : BOOLEAN;
    signal icmp_ln73_reg_4682 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state27_pp0_stage0_iter26_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln44_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal data_in_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal data_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln73_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_4682_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_0_0600_2660_load_reg_4686 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0600_2660_load_reg_4686_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_2661_load_reg_4691_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_fu_1439_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_reg_4696 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_reg_4696_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_fu_1445_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_reg_4702 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_reg_4702_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_2_fu_1471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_2_reg_4718 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_2_reg_4718_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_2_reg_4718_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_2_fu_1477_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_2_reg_4724 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_2_reg_4724_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_2_reg_4724_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_3_fu_1483_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_3_reg_4730 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_3_reg_4730_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_3_reg_4730_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_3_fu_1489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_3_reg_4736 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_3_reg_4736_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_3_reg_4736_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_4_fu_1495_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_4_reg_4742 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_4_reg_4742_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_4_fu_1501_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_4_reg_4747 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_4_reg_4747_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_5_fu_1507_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_5_reg_4752 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_5_reg_4752_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_5_reg_4752_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_5_reg_4752_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_5_reg_4752_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_5_fu_1513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_5_reg_4758 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_5_reg_4758_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_5_reg_4758_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_5_reg_4758_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_5_reg_4758_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_6_fu_1519_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_6_reg_4764 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_6_reg_4764_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_6_reg_4764_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_6_fu_1525_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_6_reg_4769 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_6_reg_4769_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_6_reg_4769_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_7_fu_1531_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_7_reg_4774 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_7_reg_4774_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_7_reg_4774_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_7_reg_4774_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_7_fu_1537_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_7_reg_4779 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_7_reg_4779_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_7_reg_4779_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_7_reg_4779_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_fu_1543_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_reg_4784 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_reg_4784_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_reg_4784_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_reg_4784_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_reg_4784_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_reg_4784_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_8_reg_4784_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_fu_1549_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_reg_4790 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_reg_4790_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_reg_4790_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_reg_4790_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_reg_4790_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_reg_4790_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_8_reg_4790_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_9_fu_1555_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_9_reg_4796 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_9_reg_4796_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_9_reg_4796_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_9_reg_4796_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_9_reg_4796_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_9_fu_1561_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_9_reg_4801 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_9_reg_4801_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_9_reg_4801_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_9_reg_4801_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_9_reg_4801_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_10_fu_1567_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_10_reg_4806 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_10_reg_4806_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_10_reg_4806_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_10_reg_4806_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_10_reg_4806_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_10_reg_4806_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_10_fu_1573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_10_reg_4811 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_10_reg_4811_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_10_reg_4811_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_10_reg_4811_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_10_reg_4811_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_10_reg_4811_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_fu_1579_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_reg_4816 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_reg_4816_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_reg_4816_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_reg_4816_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_reg_4816_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_reg_4816_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_11_reg_4816_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_fu_1585_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_reg_4821 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_reg_4821_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_reg_4821_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_reg_4821_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_reg_4821_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_reg_4821_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_11_reg_4821_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_fu_1591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_12_reg_4826_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_fu_1597_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_12_reg_4831_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_fu_1603_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_13_reg_4836_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_fu_1609_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_13_reg_4841_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_fu_1615_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_14_reg_4846_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_fu_1621_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_14_reg_4851_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_fu_1627_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_15_reg_4856_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_fu_1633_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_15_reg_4861_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_fu_1639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_16_reg_4866_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_fu_1645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_16_reg_4871_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_fu_1651_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_17_reg_4876_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_fu_1657_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_17_reg_4881_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_fu_1663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_18_reg_4886_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_fu_1669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_18_reg_4891_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_fu_1675_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_19_reg_4896_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_fu_1681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_19_reg_4901_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_fu_1687_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_20_reg_4906_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_fu_1693_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_20_reg_4911_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_fu_1699_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_21_reg_4916_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_fu_1705_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_21_reg_4921_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_fu_1711_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_22_reg_4926_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_fu_1717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_22_reg_4931_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_fu_1723_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_23_reg_4936_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_fu_1729_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_23_reg_4941_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_fu_1735_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_re_24_reg_4946_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_fu_1741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_24_reg_4951_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_4976 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_reg_4981 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3902_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3910_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal n_fu_140 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln44_fu_1098_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_0_0_0600_110_fu_144 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_111_fu_148 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_count_fu_152 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_count_2_fu_1109_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0600_212_fu_156 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_213_fu_160 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_314_fu_164 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_315_fu_168 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_416_fu_172 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_417_fu_176 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_518_fu_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_519_fu_184 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_620_fu_188 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_621_fu_192 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_722_fu_196 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_723_fu_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_824_fu_204 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_825_fu_208 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_926_fu_212 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_927_fu_216 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1028_fu_220 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1029_fu_224 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1130_fu_228 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1131_fu_232 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1232_fu_236 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1233_fu_240 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1334_fu_244 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1335_fu_248 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1436_fu_252 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1437_fu_256 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1538_fu_260 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1539_fu_264 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1640_fu_268 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1641_fu_272 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1742_fu_276 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1743_fu_280 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1844_fu_284 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1845_fu_288 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_1946_fu_292 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_1947_fu_296 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2048_fu_300 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2049_fu_304 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2150_fu_308 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2151_fu_312 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2252_fu_316 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2253_fu_320 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2354_fu_324 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2355_fu_328 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2456_fu_332 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2457_fu_336 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2558_fu_340 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2559_fu_344 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2660_fu_348 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2661_fu_352 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2762_fu_356 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2763_fu_360 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2864_fu_364 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2865_fu_368 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_2966_fu_372 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_2967_fu_376 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3068_fu_380 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3069_fu_384 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3170_fu_388 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3171_fu_392 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3272_fu_396 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3273_fu_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3374_fu_404 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3375_fu_408 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3476_fu_412 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3477_fu_416 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3578_fu_420 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3579_fu_424 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3680_fu_428 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3681_fu_432 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3782_fu_436 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3783_fu_440 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3884_fu_444 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3885_fu_448 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_3986_fu_452 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_3987_fu_456 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_4088_fu_460 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_4089_fu_464 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_4190_fu_468 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_4191_fu_472 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_4292_fu_476 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_4293_fu_480 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_4394_fu_484 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_4395_fu_488 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_4496_fu_492 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_4497_fu_496 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_4598_fu_500 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_4599_fu_504 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_46100_fu_508 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_46101_fu_512 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_47102_fu_516 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_47103_fu_520 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_48104_fu_524 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_48105_fu_528 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_49106_fu_532 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0599_49107_fu_536 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_0600_49108_fu_540 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sample_re_fu_1425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0599_49109_fu_544 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sample_im_fu_1429_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal n_cast_fu_1089_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_re_1_fu_1451_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_im_1_fu_1457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_2247_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_6_fu_2258_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln66_fu_2254_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln66_1_fu_2265_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln66_24_fu_2269_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_fu_2275_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_2285_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_51_fu_2297_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_52_fu_2308_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln67_1_fu_2304_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln67_3_fu_2315_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln67_24_fu_2319_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_2_fu_2325_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_fu_2335_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_3578_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_53_fu_2353_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_54_fu_2362_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_3587_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_55_fu_2374_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_fu_2383_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_57_fu_2395_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_58_fu_2406_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln66_10_fu_2402_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln66_16_fu_2413_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln66_25_fu_2417_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln66_4_fu_2370_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln66_5_fu_2423_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln66_1_fu_2427_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_7_fu_2433_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_59_fu_2451_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_60_fu_2462_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln67_16_fu_2458_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln67_50_fu_2469_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln67_25_fu_2473_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln67_10_fu_2391_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln67_5_fu_2479_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln67_1_fu_2483_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_8_fu_2489_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_61_fu_2510_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln66_6_fu_2507_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln66_50_fu_2517_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln66_fu_2521_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln66_2_fu_2443_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln66_7_fu_2527_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln66_2_fu_2531_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_62_fu_2550_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln67_6_fu_2547_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln67_51_fu_2557_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln67_fu_2561_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal and_ln67_2_fu_2499_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln67_7_fu_2567_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln67_2_fu_2571_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3596_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_10_fu_2613_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3605_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_11_fu_2630_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_63_fu_2647_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_64_fu_2658_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln66_52_fu_2665_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln66_51_fu_2654_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln66_1_fu_2669_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal and_ln66_4_fu_2622_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln66_11_fu_2675_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln66_4_fu_2679_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_12_fu_2685_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_65_fu_2703_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_66_fu_2714_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln67_53_fu_2721_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln67_52_fu_2710_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln67_1_fu_2725_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal and_ln67_4_fu_2639_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln67_11_fu_2731_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln67_4_fu_2735_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_13_fu_2741_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3614_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_14_fu_2765_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3623_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_15_fu_2782_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3632_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_16_fu_2805_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3641_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_17_fu_2822_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_67_fu_2839_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_68_fu_2850_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln66_53_fu_2846_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln66_54_fu_2857_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln66_26_fu_2861_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln66_7_fu_2814_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln66_17_fu_2867_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln66_7_fu_2871_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_18_fu_2877_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_69_fu_2895_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_70_fu_2906_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln67_54_fu_2902_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln67_55_fu_2913_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln67_26_fu_2917_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln67_7_fu_2831_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln67_17_fu_2923_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln67_7_fu_2927_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_19_fu_2933_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3650_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_20_fu_2957_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3659_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_21_fu_2974_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3668_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_22_fu_2997_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3677_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_23_fu_3014_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3686_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_24_fu_3037_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3695_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_25_fu_3054_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3704_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_26_fu_3077_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3713_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_27_fu_3094_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3722_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_28_fu_3117_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3731_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_29_fu_3134_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3740_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_30_fu_3157_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3749_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_31_fu_3174_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3758_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_32_fu_3197_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3767_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_33_fu_3214_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3776_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_34_fu_3237_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3785_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_35_fu_3254_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3794_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_36_fu_3277_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3803_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_37_fu_3294_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3812_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_38_fu_3317_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3821_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_39_fu_3334_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3830_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_40_fu_3357_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3839_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_41_fu_3374_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3848_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_42_fu_3397_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3857_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_43_fu_3414_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3866_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_44_fu_3437_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3875_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_45_fu_3454_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3884_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_46_fu_3477_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3893_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_47_fu_3494_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3918_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_48_fu_3517_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3927_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_49_fu_3534_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1_fu_3551_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3936_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln2_fu_3560_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3945_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln2_fu_3560_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1_fu_3551_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3578_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3587_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_3596_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3596_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3605_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_3605_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3614_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3614_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3623_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3623_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3632_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3632_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3641_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3641_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3650_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3650_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3659_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3659_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3668_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3668_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3677_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3677_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3686_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3686_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3695_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3695_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3704_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3704_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3713_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3713_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3722_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3722_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3731_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3731_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3740_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3740_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3749_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3749_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3758_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3758_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3767_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3767_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3776_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3776_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3785_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3785_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3794_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3794_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3803_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3803_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3812_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3812_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3821_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3821_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3830_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3830_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3839_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3839_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3848_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3848_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3857_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3857_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3866_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3866_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3875_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3875_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3884_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3884_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3893_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3893_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3902_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3902_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3910_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3910_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3918_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3927_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3936_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3936_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3945_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3945_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_3578_ce : STD_LOGIC;
    signal grp_fu_3587_ce : STD_LOGIC;
    signal grp_fu_3596_ce : STD_LOGIC;
    signal grp_fu_3605_ce : STD_LOGIC;
    signal grp_fu_3614_ce : STD_LOGIC;
    signal grp_fu_3623_ce : STD_LOGIC;
    signal grp_fu_3632_ce : STD_LOGIC;
    signal grp_fu_3641_ce : STD_LOGIC;
    signal grp_fu_3650_ce : STD_LOGIC;
    signal grp_fu_3659_ce : STD_LOGIC;
    signal grp_fu_3668_ce : STD_LOGIC;
    signal grp_fu_3677_ce : STD_LOGIC;
    signal grp_fu_3686_ce : STD_LOGIC;
    signal grp_fu_3695_ce : STD_LOGIC;
    signal grp_fu_3704_ce : STD_LOGIC;
    signal grp_fu_3713_ce : STD_LOGIC;
    signal grp_fu_3722_ce : STD_LOGIC;
    signal grp_fu_3731_ce : STD_LOGIC;
    signal grp_fu_3740_ce : STD_LOGIC;
    signal grp_fu_3749_ce : STD_LOGIC;
    signal grp_fu_3758_ce : STD_LOGIC;
    signal grp_fu_3767_ce : STD_LOGIC;
    signal grp_fu_3776_ce : STD_LOGIC;
    signal grp_fu_3785_ce : STD_LOGIC;
    signal grp_fu_3794_ce : STD_LOGIC;
    signal grp_fu_3803_ce : STD_LOGIC;
    signal grp_fu_3812_ce : STD_LOGIC;
    signal grp_fu_3821_ce : STD_LOGIC;
    signal grp_fu_3830_ce : STD_LOGIC;
    signal grp_fu_3839_ce : STD_LOGIC;
    signal grp_fu_3848_ce : STD_LOGIC;
    signal grp_fu_3857_ce : STD_LOGIC;
    signal grp_fu_3866_ce : STD_LOGIC;
    signal grp_fu_3875_ce : STD_LOGIC;
    signal grp_fu_3884_ce : STD_LOGIC;
    signal grp_fu_3893_ce : STD_LOGIC;
    signal grp_fu_3902_ce : STD_LOGIC;
    signal grp_fu_3910_ce : STD_LOGIC;
    signal grp_fu_3918_ce : STD_LOGIC;
    signal grp_fu_3927_ce : STD_LOGIC;
    signal grp_fu_3936_ce : STD_LOGIC;
    signal grp_fu_3945_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_2974 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component module0_prefilter_mac_muladd_16s_5s_21s_22_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_6ns_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_7ns_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_8s_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_9s_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_8ns_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_10s_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_11s_30s_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_mac_muladd_16s_14ns_30ns_30_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component module0_prefilter_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_16s_5s_21s_22_4_1_U1 : component module0_prefilter_mac_muladd_16s_5s_21s_22_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_1_fu_1451_p2,
        din1 => grp_fu_3578_p1,
        din2 => tmp_1_fu_2285_p3,
        ce => grp_fu_3578_ce,
        dout => grp_fu_3578_p3);

    mac_muladd_16s_5s_21s_22_4_1_U2 : component module0_prefilter_mac_muladd_16s_5s_21s_22_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_1_fu_1457_p2,
        din1 => grp_fu_3587_p1,
        din2 => tmp_3_fu_2335_p3,
        ce => grp_fu_3587_ce,
        dout => grp_fu_3587_p3);

    mac_muladd_16s_6ns_30s_30_4_1_U3 : component module0_prefilter_mac_muladd_16s_6ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_4_reg_4742_pp0_iter3_reg,
        din1 => grp_fu_3596_p1,
        din2 => grp_fu_3596_p2,
        ce => grp_fu_3596_ce,
        dout => grp_fu_3596_p3);

    mac_muladd_16s_6ns_30s_30_4_1_U4 : component module0_prefilter_mac_muladd_16s_6ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_4_reg_4747_pp0_iter3_reg,
        din1 => grp_fu_3605_p1,
        din2 => grp_fu_3605_p2,
        ce => grp_fu_3605_ce,
        dout => grp_fu_3605_p3);

    mac_muladd_16s_7ns_30s_30_4_1_U5 : component module0_prefilter_mac_muladd_16s_7ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_6_reg_4764_pp0_iter4_reg,
        din1 => grp_fu_3614_p1,
        din2 => grp_fu_3614_p2,
        ce => grp_fu_3614_ce,
        dout => grp_fu_3614_p3);

    mac_muladd_16s_7ns_30s_30_4_1_U6 : component module0_prefilter_mac_muladd_16s_7ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_6_reg_4769_pp0_iter4_reg,
        din1 => grp_fu_3623_p1,
        din2 => grp_fu_3623_p2,
        ce => grp_fu_3623_ce,
        dout => grp_fu_3623_p3);

    mac_muladd_16s_8s_30s_30_4_1_U7 : component module0_prefilter_mac_muladd_16s_8s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_7_reg_4774_pp0_iter5_reg,
        din1 => grp_fu_3632_p1,
        din2 => grp_fu_3632_p2,
        ce => grp_fu_3632_ce,
        dout => grp_fu_3632_p3);

    mac_muladd_16s_8s_30s_30_4_1_U8 : component module0_prefilter_mac_muladd_16s_8s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_7_reg_4779_pp0_iter5_reg,
        din1 => grp_fu_3641_p1,
        din2 => grp_fu_3641_p2,
        ce => grp_fu_3641_ce,
        dout => grp_fu_3641_p3);

    mac_muladd_16s_9s_30s_30_4_1_U9 : component module0_prefilter_mac_muladd_16s_9s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_9_reg_4796_pp0_iter6_reg,
        din1 => grp_fu_3650_p1,
        din2 => grp_fu_3650_p2,
        ce => grp_fu_3650_ce,
        dout => grp_fu_3650_p3);

    mac_muladd_16s_9s_30s_30_4_1_U10 : component module0_prefilter_mac_muladd_16s_9s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_9_reg_4801_pp0_iter6_reg,
        din1 => grp_fu_3659_p1,
        din2 => grp_fu_3659_p2,
        ce => grp_fu_3659_ce,
        dout => grp_fu_3659_p3);

    mac_muladd_16s_8ns_30s_30_4_1_U11 : component module0_prefilter_mac_muladd_16s_8ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_10_reg_4806_pp0_iter7_reg,
        din1 => grp_fu_3668_p1,
        din2 => grp_fu_3668_p2,
        ce => grp_fu_3668_ce,
        dout => grp_fu_3668_p3);

    mac_muladd_16s_8ns_30s_30_4_1_U12 : component module0_prefilter_mac_muladd_16s_8ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_10_reg_4811_pp0_iter7_reg,
        din1 => grp_fu_3677_p1,
        din2 => grp_fu_3677_p2,
        ce => grp_fu_3677_ce,
        dout => grp_fu_3677_p3);

    mac_muladd_16s_9s_30s_30_4_1_U13 : component module0_prefilter_mac_muladd_16s_9s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_11_reg_4816_pp0_iter8_reg,
        din1 => grp_fu_3686_p1,
        din2 => grp_fu_3686_p2,
        ce => grp_fu_3686_ce,
        dout => grp_fu_3686_p3);

    mac_muladd_16s_9s_30s_30_4_1_U14 : component module0_prefilter_mac_muladd_16s_9s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_11_reg_4821_pp0_iter8_reg,
        din1 => grp_fu_3695_p1,
        din2 => grp_fu_3695_p2,
        ce => grp_fu_3695_ce,
        dout => grp_fu_3695_p3);

    mac_muladd_16s_9ns_30s_30_4_1_U15 : component module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_12_reg_4826_pp0_iter9_reg,
        din1 => grp_fu_3704_p1,
        din2 => grp_fu_3704_p2,
        ce => grp_fu_3704_ce,
        dout => grp_fu_3704_p3);

    mac_muladd_16s_9ns_30s_30_4_1_U16 : component module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_12_reg_4831_pp0_iter9_reg,
        din1 => grp_fu_3713_p1,
        din2 => grp_fu_3713_p2,
        ce => grp_fu_3713_ce,
        dout => grp_fu_3713_p3);

    mac_muladd_16s_10s_30s_30_4_1_U17 : component module0_prefilter_mac_muladd_16s_10s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_13_reg_4836_pp0_iter10_reg,
        din1 => grp_fu_3722_p1,
        din2 => grp_fu_3722_p2,
        ce => grp_fu_3722_ce,
        dout => grp_fu_3722_p3);

    mac_muladd_16s_10s_30s_30_4_1_U18 : component module0_prefilter_mac_muladd_16s_10s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_13_reg_4841_pp0_iter10_reg,
        din1 => grp_fu_3731_p1,
        din2 => grp_fu_3731_p2,
        ce => grp_fu_3731_ce,
        dout => grp_fu_3731_p3);

    mac_muladd_16s_9ns_30s_30_4_1_U19 : component module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_14_reg_4846_pp0_iter11_reg,
        din1 => grp_fu_3740_p1,
        din2 => grp_fu_3740_p2,
        ce => grp_fu_3740_ce,
        dout => grp_fu_3740_p3);

    mac_muladd_16s_9ns_30s_30_4_1_U20 : component module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_14_reg_4851_pp0_iter11_reg,
        din1 => grp_fu_3749_p1,
        din2 => grp_fu_3749_p2,
        ce => grp_fu_3749_ce,
        dout => grp_fu_3749_p3);

    mac_muladd_16s_10s_30s_30_4_1_U21 : component module0_prefilter_mac_muladd_16s_10s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_15_reg_4856_pp0_iter12_reg,
        din1 => grp_fu_3758_p1,
        din2 => grp_fu_3758_p2,
        ce => grp_fu_3758_ce,
        dout => grp_fu_3758_p3);

    mac_muladd_16s_10s_30s_30_4_1_U22 : component module0_prefilter_mac_muladd_16s_10s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_15_reg_4861_pp0_iter12_reg,
        din1 => grp_fu_3767_p1,
        din2 => grp_fu_3767_p2,
        ce => grp_fu_3767_ce,
        dout => grp_fu_3767_p3);

    mac_muladd_16s_9ns_30s_30_4_1_U23 : component module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_16_reg_4866_pp0_iter13_reg,
        din1 => grp_fu_3776_p1,
        din2 => grp_fu_3776_p2,
        ce => grp_fu_3776_ce,
        dout => grp_fu_3776_p3);

    mac_muladd_16s_9ns_30s_30_4_1_U24 : component module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_16_reg_4871_pp0_iter13_reg,
        din1 => grp_fu_3785_p1,
        din2 => grp_fu_3785_p2,
        ce => grp_fu_3785_ce,
        dout => grp_fu_3785_p3);

    mac_muladd_16s_10s_30s_30_4_1_U25 : component module0_prefilter_mac_muladd_16s_10s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_17_reg_4876_pp0_iter14_reg,
        din1 => grp_fu_3794_p1,
        din2 => grp_fu_3794_p2,
        ce => grp_fu_3794_ce,
        dout => grp_fu_3794_p3);

    mac_muladd_16s_10s_30s_30_4_1_U26 : component module0_prefilter_mac_muladd_16s_10s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_17_reg_4881_pp0_iter14_reg,
        din1 => grp_fu_3803_p1,
        din2 => grp_fu_3803_p2,
        ce => grp_fu_3803_ce,
        dout => grp_fu_3803_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U27 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_18_reg_4886_pp0_iter15_reg,
        din1 => grp_fu_3812_p1,
        din2 => grp_fu_3812_p2,
        ce => grp_fu_3812_ce,
        dout => grp_fu_3812_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U28 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_18_reg_4891_pp0_iter15_reg,
        din1 => grp_fu_3821_p1,
        din2 => grp_fu_3821_p2,
        ce => grp_fu_3821_ce,
        dout => grp_fu_3821_p3);

    mac_muladd_16s_11s_30s_30_4_1_U29 : component module0_prefilter_mac_muladd_16s_11s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_19_reg_4896_pp0_iter16_reg,
        din1 => grp_fu_3830_p1,
        din2 => grp_fu_3830_p2,
        ce => grp_fu_3830_ce,
        dout => grp_fu_3830_p3);

    mac_muladd_16s_11s_30s_30_4_1_U30 : component module0_prefilter_mac_muladd_16s_11s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_19_reg_4901_pp0_iter16_reg,
        din1 => grp_fu_3839_p1,
        din2 => grp_fu_3839_p2,
        ce => grp_fu_3839_ce,
        dout => grp_fu_3839_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U31 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_20_reg_4906_pp0_iter17_reg,
        din1 => grp_fu_3848_p1,
        din2 => grp_fu_3848_p2,
        ce => grp_fu_3848_ce,
        dout => grp_fu_3848_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U32 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_20_reg_4911_pp0_iter17_reg,
        din1 => grp_fu_3857_p1,
        din2 => grp_fu_3857_p2,
        ce => grp_fu_3857_ce,
        dout => grp_fu_3857_p3);

    mac_muladd_16s_11s_30s_30_4_1_U33 : component module0_prefilter_mac_muladd_16s_11s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_21_reg_4916_pp0_iter18_reg,
        din1 => grp_fu_3866_p1,
        din2 => grp_fu_3866_p2,
        ce => grp_fu_3866_ce,
        dout => grp_fu_3866_p3);

    mac_muladd_16s_11s_30s_30_4_1_U34 : component module0_prefilter_mac_muladd_16s_11s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_21_reg_4921_pp0_iter18_reg,
        din1 => grp_fu_3875_p1,
        din2 => grp_fu_3875_p2,
        ce => grp_fu_3875_ce,
        dout => grp_fu_3875_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U35 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_22_reg_4926_pp0_iter19_reg,
        din1 => grp_fu_3884_p1,
        din2 => grp_fu_3884_p2,
        ce => grp_fu_3884_ce,
        dout => grp_fu_3884_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U36 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_22_reg_4931_pp0_iter19_reg,
        din1 => grp_fu_3893_p1,
        din2 => grp_fu_3893_p2,
        ce => grp_fu_3893_ce,
        dout => grp_fu_3893_p3);

    mac_muladd_16s_11s_30s_30_4_1_U37 : component module0_prefilter_mac_muladd_16s_11s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_23_reg_4936_pp0_iter20_reg,
        din1 => grp_fu_3902_p1,
        din2 => grp_fu_3902_p2,
        ce => grp_fu_3902_ce,
        dout => grp_fu_3902_p3);

    mac_muladd_16s_11s_30s_30_4_1_U38 : component module0_prefilter_mac_muladd_16s_11s_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_23_reg_4941_pp0_iter20_reg,
        din1 => grp_fu_3910_p1,
        din2 => grp_fu_3910_p2,
        ce => grp_fu_3910_ce,
        dout => grp_fu_3910_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U39 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_re_24_reg_4946_pp0_iter21_reg,
        din1 => grp_fu_3918_p1,
        din2 => grp_fu_3902_p3,
        ce => grp_fu_3918_ce,
        dout => grp_fu_3918_p3);

    mac_muladd_16s_10ns_30s_30_4_1_U40 : component module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_im_24_reg_4951_pp0_iter21_reg,
        din1 => grp_fu_3927_p1,
        din2 => grp_fu_3910_p3,
        ce => grp_fu_3927_ce,
        dout => grp_fu_3927_p3);

    mac_muladd_16s_14ns_30ns_30_4_1_U41 : component module0_prefilter_mac_muladd_16s_14ns_30ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_0_0_0600_2660_load_reg_4686_pp0_iter22_reg,
        din1 => grp_fu_3936_p1,
        din2 => grp_fu_3936_p2,
        ce => grp_fu_3936_ce,
        dout => grp_fu_3936_p3);

    mac_muladd_16s_14ns_30ns_30_4_1_U42 : component module0_prefilter_mac_muladd_16s_14ns_30ns_30_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_0_0_0599_2661_load_reg_4691_pp0_iter22_reg,
        din1 => grp_fu_3945_p1,
        din2 => grp_fu_3945_p2,
        ce => grp_fu_3945_ce,
        dout => grp_fu_3945_p3);

    flow_control_loop_pipe_sequential_init_U : component module0_prefilter_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter25_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    n_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    n_fu_140 <= ap_const_lv31_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln44_fu_1093_p2 = ap_const_lv1_1))) then 
                    n_fu_140 <= add_ln44_fu_1098_p2;
                end if;
            end if; 
        end if;
    end process;

    out_count_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    out_count_fu_152 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2974)) then 
                    out_count_fu_152 <= out_count_2_fu_1109_p2;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1029_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1029_fu_224 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1029_fu_224 <= p_0_0_0599_1131_fu_232;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_111_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_111_fu_148 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_111_fu_148 <= p_0_0_0599_213_fu_160;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1131_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1131_fu_232 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1131_fu_232 <= p_0_0_0599_1233_fu_240;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1233_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1233_fu_240 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1233_fu_240 <= p_0_0_0599_1335_fu_248;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1335_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1335_fu_248 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1335_fu_248 <= p_0_0_0599_1437_fu_256;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1437_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1437_fu_256 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1437_fu_256 <= p_0_0_0599_1539_fu_264;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1539_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1539_fu_264 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1539_fu_264 <= p_0_0_0599_1641_fu_272;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1641_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1641_fu_272 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1641_fu_272 <= p_0_0_0599_1743_fu_280;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1743_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1743_fu_280 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1743_fu_280 <= p_0_0_0599_1845_fu_288;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1845_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1845_fu_288 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1845_fu_288 <= p_0_0_0599_1947_fu_296;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_1947_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_1947_fu_296 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_1947_fu_296 <= p_0_0_0599_2049_fu_304;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2049_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2049_fu_304 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2049_fu_304 <= p_0_0_0599_2151_fu_312;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_213_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_213_fu_160 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_213_fu_160 <= p_0_0_0599_315_fu_168;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2151_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2151_fu_312 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2151_fu_312 <= p_0_0_0599_2253_fu_320;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2253_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2253_fu_320 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2253_fu_320 <= p_0_0_0599_2355_fu_328;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2355_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2355_fu_328 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2355_fu_328 <= p_0_0_0599_2457_fu_336;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2457_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2457_fu_336 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2457_fu_336 <= p_0_0_0599_2559_fu_344;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2559_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2559_fu_344 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2559_fu_344 <= p_0_0_0599_2661_fu_352;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2661_fu_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2661_fu_352 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2661_fu_352 <= p_0_0_0599_2763_fu_360;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2763_fu_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2763_fu_360 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2763_fu_360 <= p_0_0_0599_2865_fu_368;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2865_fu_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2865_fu_368 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2865_fu_368 <= p_0_0_0599_2967_fu_376;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_2967_fu_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_2967_fu_376 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_2967_fu_376 <= p_0_0_0599_3069_fu_384;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3069_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3069_fu_384 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3069_fu_384 <= p_0_0_0599_3171_fu_392;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_315_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_315_fu_168 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_315_fu_168 <= p_0_0_0599_417_fu_176;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3171_fu_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3171_fu_392 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3171_fu_392 <= p_0_0_0599_3273_fu_400;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3273_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3273_fu_400 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3273_fu_400 <= p_0_0_0599_3375_fu_408;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3375_fu_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3375_fu_408 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3375_fu_408 <= p_0_0_0599_3477_fu_416;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3477_fu_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3477_fu_416 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3477_fu_416 <= p_0_0_0599_3579_fu_424;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3579_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3579_fu_424 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3579_fu_424 <= p_0_0_0599_3681_fu_432;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3681_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3681_fu_432 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3681_fu_432 <= p_0_0_0599_3783_fu_440;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3783_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3783_fu_440 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3783_fu_440 <= p_0_0_0599_3885_fu_448;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3885_fu_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3885_fu_448 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3885_fu_448 <= p_0_0_0599_3987_fu_456;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_3987_fu_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_3987_fu_456 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_3987_fu_456 <= p_0_0_0599_4089_fu_464;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_4089_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_4089_fu_464 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_4089_fu_464 <= p_0_0_0599_4191_fu_472;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_417_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_417_fu_176 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_417_fu_176 <= p_0_0_0599_519_fu_184;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_4191_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_4191_fu_472 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_4191_fu_472 <= p_0_0_0599_4293_fu_480;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_4293_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_4293_fu_480 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_4293_fu_480 <= p_0_0_0599_4395_fu_488;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_4395_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_4395_fu_488 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_4395_fu_488 <= p_0_0_0599_4497_fu_496;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_4497_fu_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_4497_fu_496 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_4497_fu_496 <= p_0_0_0599_4599_fu_504;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_4599_fu_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_4599_fu_504 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_4599_fu_504 <= p_0_0_0599_46101_fu_512;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_46101_fu_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_46101_fu_512 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_46101_fu_512 <= p_0_0_0599_47103_fu_520;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_47103_fu_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_47103_fu_520 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_47103_fu_520 <= p_0_0_0599_48105_fu_528;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_48105_fu_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_48105_fu_528 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_48105_fu_528 <= p_0_0_0599_49107_fu_536;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_49107_fu_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_49107_fu_536 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_49107_fu_536 <= p_0_0_0599_49109_fu_544;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_49109_fu_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_49109_fu_544 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_49109_fu_544 <= data_in_dout(31 downto 16);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_519_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_519_fu_184 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_519_fu_184 <= p_0_0_0599_621_fu_192;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_621_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_621_fu_192 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_621_fu_192 <= p_0_0_0599_723_fu_200;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_723_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_723_fu_200 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_723_fu_200 <= p_0_0_0599_825_fu_208;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_825_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_825_fu_208 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_825_fu_208 <= p_0_0_0599_927_fu_216;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0599_927_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0599_927_fu_216 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0599_927_fu_216 <= p_0_0_0599_1029_fu_224;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1028_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1028_fu_220 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1028_fu_220 <= p_0_0_0600_1130_fu_228;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_110_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_110_fu_144 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_110_fu_144 <= p_0_0_0600_212_fu_156;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1130_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1130_fu_228 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1130_fu_228 <= p_0_0_0600_1232_fu_236;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1232_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1232_fu_236 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1232_fu_236 <= p_0_0_0600_1334_fu_244;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1334_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1334_fu_244 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1334_fu_244 <= p_0_0_0600_1436_fu_252;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1436_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1436_fu_252 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1436_fu_252 <= p_0_0_0600_1538_fu_260;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1538_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1538_fu_260 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1538_fu_260 <= p_0_0_0600_1640_fu_268;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1640_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1640_fu_268 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1640_fu_268 <= p_0_0_0600_1742_fu_276;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1742_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1742_fu_276 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1742_fu_276 <= p_0_0_0600_1844_fu_284;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1844_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1844_fu_284 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1844_fu_284 <= p_0_0_0600_1946_fu_292;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_1946_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_1946_fu_292 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_1946_fu_292 <= p_0_0_0600_2048_fu_300;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2048_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2048_fu_300 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2048_fu_300 <= p_0_0_0600_2150_fu_308;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_212_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_212_fu_156 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_212_fu_156 <= p_0_0_0600_314_fu_164;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2150_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2150_fu_308 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2150_fu_308 <= p_0_0_0600_2252_fu_316;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2252_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2252_fu_316 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2252_fu_316 <= p_0_0_0600_2354_fu_324;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2354_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2354_fu_324 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2354_fu_324 <= p_0_0_0600_2456_fu_332;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2456_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2456_fu_332 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2456_fu_332 <= p_0_0_0600_2558_fu_340;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2558_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2558_fu_340 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2558_fu_340 <= p_0_0_0600_2660_fu_348;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2660_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2660_fu_348 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2660_fu_348 <= p_0_0_0600_2762_fu_356;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2762_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2762_fu_356 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2762_fu_356 <= p_0_0_0600_2864_fu_364;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2864_fu_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2864_fu_364 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2864_fu_364 <= p_0_0_0600_2966_fu_372;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_2966_fu_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_2966_fu_372 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_2966_fu_372 <= p_0_0_0600_3068_fu_380;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3068_fu_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3068_fu_380 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3068_fu_380 <= p_0_0_0600_3170_fu_388;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_314_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_314_fu_164 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_314_fu_164 <= p_0_0_0600_416_fu_172;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3170_fu_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3170_fu_388 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3170_fu_388 <= p_0_0_0600_3272_fu_396;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3272_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3272_fu_396 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3272_fu_396 <= p_0_0_0600_3374_fu_404;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3374_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3374_fu_404 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3374_fu_404 <= p_0_0_0600_3476_fu_412;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3476_fu_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3476_fu_412 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3476_fu_412 <= p_0_0_0600_3578_fu_420;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3578_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3578_fu_420 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3578_fu_420 <= p_0_0_0600_3680_fu_428;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3680_fu_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3680_fu_428 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3680_fu_428 <= p_0_0_0600_3782_fu_436;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3782_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3782_fu_436 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3782_fu_436 <= p_0_0_0600_3884_fu_444;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3884_fu_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3884_fu_444 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3884_fu_444 <= p_0_0_0600_3986_fu_452;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_3986_fu_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_3986_fu_452 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_3986_fu_452 <= p_0_0_0600_4088_fu_460;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_4088_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_4088_fu_460 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_4088_fu_460 <= p_0_0_0600_4190_fu_468;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_416_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_416_fu_172 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_416_fu_172 <= p_0_0_0600_518_fu_180;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_4190_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_4190_fu_468 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_4190_fu_468 <= p_0_0_0600_4292_fu_476;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_4292_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_4292_fu_476 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_4292_fu_476 <= p_0_0_0600_4394_fu_484;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_4394_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_4394_fu_484 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_4394_fu_484 <= p_0_0_0600_4496_fu_492;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_4496_fu_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_4496_fu_492 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_4496_fu_492 <= p_0_0_0600_4598_fu_500;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_4598_fu_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_4598_fu_500 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_4598_fu_500 <= p_0_0_0600_46100_fu_508;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_46100_fu_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_46100_fu_508 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_46100_fu_508 <= p_0_0_0600_47102_fu_516;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_47102_fu_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_47102_fu_516 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_47102_fu_516 <= p_0_0_0600_48104_fu_524;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_48104_fu_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_48104_fu_524 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_48104_fu_524 <= p_0_0_0600_49106_fu_532;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_49106_fu_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_49106_fu_532 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_49106_fu_532 <= p_0_0_0600_49108_fu_540;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_49108_fu_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_49108_fu_540 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_49108_fu_540 <= sample_re_fu_1425_p1;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_518_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_518_fu_180 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_518_fu_180 <= p_0_0_0600_620_fu_188;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_620_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_620_fu_188 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_620_fu_188 <= p_0_0_0600_722_fu_196;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_722_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_722_fu_196 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_722_fu_196 <= p_0_0_0600_824_fu_204;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_824_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_824_fu_204 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_824_fu_204 <= p_0_0_0600_926_fu_212;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0600_926_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0600_926_fu_212 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
                    p_0_0_0600_926_fu_212 <= p_0_0_0600_1028_fu_220;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln73_reg_4682_pp0_iter10_reg <= icmp_ln73_reg_4682_pp0_iter9_reg;
                icmp_ln73_reg_4682_pp0_iter11_reg <= icmp_ln73_reg_4682_pp0_iter10_reg;
                icmp_ln73_reg_4682_pp0_iter12_reg <= icmp_ln73_reg_4682_pp0_iter11_reg;
                icmp_ln73_reg_4682_pp0_iter13_reg <= icmp_ln73_reg_4682_pp0_iter12_reg;
                icmp_ln73_reg_4682_pp0_iter14_reg <= icmp_ln73_reg_4682_pp0_iter13_reg;
                icmp_ln73_reg_4682_pp0_iter15_reg <= icmp_ln73_reg_4682_pp0_iter14_reg;
                icmp_ln73_reg_4682_pp0_iter16_reg <= icmp_ln73_reg_4682_pp0_iter15_reg;
                icmp_ln73_reg_4682_pp0_iter17_reg <= icmp_ln73_reg_4682_pp0_iter16_reg;
                icmp_ln73_reg_4682_pp0_iter18_reg <= icmp_ln73_reg_4682_pp0_iter17_reg;
                icmp_ln73_reg_4682_pp0_iter19_reg <= icmp_ln73_reg_4682_pp0_iter18_reg;
                icmp_ln73_reg_4682_pp0_iter20_reg <= icmp_ln73_reg_4682_pp0_iter19_reg;
                icmp_ln73_reg_4682_pp0_iter21_reg <= icmp_ln73_reg_4682_pp0_iter20_reg;
                icmp_ln73_reg_4682_pp0_iter22_reg <= icmp_ln73_reg_4682_pp0_iter21_reg;
                icmp_ln73_reg_4682_pp0_iter23_reg <= icmp_ln73_reg_4682_pp0_iter22_reg;
                icmp_ln73_reg_4682_pp0_iter24_reg <= icmp_ln73_reg_4682_pp0_iter23_reg;
                icmp_ln73_reg_4682_pp0_iter25_reg <= icmp_ln73_reg_4682_pp0_iter24_reg;
                icmp_ln73_reg_4682_pp0_iter2_reg <= icmp_ln73_reg_4682;
                icmp_ln73_reg_4682_pp0_iter3_reg <= icmp_ln73_reg_4682_pp0_iter2_reg;
                icmp_ln73_reg_4682_pp0_iter4_reg <= icmp_ln73_reg_4682_pp0_iter3_reg;
                icmp_ln73_reg_4682_pp0_iter5_reg <= icmp_ln73_reg_4682_pp0_iter4_reg;
                icmp_ln73_reg_4682_pp0_iter6_reg <= icmp_ln73_reg_4682_pp0_iter5_reg;
                icmp_ln73_reg_4682_pp0_iter7_reg <= icmp_ln73_reg_4682_pp0_iter6_reg;
                icmp_ln73_reg_4682_pp0_iter8_reg <= icmp_ln73_reg_4682_pp0_iter7_reg;
                icmp_ln73_reg_4682_pp0_iter9_reg <= icmp_ln73_reg_4682_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln44_reg_4678 <= icmp_ln44_fu_1093_p2;
                icmp_ln73_reg_4682 <= icmp_ln73_fu_1104_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                p_0_0_0599_2661_load_reg_4691 <= p_0_0_0599_2661_fu_352;
                p_0_0_0599_2661_load_reg_4691_pp0_iter10_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter9_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter11_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter10_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter12_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter11_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter13_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter12_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter14_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter13_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter15_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter14_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter16_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter15_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter17_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter16_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter18_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter17_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter19_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter18_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter20_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter19_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter21_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter20_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter22_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter21_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter3_reg <= p_0_0_0599_2661_load_reg_4691;
                p_0_0_0599_2661_load_reg_4691_pp0_iter4_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter3_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter5_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter4_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter6_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter5_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter7_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter6_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter8_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter7_reg;
                p_0_0_0599_2661_load_reg_4691_pp0_iter9_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter8_reg;
                p_0_0_0600_2660_load_reg_4686 <= p_0_0_0600_2660_fu_348;
                p_0_0_0600_2660_load_reg_4686_pp0_iter10_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter9_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter11_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter10_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter12_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter11_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter13_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter12_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter14_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter13_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter15_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter14_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter16_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter15_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter17_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter16_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter18_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter17_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter19_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter18_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter20_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter19_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter21_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter20_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter22_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter21_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter3_reg <= p_0_0_0600_2660_load_reg_4686;
                p_0_0_0600_2660_load_reg_4686_pp0_iter4_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter3_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter5_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter4_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter6_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter5_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter7_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter6_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter8_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter7_reg;
                p_0_0_0600_2660_load_reg_4686_pp0_iter9_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter8_reg;
                sum_im_10_reg_4811 <= sum_im_10_fu_1573_p2;
                sum_im_10_reg_4811_pp0_iter3_reg <= sum_im_10_reg_4811;
                sum_im_10_reg_4811_pp0_iter4_reg <= sum_im_10_reg_4811_pp0_iter3_reg;
                sum_im_10_reg_4811_pp0_iter5_reg <= sum_im_10_reg_4811_pp0_iter4_reg;
                sum_im_10_reg_4811_pp0_iter6_reg <= sum_im_10_reg_4811_pp0_iter5_reg;
                sum_im_10_reg_4811_pp0_iter7_reg <= sum_im_10_reg_4811_pp0_iter6_reg;
                sum_im_11_reg_4821 <= sum_im_11_fu_1585_p2;
                sum_im_11_reg_4821_pp0_iter3_reg <= sum_im_11_reg_4821;
                sum_im_11_reg_4821_pp0_iter4_reg <= sum_im_11_reg_4821_pp0_iter3_reg;
                sum_im_11_reg_4821_pp0_iter5_reg <= sum_im_11_reg_4821_pp0_iter4_reg;
                sum_im_11_reg_4821_pp0_iter6_reg <= sum_im_11_reg_4821_pp0_iter5_reg;
                sum_im_11_reg_4821_pp0_iter7_reg <= sum_im_11_reg_4821_pp0_iter6_reg;
                sum_im_11_reg_4821_pp0_iter8_reg <= sum_im_11_reg_4821_pp0_iter7_reg;
                sum_im_12_reg_4831 <= sum_im_12_fu_1597_p2;
                sum_im_12_reg_4831_pp0_iter3_reg <= sum_im_12_reg_4831;
                sum_im_12_reg_4831_pp0_iter4_reg <= sum_im_12_reg_4831_pp0_iter3_reg;
                sum_im_12_reg_4831_pp0_iter5_reg <= sum_im_12_reg_4831_pp0_iter4_reg;
                sum_im_12_reg_4831_pp0_iter6_reg <= sum_im_12_reg_4831_pp0_iter5_reg;
                sum_im_12_reg_4831_pp0_iter7_reg <= sum_im_12_reg_4831_pp0_iter6_reg;
                sum_im_12_reg_4831_pp0_iter8_reg <= sum_im_12_reg_4831_pp0_iter7_reg;
                sum_im_12_reg_4831_pp0_iter9_reg <= sum_im_12_reg_4831_pp0_iter8_reg;
                sum_im_13_reg_4841 <= sum_im_13_fu_1609_p2;
                sum_im_13_reg_4841_pp0_iter10_reg <= sum_im_13_reg_4841_pp0_iter9_reg;
                sum_im_13_reg_4841_pp0_iter3_reg <= sum_im_13_reg_4841;
                sum_im_13_reg_4841_pp0_iter4_reg <= sum_im_13_reg_4841_pp0_iter3_reg;
                sum_im_13_reg_4841_pp0_iter5_reg <= sum_im_13_reg_4841_pp0_iter4_reg;
                sum_im_13_reg_4841_pp0_iter6_reg <= sum_im_13_reg_4841_pp0_iter5_reg;
                sum_im_13_reg_4841_pp0_iter7_reg <= sum_im_13_reg_4841_pp0_iter6_reg;
                sum_im_13_reg_4841_pp0_iter8_reg <= sum_im_13_reg_4841_pp0_iter7_reg;
                sum_im_13_reg_4841_pp0_iter9_reg <= sum_im_13_reg_4841_pp0_iter8_reg;
                sum_im_14_reg_4851 <= sum_im_14_fu_1621_p2;
                sum_im_14_reg_4851_pp0_iter10_reg <= sum_im_14_reg_4851_pp0_iter9_reg;
                sum_im_14_reg_4851_pp0_iter11_reg <= sum_im_14_reg_4851_pp0_iter10_reg;
                sum_im_14_reg_4851_pp0_iter3_reg <= sum_im_14_reg_4851;
                sum_im_14_reg_4851_pp0_iter4_reg <= sum_im_14_reg_4851_pp0_iter3_reg;
                sum_im_14_reg_4851_pp0_iter5_reg <= sum_im_14_reg_4851_pp0_iter4_reg;
                sum_im_14_reg_4851_pp0_iter6_reg <= sum_im_14_reg_4851_pp0_iter5_reg;
                sum_im_14_reg_4851_pp0_iter7_reg <= sum_im_14_reg_4851_pp0_iter6_reg;
                sum_im_14_reg_4851_pp0_iter8_reg <= sum_im_14_reg_4851_pp0_iter7_reg;
                sum_im_14_reg_4851_pp0_iter9_reg <= sum_im_14_reg_4851_pp0_iter8_reg;
                sum_im_15_reg_4861 <= sum_im_15_fu_1633_p2;
                sum_im_15_reg_4861_pp0_iter10_reg <= sum_im_15_reg_4861_pp0_iter9_reg;
                sum_im_15_reg_4861_pp0_iter11_reg <= sum_im_15_reg_4861_pp0_iter10_reg;
                sum_im_15_reg_4861_pp0_iter12_reg <= sum_im_15_reg_4861_pp0_iter11_reg;
                sum_im_15_reg_4861_pp0_iter3_reg <= sum_im_15_reg_4861;
                sum_im_15_reg_4861_pp0_iter4_reg <= sum_im_15_reg_4861_pp0_iter3_reg;
                sum_im_15_reg_4861_pp0_iter5_reg <= sum_im_15_reg_4861_pp0_iter4_reg;
                sum_im_15_reg_4861_pp0_iter6_reg <= sum_im_15_reg_4861_pp0_iter5_reg;
                sum_im_15_reg_4861_pp0_iter7_reg <= sum_im_15_reg_4861_pp0_iter6_reg;
                sum_im_15_reg_4861_pp0_iter8_reg <= sum_im_15_reg_4861_pp0_iter7_reg;
                sum_im_15_reg_4861_pp0_iter9_reg <= sum_im_15_reg_4861_pp0_iter8_reg;
                sum_im_16_reg_4871 <= sum_im_16_fu_1645_p2;
                sum_im_16_reg_4871_pp0_iter10_reg <= sum_im_16_reg_4871_pp0_iter9_reg;
                sum_im_16_reg_4871_pp0_iter11_reg <= sum_im_16_reg_4871_pp0_iter10_reg;
                sum_im_16_reg_4871_pp0_iter12_reg <= sum_im_16_reg_4871_pp0_iter11_reg;
                sum_im_16_reg_4871_pp0_iter13_reg <= sum_im_16_reg_4871_pp0_iter12_reg;
                sum_im_16_reg_4871_pp0_iter3_reg <= sum_im_16_reg_4871;
                sum_im_16_reg_4871_pp0_iter4_reg <= sum_im_16_reg_4871_pp0_iter3_reg;
                sum_im_16_reg_4871_pp0_iter5_reg <= sum_im_16_reg_4871_pp0_iter4_reg;
                sum_im_16_reg_4871_pp0_iter6_reg <= sum_im_16_reg_4871_pp0_iter5_reg;
                sum_im_16_reg_4871_pp0_iter7_reg <= sum_im_16_reg_4871_pp0_iter6_reg;
                sum_im_16_reg_4871_pp0_iter8_reg <= sum_im_16_reg_4871_pp0_iter7_reg;
                sum_im_16_reg_4871_pp0_iter9_reg <= sum_im_16_reg_4871_pp0_iter8_reg;
                sum_im_17_reg_4881 <= sum_im_17_fu_1657_p2;
                sum_im_17_reg_4881_pp0_iter10_reg <= sum_im_17_reg_4881_pp0_iter9_reg;
                sum_im_17_reg_4881_pp0_iter11_reg <= sum_im_17_reg_4881_pp0_iter10_reg;
                sum_im_17_reg_4881_pp0_iter12_reg <= sum_im_17_reg_4881_pp0_iter11_reg;
                sum_im_17_reg_4881_pp0_iter13_reg <= sum_im_17_reg_4881_pp0_iter12_reg;
                sum_im_17_reg_4881_pp0_iter14_reg <= sum_im_17_reg_4881_pp0_iter13_reg;
                sum_im_17_reg_4881_pp0_iter3_reg <= sum_im_17_reg_4881;
                sum_im_17_reg_4881_pp0_iter4_reg <= sum_im_17_reg_4881_pp0_iter3_reg;
                sum_im_17_reg_4881_pp0_iter5_reg <= sum_im_17_reg_4881_pp0_iter4_reg;
                sum_im_17_reg_4881_pp0_iter6_reg <= sum_im_17_reg_4881_pp0_iter5_reg;
                sum_im_17_reg_4881_pp0_iter7_reg <= sum_im_17_reg_4881_pp0_iter6_reg;
                sum_im_17_reg_4881_pp0_iter8_reg <= sum_im_17_reg_4881_pp0_iter7_reg;
                sum_im_17_reg_4881_pp0_iter9_reg <= sum_im_17_reg_4881_pp0_iter8_reg;
                sum_im_18_reg_4891 <= sum_im_18_fu_1669_p2;
                sum_im_18_reg_4891_pp0_iter10_reg <= sum_im_18_reg_4891_pp0_iter9_reg;
                sum_im_18_reg_4891_pp0_iter11_reg <= sum_im_18_reg_4891_pp0_iter10_reg;
                sum_im_18_reg_4891_pp0_iter12_reg <= sum_im_18_reg_4891_pp0_iter11_reg;
                sum_im_18_reg_4891_pp0_iter13_reg <= sum_im_18_reg_4891_pp0_iter12_reg;
                sum_im_18_reg_4891_pp0_iter14_reg <= sum_im_18_reg_4891_pp0_iter13_reg;
                sum_im_18_reg_4891_pp0_iter15_reg <= sum_im_18_reg_4891_pp0_iter14_reg;
                sum_im_18_reg_4891_pp0_iter3_reg <= sum_im_18_reg_4891;
                sum_im_18_reg_4891_pp0_iter4_reg <= sum_im_18_reg_4891_pp0_iter3_reg;
                sum_im_18_reg_4891_pp0_iter5_reg <= sum_im_18_reg_4891_pp0_iter4_reg;
                sum_im_18_reg_4891_pp0_iter6_reg <= sum_im_18_reg_4891_pp0_iter5_reg;
                sum_im_18_reg_4891_pp0_iter7_reg <= sum_im_18_reg_4891_pp0_iter6_reg;
                sum_im_18_reg_4891_pp0_iter8_reg <= sum_im_18_reg_4891_pp0_iter7_reg;
                sum_im_18_reg_4891_pp0_iter9_reg <= sum_im_18_reg_4891_pp0_iter8_reg;
                sum_im_19_reg_4901 <= sum_im_19_fu_1681_p2;
                sum_im_19_reg_4901_pp0_iter10_reg <= sum_im_19_reg_4901_pp0_iter9_reg;
                sum_im_19_reg_4901_pp0_iter11_reg <= sum_im_19_reg_4901_pp0_iter10_reg;
                sum_im_19_reg_4901_pp0_iter12_reg <= sum_im_19_reg_4901_pp0_iter11_reg;
                sum_im_19_reg_4901_pp0_iter13_reg <= sum_im_19_reg_4901_pp0_iter12_reg;
                sum_im_19_reg_4901_pp0_iter14_reg <= sum_im_19_reg_4901_pp0_iter13_reg;
                sum_im_19_reg_4901_pp0_iter15_reg <= sum_im_19_reg_4901_pp0_iter14_reg;
                sum_im_19_reg_4901_pp0_iter16_reg <= sum_im_19_reg_4901_pp0_iter15_reg;
                sum_im_19_reg_4901_pp0_iter3_reg <= sum_im_19_reg_4901;
                sum_im_19_reg_4901_pp0_iter4_reg <= sum_im_19_reg_4901_pp0_iter3_reg;
                sum_im_19_reg_4901_pp0_iter5_reg <= sum_im_19_reg_4901_pp0_iter4_reg;
                sum_im_19_reg_4901_pp0_iter6_reg <= sum_im_19_reg_4901_pp0_iter5_reg;
                sum_im_19_reg_4901_pp0_iter7_reg <= sum_im_19_reg_4901_pp0_iter6_reg;
                sum_im_19_reg_4901_pp0_iter8_reg <= sum_im_19_reg_4901_pp0_iter7_reg;
                sum_im_19_reg_4901_pp0_iter9_reg <= sum_im_19_reg_4901_pp0_iter8_reg;
                sum_im_20_reg_4911 <= sum_im_20_fu_1693_p2;
                sum_im_20_reg_4911_pp0_iter10_reg <= sum_im_20_reg_4911_pp0_iter9_reg;
                sum_im_20_reg_4911_pp0_iter11_reg <= sum_im_20_reg_4911_pp0_iter10_reg;
                sum_im_20_reg_4911_pp0_iter12_reg <= sum_im_20_reg_4911_pp0_iter11_reg;
                sum_im_20_reg_4911_pp0_iter13_reg <= sum_im_20_reg_4911_pp0_iter12_reg;
                sum_im_20_reg_4911_pp0_iter14_reg <= sum_im_20_reg_4911_pp0_iter13_reg;
                sum_im_20_reg_4911_pp0_iter15_reg <= sum_im_20_reg_4911_pp0_iter14_reg;
                sum_im_20_reg_4911_pp0_iter16_reg <= sum_im_20_reg_4911_pp0_iter15_reg;
                sum_im_20_reg_4911_pp0_iter17_reg <= sum_im_20_reg_4911_pp0_iter16_reg;
                sum_im_20_reg_4911_pp0_iter3_reg <= sum_im_20_reg_4911;
                sum_im_20_reg_4911_pp0_iter4_reg <= sum_im_20_reg_4911_pp0_iter3_reg;
                sum_im_20_reg_4911_pp0_iter5_reg <= sum_im_20_reg_4911_pp0_iter4_reg;
                sum_im_20_reg_4911_pp0_iter6_reg <= sum_im_20_reg_4911_pp0_iter5_reg;
                sum_im_20_reg_4911_pp0_iter7_reg <= sum_im_20_reg_4911_pp0_iter6_reg;
                sum_im_20_reg_4911_pp0_iter8_reg <= sum_im_20_reg_4911_pp0_iter7_reg;
                sum_im_20_reg_4911_pp0_iter9_reg <= sum_im_20_reg_4911_pp0_iter8_reg;
                sum_im_21_reg_4921 <= sum_im_21_fu_1705_p2;
                sum_im_21_reg_4921_pp0_iter10_reg <= sum_im_21_reg_4921_pp0_iter9_reg;
                sum_im_21_reg_4921_pp0_iter11_reg <= sum_im_21_reg_4921_pp0_iter10_reg;
                sum_im_21_reg_4921_pp0_iter12_reg <= sum_im_21_reg_4921_pp0_iter11_reg;
                sum_im_21_reg_4921_pp0_iter13_reg <= sum_im_21_reg_4921_pp0_iter12_reg;
                sum_im_21_reg_4921_pp0_iter14_reg <= sum_im_21_reg_4921_pp0_iter13_reg;
                sum_im_21_reg_4921_pp0_iter15_reg <= sum_im_21_reg_4921_pp0_iter14_reg;
                sum_im_21_reg_4921_pp0_iter16_reg <= sum_im_21_reg_4921_pp0_iter15_reg;
                sum_im_21_reg_4921_pp0_iter17_reg <= sum_im_21_reg_4921_pp0_iter16_reg;
                sum_im_21_reg_4921_pp0_iter18_reg <= sum_im_21_reg_4921_pp0_iter17_reg;
                sum_im_21_reg_4921_pp0_iter3_reg <= sum_im_21_reg_4921;
                sum_im_21_reg_4921_pp0_iter4_reg <= sum_im_21_reg_4921_pp0_iter3_reg;
                sum_im_21_reg_4921_pp0_iter5_reg <= sum_im_21_reg_4921_pp0_iter4_reg;
                sum_im_21_reg_4921_pp0_iter6_reg <= sum_im_21_reg_4921_pp0_iter5_reg;
                sum_im_21_reg_4921_pp0_iter7_reg <= sum_im_21_reg_4921_pp0_iter6_reg;
                sum_im_21_reg_4921_pp0_iter8_reg <= sum_im_21_reg_4921_pp0_iter7_reg;
                sum_im_21_reg_4921_pp0_iter9_reg <= sum_im_21_reg_4921_pp0_iter8_reg;
                sum_im_22_reg_4931 <= sum_im_22_fu_1717_p2;
                sum_im_22_reg_4931_pp0_iter10_reg <= sum_im_22_reg_4931_pp0_iter9_reg;
                sum_im_22_reg_4931_pp0_iter11_reg <= sum_im_22_reg_4931_pp0_iter10_reg;
                sum_im_22_reg_4931_pp0_iter12_reg <= sum_im_22_reg_4931_pp0_iter11_reg;
                sum_im_22_reg_4931_pp0_iter13_reg <= sum_im_22_reg_4931_pp0_iter12_reg;
                sum_im_22_reg_4931_pp0_iter14_reg <= sum_im_22_reg_4931_pp0_iter13_reg;
                sum_im_22_reg_4931_pp0_iter15_reg <= sum_im_22_reg_4931_pp0_iter14_reg;
                sum_im_22_reg_4931_pp0_iter16_reg <= sum_im_22_reg_4931_pp0_iter15_reg;
                sum_im_22_reg_4931_pp0_iter17_reg <= sum_im_22_reg_4931_pp0_iter16_reg;
                sum_im_22_reg_4931_pp0_iter18_reg <= sum_im_22_reg_4931_pp0_iter17_reg;
                sum_im_22_reg_4931_pp0_iter19_reg <= sum_im_22_reg_4931_pp0_iter18_reg;
                sum_im_22_reg_4931_pp0_iter3_reg <= sum_im_22_reg_4931;
                sum_im_22_reg_4931_pp0_iter4_reg <= sum_im_22_reg_4931_pp0_iter3_reg;
                sum_im_22_reg_4931_pp0_iter5_reg <= sum_im_22_reg_4931_pp0_iter4_reg;
                sum_im_22_reg_4931_pp0_iter6_reg <= sum_im_22_reg_4931_pp0_iter5_reg;
                sum_im_22_reg_4931_pp0_iter7_reg <= sum_im_22_reg_4931_pp0_iter6_reg;
                sum_im_22_reg_4931_pp0_iter8_reg <= sum_im_22_reg_4931_pp0_iter7_reg;
                sum_im_22_reg_4931_pp0_iter9_reg <= sum_im_22_reg_4931_pp0_iter8_reg;
                sum_im_23_reg_4941 <= sum_im_23_fu_1729_p2;
                sum_im_23_reg_4941_pp0_iter10_reg <= sum_im_23_reg_4941_pp0_iter9_reg;
                sum_im_23_reg_4941_pp0_iter11_reg <= sum_im_23_reg_4941_pp0_iter10_reg;
                sum_im_23_reg_4941_pp0_iter12_reg <= sum_im_23_reg_4941_pp0_iter11_reg;
                sum_im_23_reg_4941_pp0_iter13_reg <= sum_im_23_reg_4941_pp0_iter12_reg;
                sum_im_23_reg_4941_pp0_iter14_reg <= sum_im_23_reg_4941_pp0_iter13_reg;
                sum_im_23_reg_4941_pp0_iter15_reg <= sum_im_23_reg_4941_pp0_iter14_reg;
                sum_im_23_reg_4941_pp0_iter16_reg <= sum_im_23_reg_4941_pp0_iter15_reg;
                sum_im_23_reg_4941_pp0_iter17_reg <= sum_im_23_reg_4941_pp0_iter16_reg;
                sum_im_23_reg_4941_pp0_iter18_reg <= sum_im_23_reg_4941_pp0_iter17_reg;
                sum_im_23_reg_4941_pp0_iter19_reg <= sum_im_23_reg_4941_pp0_iter18_reg;
                sum_im_23_reg_4941_pp0_iter20_reg <= sum_im_23_reg_4941_pp0_iter19_reg;
                sum_im_23_reg_4941_pp0_iter3_reg <= sum_im_23_reg_4941;
                sum_im_23_reg_4941_pp0_iter4_reg <= sum_im_23_reg_4941_pp0_iter3_reg;
                sum_im_23_reg_4941_pp0_iter5_reg <= sum_im_23_reg_4941_pp0_iter4_reg;
                sum_im_23_reg_4941_pp0_iter6_reg <= sum_im_23_reg_4941_pp0_iter5_reg;
                sum_im_23_reg_4941_pp0_iter7_reg <= sum_im_23_reg_4941_pp0_iter6_reg;
                sum_im_23_reg_4941_pp0_iter8_reg <= sum_im_23_reg_4941_pp0_iter7_reg;
                sum_im_23_reg_4941_pp0_iter9_reg <= sum_im_23_reg_4941_pp0_iter8_reg;
                sum_im_24_reg_4951 <= sum_im_24_fu_1741_p2;
                sum_im_24_reg_4951_pp0_iter10_reg <= sum_im_24_reg_4951_pp0_iter9_reg;
                sum_im_24_reg_4951_pp0_iter11_reg <= sum_im_24_reg_4951_pp0_iter10_reg;
                sum_im_24_reg_4951_pp0_iter12_reg <= sum_im_24_reg_4951_pp0_iter11_reg;
                sum_im_24_reg_4951_pp0_iter13_reg <= sum_im_24_reg_4951_pp0_iter12_reg;
                sum_im_24_reg_4951_pp0_iter14_reg <= sum_im_24_reg_4951_pp0_iter13_reg;
                sum_im_24_reg_4951_pp0_iter15_reg <= sum_im_24_reg_4951_pp0_iter14_reg;
                sum_im_24_reg_4951_pp0_iter16_reg <= sum_im_24_reg_4951_pp0_iter15_reg;
                sum_im_24_reg_4951_pp0_iter17_reg <= sum_im_24_reg_4951_pp0_iter16_reg;
                sum_im_24_reg_4951_pp0_iter18_reg <= sum_im_24_reg_4951_pp0_iter17_reg;
                sum_im_24_reg_4951_pp0_iter19_reg <= sum_im_24_reg_4951_pp0_iter18_reg;
                sum_im_24_reg_4951_pp0_iter20_reg <= sum_im_24_reg_4951_pp0_iter19_reg;
                sum_im_24_reg_4951_pp0_iter21_reg <= sum_im_24_reg_4951_pp0_iter20_reg;
                sum_im_24_reg_4951_pp0_iter3_reg <= sum_im_24_reg_4951;
                sum_im_24_reg_4951_pp0_iter4_reg <= sum_im_24_reg_4951_pp0_iter3_reg;
                sum_im_24_reg_4951_pp0_iter5_reg <= sum_im_24_reg_4951_pp0_iter4_reg;
                sum_im_24_reg_4951_pp0_iter6_reg <= sum_im_24_reg_4951_pp0_iter5_reg;
                sum_im_24_reg_4951_pp0_iter7_reg <= sum_im_24_reg_4951_pp0_iter6_reg;
                sum_im_24_reg_4951_pp0_iter8_reg <= sum_im_24_reg_4951_pp0_iter7_reg;
                sum_im_24_reg_4951_pp0_iter9_reg <= sum_im_24_reg_4951_pp0_iter8_reg;
                sum_im_2_reg_4724 <= sum_im_2_fu_1477_p2;
                sum_im_2_reg_4724_pp0_iter3_reg <= sum_im_2_reg_4724;
                sum_im_2_reg_4724_pp0_iter4_reg <= sum_im_2_reg_4724_pp0_iter3_reg;
                sum_im_3_reg_4736 <= sum_im_3_fu_1489_p2;
                sum_im_3_reg_4736_pp0_iter3_reg <= sum_im_3_reg_4736;
                sum_im_3_reg_4736_pp0_iter4_reg <= sum_im_3_reg_4736_pp0_iter3_reg;
                sum_im_4_reg_4747 <= sum_im_4_fu_1501_p2;
                sum_im_4_reg_4747_pp0_iter3_reg <= sum_im_4_reg_4747;
                sum_im_5_reg_4758 <= sum_im_5_fu_1513_p2;
                sum_im_5_reg_4758_pp0_iter3_reg <= sum_im_5_reg_4758;
                sum_im_5_reg_4758_pp0_iter4_reg <= sum_im_5_reg_4758_pp0_iter3_reg;
                sum_im_5_reg_4758_pp0_iter5_reg <= sum_im_5_reg_4758_pp0_iter4_reg;
                sum_im_5_reg_4758_pp0_iter6_reg <= sum_im_5_reg_4758_pp0_iter5_reg;
                sum_im_6_reg_4769 <= sum_im_6_fu_1525_p2;
                sum_im_6_reg_4769_pp0_iter3_reg <= sum_im_6_reg_4769;
                sum_im_6_reg_4769_pp0_iter4_reg <= sum_im_6_reg_4769_pp0_iter3_reg;
                sum_im_7_reg_4779 <= sum_im_7_fu_1537_p2;
                sum_im_7_reg_4779_pp0_iter3_reg <= sum_im_7_reg_4779;
                sum_im_7_reg_4779_pp0_iter4_reg <= sum_im_7_reg_4779_pp0_iter3_reg;
                sum_im_7_reg_4779_pp0_iter5_reg <= sum_im_7_reg_4779_pp0_iter4_reg;
                sum_im_8_reg_4790 <= sum_im_8_fu_1549_p2;
                sum_im_8_reg_4790_pp0_iter3_reg <= sum_im_8_reg_4790;
                sum_im_8_reg_4790_pp0_iter4_reg <= sum_im_8_reg_4790_pp0_iter3_reg;
                sum_im_8_reg_4790_pp0_iter5_reg <= sum_im_8_reg_4790_pp0_iter4_reg;
                sum_im_8_reg_4790_pp0_iter6_reg <= sum_im_8_reg_4790_pp0_iter5_reg;
                sum_im_8_reg_4790_pp0_iter7_reg <= sum_im_8_reg_4790_pp0_iter6_reg;
                sum_im_8_reg_4790_pp0_iter8_reg <= sum_im_8_reg_4790_pp0_iter7_reg;
                sum_im_9_reg_4801 <= sum_im_9_fu_1561_p2;
                sum_im_9_reg_4801_pp0_iter3_reg <= sum_im_9_reg_4801;
                sum_im_9_reg_4801_pp0_iter4_reg <= sum_im_9_reg_4801_pp0_iter3_reg;
                sum_im_9_reg_4801_pp0_iter5_reg <= sum_im_9_reg_4801_pp0_iter4_reg;
                sum_im_9_reg_4801_pp0_iter6_reg <= sum_im_9_reg_4801_pp0_iter5_reg;
                sum_im_reg_4702 <= sum_im_fu_1445_p2;
                sum_im_reg_4702_pp0_iter3_reg <= sum_im_reg_4702;
                sum_re_10_reg_4806 <= sum_re_10_fu_1567_p2;
                sum_re_10_reg_4806_pp0_iter3_reg <= sum_re_10_reg_4806;
                sum_re_10_reg_4806_pp0_iter4_reg <= sum_re_10_reg_4806_pp0_iter3_reg;
                sum_re_10_reg_4806_pp0_iter5_reg <= sum_re_10_reg_4806_pp0_iter4_reg;
                sum_re_10_reg_4806_pp0_iter6_reg <= sum_re_10_reg_4806_pp0_iter5_reg;
                sum_re_10_reg_4806_pp0_iter7_reg <= sum_re_10_reg_4806_pp0_iter6_reg;
                sum_re_11_reg_4816 <= sum_re_11_fu_1579_p2;
                sum_re_11_reg_4816_pp0_iter3_reg <= sum_re_11_reg_4816;
                sum_re_11_reg_4816_pp0_iter4_reg <= sum_re_11_reg_4816_pp0_iter3_reg;
                sum_re_11_reg_4816_pp0_iter5_reg <= sum_re_11_reg_4816_pp0_iter4_reg;
                sum_re_11_reg_4816_pp0_iter6_reg <= sum_re_11_reg_4816_pp0_iter5_reg;
                sum_re_11_reg_4816_pp0_iter7_reg <= sum_re_11_reg_4816_pp0_iter6_reg;
                sum_re_11_reg_4816_pp0_iter8_reg <= sum_re_11_reg_4816_pp0_iter7_reg;
                sum_re_12_reg_4826 <= sum_re_12_fu_1591_p2;
                sum_re_12_reg_4826_pp0_iter3_reg <= sum_re_12_reg_4826;
                sum_re_12_reg_4826_pp0_iter4_reg <= sum_re_12_reg_4826_pp0_iter3_reg;
                sum_re_12_reg_4826_pp0_iter5_reg <= sum_re_12_reg_4826_pp0_iter4_reg;
                sum_re_12_reg_4826_pp0_iter6_reg <= sum_re_12_reg_4826_pp0_iter5_reg;
                sum_re_12_reg_4826_pp0_iter7_reg <= sum_re_12_reg_4826_pp0_iter6_reg;
                sum_re_12_reg_4826_pp0_iter8_reg <= sum_re_12_reg_4826_pp0_iter7_reg;
                sum_re_12_reg_4826_pp0_iter9_reg <= sum_re_12_reg_4826_pp0_iter8_reg;
                sum_re_13_reg_4836 <= sum_re_13_fu_1603_p2;
                sum_re_13_reg_4836_pp0_iter10_reg <= sum_re_13_reg_4836_pp0_iter9_reg;
                sum_re_13_reg_4836_pp0_iter3_reg <= sum_re_13_reg_4836;
                sum_re_13_reg_4836_pp0_iter4_reg <= sum_re_13_reg_4836_pp0_iter3_reg;
                sum_re_13_reg_4836_pp0_iter5_reg <= sum_re_13_reg_4836_pp0_iter4_reg;
                sum_re_13_reg_4836_pp0_iter6_reg <= sum_re_13_reg_4836_pp0_iter5_reg;
                sum_re_13_reg_4836_pp0_iter7_reg <= sum_re_13_reg_4836_pp0_iter6_reg;
                sum_re_13_reg_4836_pp0_iter8_reg <= sum_re_13_reg_4836_pp0_iter7_reg;
                sum_re_13_reg_4836_pp0_iter9_reg <= sum_re_13_reg_4836_pp0_iter8_reg;
                sum_re_14_reg_4846 <= sum_re_14_fu_1615_p2;
                sum_re_14_reg_4846_pp0_iter10_reg <= sum_re_14_reg_4846_pp0_iter9_reg;
                sum_re_14_reg_4846_pp0_iter11_reg <= sum_re_14_reg_4846_pp0_iter10_reg;
                sum_re_14_reg_4846_pp0_iter3_reg <= sum_re_14_reg_4846;
                sum_re_14_reg_4846_pp0_iter4_reg <= sum_re_14_reg_4846_pp0_iter3_reg;
                sum_re_14_reg_4846_pp0_iter5_reg <= sum_re_14_reg_4846_pp0_iter4_reg;
                sum_re_14_reg_4846_pp0_iter6_reg <= sum_re_14_reg_4846_pp0_iter5_reg;
                sum_re_14_reg_4846_pp0_iter7_reg <= sum_re_14_reg_4846_pp0_iter6_reg;
                sum_re_14_reg_4846_pp0_iter8_reg <= sum_re_14_reg_4846_pp0_iter7_reg;
                sum_re_14_reg_4846_pp0_iter9_reg <= sum_re_14_reg_4846_pp0_iter8_reg;
                sum_re_15_reg_4856 <= sum_re_15_fu_1627_p2;
                sum_re_15_reg_4856_pp0_iter10_reg <= sum_re_15_reg_4856_pp0_iter9_reg;
                sum_re_15_reg_4856_pp0_iter11_reg <= sum_re_15_reg_4856_pp0_iter10_reg;
                sum_re_15_reg_4856_pp0_iter12_reg <= sum_re_15_reg_4856_pp0_iter11_reg;
                sum_re_15_reg_4856_pp0_iter3_reg <= sum_re_15_reg_4856;
                sum_re_15_reg_4856_pp0_iter4_reg <= sum_re_15_reg_4856_pp0_iter3_reg;
                sum_re_15_reg_4856_pp0_iter5_reg <= sum_re_15_reg_4856_pp0_iter4_reg;
                sum_re_15_reg_4856_pp0_iter6_reg <= sum_re_15_reg_4856_pp0_iter5_reg;
                sum_re_15_reg_4856_pp0_iter7_reg <= sum_re_15_reg_4856_pp0_iter6_reg;
                sum_re_15_reg_4856_pp0_iter8_reg <= sum_re_15_reg_4856_pp0_iter7_reg;
                sum_re_15_reg_4856_pp0_iter9_reg <= sum_re_15_reg_4856_pp0_iter8_reg;
                sum_re_16_reg_4866 <= sum_re_16_fu_1639_p2;
                sum_re_16_reg_4866_pp0_iter10_reg <= sum_re_16_reg_4866_pp0_iter9_reg;
                sum_re_16_reg_4866_pp0_iter11_reg <= sum_re_16_reg_4866_pp0_iter10_reg;
                sum_re_16_reg_4866_pp0_iter12_reg <= sum_re_16_reg_4866_pp0_iter11_reg;
                sum_re_16_reg_4866_pp0_iter13_reg <= sum_re_16_reg_4866_pp0_iter12_reg;
                sum_re_16_reg_4866_pp0_iter3_reg <= sum_re_16_reg_4866;
                sum_re_16_reg_4866_pp0_iter4_reg <= sum_re_16_reg_4866_pp0_iter3_reg;
                sum_re_16_reg_4866_pp0_iter5_reg <= sum_re_16_reg_4866_pp0_iter4_reg;
                sum_re_16_reg_4866_pp0_iter6_reg <= sum_re_16_reg_4866_pp0_iter5_reg;
                sum_re_16_reg_4866_pp0_iter7_reg <= sum_re_16_reg_4866_pp0_iter6_reg;
                sum_re_16_reg_4866_pp0_iter8_reg <= sum_re_16_reg_4866_pp0_iter7_reg;
                sum_re_16_reg_4866_pp0_iter9_reg <= sum_re_16_reg_4866_pp0_iter8_reg;
                sum_re_17_reg_4876 <= sum_re_17_fu_1651_p2;
                sum_re_17_reg_4876_pp0_iter10_reg <= sum_re_17_reg_4876_pp0_iter9_reg;
                sum_re_17_reg_4876_pp0_iter11_reg <= sum_re_17_reg_4876_pp0_iter10_reg;
                sum_re_17_reg_4876_pp0_iter12_reg <= sum_re_17_reg_4876_pp0_iter11_reg;
                sum_re_17_reg_4876_pp0_iter13_reg <= sum_re_17_reg_4876_pp0_iter12_reg;
                sum_re_17_reg_4876_pp0_iter14_reg <= sum_re_17_reg_4876_pp0_iter13_reg;
                sum_re_17_reg_4876_pp0_iter3_reg <= sum_re_17_reg_4876;
                sum_re_17_reg_4876_pp0_iter4_reg <= sum_re_17_reg_4876_pp0_iter3_reg;
                sum_re_17_reg_4876_pp0_iter5_reg <= sum_re_17_reg_4876_pp0_iter4_reg;
                sum_re_17_reg_4876_pp0_iter6_reg <= sum_re_17_reg_4876_pp0_iter5_reg;
                sum_re_17_reg_4876_pp0_iter7_reg <= sum_re_17_reg_4876_pp0_iter6_reg;
                sum_re_17_reg_4876_pp0_iter8_reg <= sum_re_17_reg_4876_pp0_iter7_reg;
                sum_re_17_reg_4876_pp0_iter9_reg <= sum_re_17_reg_4876_pp0_iter8_reg;
                sum_re_18_reg_4886 <= sum_re_18_fu_1663_p2;
                sum_re_18_reg_4886_pp0_iter10_reg <= sum_re_18_reg_4886_pp0_iter9_reg;
                sum_re_18_reg_4886_pp0_iter11_reg <= sum_re_18_reg_4886_pp0_iter10_reg;
                sum_re_18_reg_4886_pp0_iter12_reg <= sum_re_18_reg_4886_pp0_iter11_reg;
                sum_re_18_reg_4886_pp0_iter13_reg <= sum_re_18_reg_4886_pp0_iter12_reg;
                sum_re_18_reg_4886_pp0_iter14_reg <= sum_re_18_reg_4886_pp0_iter13_reg;
                sum_re_18_reg_4886_pp0_iter15_reg <= sum_re_18_reg_4886_pp0_iter14_reg;
                sum_re_18_reg_4886_pp0_iter3_reg <= sum_re_18_reg_4886;
                sum_re_18_reg_4886_pp0_iter4_reg <= sum_re_18_reg_4886_pp0_iter3_reg;
                sum_re_18_reg_4886_pp0_iter5_reg <= sum_re_18_reg_4886_pp0_iter4_reg;
                sum_re_18_reg_4886_pp0_iter6_reg <= sum_re_18_reg_4886_pp0_iter5_reg;
                sum_re_18_reg_4886_pp0_iter7_reg <= sum_re_18_reg_4886_pp0_iter6_reg;
                sum_re_18_reg_4886_pp0_iter8_reg <= sum_re_18_reg_4886_pp0_iter7_reg;
                sum_re_18_reg_4886_pp0_iter9_reg <= sum_re_18_reg_4886_pp0_iter8_reg;
                sum_re_19_reg_4896 <= sum_re_19_fu_1675_p2;
                sum_re_19_reg_4896_pp0_iter10_reg <= sum_re_19_reg_4896_pp0_iter9_reg;
                sum_re_19_reg_4896_pp0_iter11_reg <= sum_re_19_reg_4896_pp0_iter10_reg;
                sum_re_19_reg_4896_pp0_iter12_reg <= sum_re_19_reg_4896_pp0_iter11_reg;
                sum_re_19_reg_4896_pp0_iter13_reg <= sum_re_19_reg_4896_pp0_iter12_reg;
                sum_re_19_reg_4896_pp0_iter14_reg <= sum_re_19_reg_4896_pp0_iter13_reg;
                sum_re_19_reg_4896_pp0_iter15_reg <= sum_re_19_reg_4896_pp0_iter14_reg;
                sum_re_19_reg_4896_pp0_iter16_reg <= sum_re_19_reg_4896_pp0_iter15_reg;
                sum_re_19_reg_4896_pp0_iter3_reg <= sum_re_19_reg_4896;
                sum_re_19_reg_4896_pp0_iter4_reg <= sum_re_19_reg_4896_pp0_iter3_reg;
                sum_re_19_reg_4896_pp0_iter5_reg <= sum_re_19_reg_4896_pp0_iter4_reg;
                sum_re_19_reg_4896_pp0_iter6_reg <= sum_re_19_reg_4896_pp0_iter5_reg;
                sum_re_19_reg_4896_pp0_iter7_reg <= sum_re_19_reg_4896_pp0_iter6_reg;
                sum_re_19_reg_4896_pp0_iter8_reg <= sum_re_19_reg_4896_pp0_iter7_reg;
                sum_re_19_reg_4896_pp0_iter9_reg <= sum_re_19_reg_4896_pp0_iter8_reg;
                sum_re_20_reg_4906 <= sum_re_20_fu_1687_p2;
                sum_re_20_reg_4906_pp0_iter10_reg <= sum_re_20_reg_4906_pp0_iter9_reg;
                sum_re_20_reg_4906_pp0_iter11_reg <= sum_re_20_reg_4906_pp0_iter10_reg;
                sum_re_20_reg_4906_pp0_iter12_reg <= sum_re_20_reg_4906_pp0_iter11_reg;
                sum_re_20_reg_4906_pp0_iter13_reg <= sum_re_20_reg_4906_pp0_iter12_reg;
                sum_re_20_reg_4906_pp0_iter14_reg <= sum_re_20_reg_4906_pp0_iter13_reg;
                sum_re_20_reg_4906_pp0_iter15_reg <= sum_re_20_reg_4906_pp0_iter14_reg;
                sum_re_20_reg_4906_pp0_iter16_reg <= sum_re_20_reg_4906_pp0_iter15_reg;
                sum_re_20_reg_4906_pp0_iter17_reg <= sum_re_20_reg_4906_pp0_iter16_reg;
                sum_re_20_reg_4906_pp0_iter3_reg <= sum_re_20_reg_4906;
                sum_re_20_reg_4906_pp0_iter4_reg <= sum_re_20_reg_4906_pp0_iter3_reg;
                sum_re_20_reg_4906_pp0_iter5_reg <= sum_re_20_reg_4906_pp0_iter4_reg;
                sum_re_20_reg_4906_pp0_iter6_reg <= sum_re_20_reg_4906_pp0_iter5_reg;
                sum_re_20_reg_4906_pp0_iter7_reg <= sum_re_20_reg_4906_pp0_iter6_reg;
                sum_re_20_reg_4906_pp0_iter8_reg <= sum_re_20_reg_4906_pp0_iter7_reg;
                sum_re_20_reg_4906_pp0_iter9_reg <= sum_re_20_reg_4906_pp0_iter8_reg;
                sum_re_21_reg_4916 <= sum_re_21_fu_1699_p2;
                sum_re_21_reg_4916_pp0_iter10_reg <= sum_re_21_reg_4916_pp0_iter9_reg;
                sum_re_21_reg_4916_pp0_iter11_reg <= sum_re_21_reg_4916_pp0_iter10_reg;
                sum_re_21_reg_4916_pp0_iter12_reg <= sum_re_21_reg_4916_pp0_iter11_reg;
                sum_re_21_reg_4916_pp0_iter13_reg <= sum_re_21_reg_4916_pp0_iter12_reg;
                sum_re_21_reg_4916_pp0_iter14_reg <= sum_re_21_reg_4916_pp0_iter13_reg;
                sum_re_21_reg_4916_pp0_iter15_reg <= sum_re_21_reg_4916_pp0_iter14_reg;
                sum_re_21_reg_4916_pp0_iter16_reg <= sum_re_21_reg_4916_pp0_iter15_reg;
                sum_re_21_reg_4916_pp0_iter17_reg <= sum_re_21_reg_4916_pp0_iter16_reg;
                sum_re_21_reg_4916_pp0_iter18_reg <= sum_re_21_reg_4916_pp0_iter17_reg;
                sum_re_21_reg_4916_pp0_iter3_reg <= sum_re_21_reg_4916;
                sum_re_21_reg_4916_pp0_iter4_reg <= sum_re_21_reg_4916_pp0_iter3_reg;
                sum_re_21_reg_4916_pp0_iter5_reg <= sum_re_21_reg_4916_pp0_iter4_reg;
                sum_re_21_reg_4916_pp0_iter6_reg <= sum_re_21_reg_4916_pp0_iter5_reg;
                sum_re_21_reg_4916_pp0_iter7_reg <= sum_re_21_reg_4916_pp0_iter6_reg;
                sum_re_21_reg_4916_pp0_iter8_reg <= sum_re_21_reg_4916_pp0_iter7_reg;
                sum_re_21_reg_4916_pp0_iter9_reg <= sum_re_21_reg_4916_pp0_iter8_reg;
                sum_re_22_reg_4926 <= sum_re_22_fu_1711_p2;
                sum_re_22_reg_4926_pp0_iter10_reg <= sum_re_22_reg_4926_pp0_iter9_reg;
                sum_re_22_reg_4926_pp0_iter11_reg <= sum_re_22_reg_4926_pp0_iter10_reg;
                sum_re_22_reg_4926_pp0_iter12_reg <= sum_re_22_reg_4926_pp0_iter11_reg;
                sum_re_22_reg_4926_pp0_iter13_reg <= sum_re_22_reg_4926_pp0_iter12_reg;
                sum_re_22_reg_4926_pp0_iter14_reg <= sum_re_22_reg_4926_pp0_iter13_reg;
                sum_re_22_reg_4926_pp0_iter15_reg <= sum_re_22_reg_4926_pp0_iter14_reg;
                sum_re_22_reg_4926_pp0_iter16_reg <= sum_re_22_reg_4926_pp0_iter15_reg;
                sum_re_22_reg_4926_pp0_iter17_reg <= sum_re_22_reg_4926_pp0_iter16_reg;
                sum_re_22_reg_4926_pp0_iter18_reg <= sum_re_22_reg_4926_pp0_iter17_reg;
                sum_re_22_reg_4926_pp0_iter19_reg <= sum_re_22_reg_4926_pp0_iter18_reg;
                sum_re_22_reg_4926_pp0_iter3_reg <= sum_re_22_reg_4926;
                sum_re_22_reg_4926_pp0_iter4_reg <= sum_re_22_reg_4926_pp0_iter3_reg;
                sum_re_22_reg_4926_pp0_iter5_reg <= sum_re_22_reg_4926_pp0_iter4_reg;
                sum_re_22_reg_4926_pp0_iter6_reg <= sum_re_22_reg_4926_pp0_iter5_reg;
                sum_re_22_reg_4926_pp0_iter7_reg <= sum_re_22_reg_4926_pp0_iter6_reg;
                sum_re_22_reg_4926_pp0_iter8_reg <= sum_re_22_reg_4926_pp0_iter7_reg;
                sum_re_22_reg_4926_pp0_iter9_reg <= sum_re_22_reg_4926_pp0_iter8_reg;
                sum_re_23_reg_4936 <= sum_re_23_fu_1723_p2;
                sum_re_23_reg_4936_pp0_iter10_reg <= sum_re_23_reg_4936_pp0_iter9_reg;
                sum_re_23_reg_4936_pp0_iter11_reg <= sum_re_23_reg_4936_pp0_iter10_reg;
                sum_re_23_reg_4936_pp0_iter12_reg <= sum_re_23_reg_4936_pp0_iter11_reg;
                sum_re_23_reg_4936_pp0_iter13_reg <= sum_re_23_reg_4936_pp0_iter12_reg;
                sum_re_23_reg_4936_pp0_iter14_reg <= sum_re_23_reg_4936_pp0_iter13_reg;
                sum_re_23_reg_4936_pp0_iter15_reg <= sum_re_23_reg_4936_pp0_iter14_reg;
                sum_re_23_reg_4936_pp0_iter16_reg <= sum_re_23_reg_4936_pp0_iter15_reg;
                sum_re_23_reg_4936_pp0_iter17_reg <= sum_re_23_reg_4936_pp0_iter16_reg;
                sum_re_23_reg_4936_pp0_iter18_reg <= sum_re_23_reg_4936_pp0_iter17_reg;
                sum_re_23_reg_4936_pp0_iter19_reg <= sum_re_23_reg_4936_pp0_iter18_reg;
                sum_re_23_reg_4936_pp0_iter20_reg <= sum_re_23_reg_4936_pp0_iter19_reg;
                sum_re_23_reg_4936_pp0_iter3_reg <= sum_re_23_reg_4936;
                sum_re_23_reg_4936_pp0_iter4_reg <= sum_re_23_reg_4936_pp0_iter3_reg;
                sum_re_23_reg_4936_pp0_iter5_reg <= sum_re_23_reg_4936_pp0_iter4_reg;
                sum_re_23_reg_4936_pp0_iter6_reg <= sum_re_23_reg_4936_pp0_iter5_reg;
                sum_re_23_reg_4936_pp0_iter7_reg <= sum_re_23_reg_4936_pp0_iter6_reg;
                sum_re_23_reg_4936_pp0_iter8_reg <= sum_re_23_reg_4936_pp0_iter7_reg;
                sum_re_23_reg_4936_pp0_iter9_reg <= sum_re_23_reg_4936_pp0_iter8_reg;
                sum_re_24_reg_4946 <= sum_re_24_fu_1735_p2;
                sum_re_24_reg_4946_pp0_iter10_reg <= sum_re_24_reg_4946_pp0_iter9_reg;
                sum_re_24_reg_4946_pp0_iter11_reg <= sum_re_24_reg_4946_pp0_iter10_reg;
                sum_re_24_reg_4946_pp0_iter12_reg <= sum_re_24_reg_4946_pp0_iter11_reg;
                sum_re_24_reg_4946_pp0_iter13_reg <= sum_re_24_reg_4946_pp0_iter12_reg;
                sum_re_24_reg_4946_pp0_iter14_reg <= sum_re_24_reg_4946_pp0_iter13_reg;
                sum_re_24_reg_4946_pp0_iter15_reg <= sum_re_24_reg_4946_pp0_iter14_reg;
                sum_re_24_reg_4946_pp0_iter16_reg <= sum_re_24_reg_4946_pp0_iter15_reg;
                sum_re_24_reg_4946_pp0_iter17_reg <= sum_re_24_reg_4946_pp0_iter16_reg;
                sum_re_24_reg_4946_pp0_iter18_reg <= sum_re_24_reg_4946_pp0_iter17_reg;
                sum_re_24_reg_4946_pp0_iter19_reg <= sum_re_24_reg_4946_pp0_iter18_reg;
                sum_re_24_reg_4946_pp0_iter20_reg <= sum_re_24_reg_4946_pp0_iter19_reg;
                sum_re_24_reg_4946_pp0_iter21_reg <= sum_re_24_reg_4946_pp0_iter20_reg;
                sum_re_24_reg_4946_pp0_iter3_reg <= sum_re_24_reg_4946;
                sum_re_24_reg_4946_pp0_iter4_reg <= sum_re_24_reg_4946_pp0_iter3_reg;
                sum_re_24_reg_4946_pp0_iter5_reg <= sum_re_24_reg_4946_pp0_iter4_reg;
                sum_re_24_reg_4946_pp0_iter6_reg <= sum_re_24_reg_4946_pp0_iter5_reg;
                sum_re_24_reg_4946_pp0_iter7_reg <= sum_re_24_reg_4946_pp0_iter6_reg;
                sum_re_24_reg_4946_pp0_iter8_reg <= sum_re_24_reg_4946_pp0_iter7_reg;
                sum_re_24_reg_4946_pp0_iter9_reg <= sum_re_24_reg_4946_pp0_iter8_reg;
                sum_re_2_reg_4718 <= sum_re_2_fu_1471_p2;
                sum_re_2_reg_4718_pp0_iter3_reg <= sum_re_2_reg_4718;
                sum_re_2_reg_4718_pp0_iter4_reg <= sum_re_2_reg_4718_pp0_iter3_reg;
                sum_re_3_reg_4730 <= sum_re_3_fu_1483_p2;
                sum_re_3_reg_4730_pp0_iter3_reg <= sum_re_3_reg_4730;
                sum_re_3_reg_4730_pp0_iter4_reg <= sum_re_3_reg_4730_pp0_iter3_reg;
                sum_re_4_reg_4742 <= sum_re_4_fu_1495_p2;
                sum_re_4_reg_4742_pp0_iter3_reg <= sum_re_4_reg_4742;
                sum_re_5_reg_4752 <= sum_re_5_fu_1507_p2;
                sum_re_5_reg_4752_pp0_iter3_reg <= sum_re_5_reg_4752;
                sum_re_5_reg_4752_pp0_iter4_reg <= sum_re_5_reg_4752_pp0_iter3_reg;
                sum_re_5_reg_4752_pp0_iter5_reg <= sum_re_5_reg_4752_pp0_iter4_reg;
                sum_re_5_reg_4752_pp0_iter6_reg <= sum_re_5_reg_4752_pp0_iter5_reg;
                sum_re_6_reg_4764 <= sum_re_6_fu_1519_p2;
                sum_re_6_reg_4764_pp0_iter3_reg <= sum_re_6_reg_4764;
                sum_re_6_reg_4764_pp0_iter4_reg <= sum_re_6_reg_4764_pp0_iter3_reg;
                sum_re_7_reg_4774 <= sum_re_7_fu_1531_p2;
                sum_re_7_reg_4774_pp0_iter3_reg <= sum_re_7_reg_4774;
                sum_re_7_reg_4774_pp0_iter4_reg <= sum_re_7_reg_4774_pp0_iter3_reg;
                sum_re_7_reg_4774_pp0_iter5_reg <= sum_re_7_reg_4774_pp0_iter4_reg;
                sum_re_8_reg_4784 <= sum_re_8_fu_1543_p2;
                sum_re_8_reg_4784_pp0_iter3_reg <= sum_re_8_reg_4784;
                sum_re_8_reg_4784_pp0_iter4_reg <= sum_re_8_reg_4784_pp0_iter3_reg;
                sum_re_8_reg_4784_pp0_iter5_reg <= sum_re_8_reg_4784_pp0_iter4_reg;
                sum_re_8_reg_4784_pp0_iter6_reg <= sum_re_8_reg_4784_pp0_iter5_reg;
                sum_re_8_reg_4784_pp0_iter7_reg <= sum_re_8_reg_4784_pp0_iter6_reg;
                sum_re_8_reg_4784_pp0_iter8_reg <= sum_re_8_reg_4784_pp0_iter7_reg;
                sum_re_9_reg_4796 <= sum_re_9_fu_1555_p2;
                sum_re_9_reg_4796_pp0_iter3_reg <= sum_re_9_reg_4796;
                sum_re_9_reg_4796_pp0_iter4_reg <= sum_re_9_reg_4796_pp0_iter3_reg;
                sum_re_9_reg_4796_pp0_iter5_reg <= sum_re_9_reg_4796_pp0_iter4_reg;
                sum_re_9_reg_4796_pp0_iter6_reg <= sum_re_9_reg_4796_pp0_iter5_reg;
                sum_re_reg_4696 <= sum_re_fu_1439_p2;
                sum_re_reg_4696_pp0_iter3_reg <= sum_re_reg_4696;
                tmp_9_reg_4976 <= add_ln66_2_fu_2531_p2(29 downto 4);
                tmp_s_reg_4981 <= add_ln67_2_fu_2571_p2(29 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln44_fu_1098_p2 <= std_logic_vector(unsigned(n_fu_140) + unsigned(ap_const_lv31_1));
    add_ln66_1_fu_2427_p2 <= std_logic_vector(signed(sext_ln66_4_fu_2370_p1) + signed(sext_ln66_5_fu_2423_p1));
    add_ln66_24_fu_2269_p2 <= std_logic_vector(signed(sext_ln66_fu_2254_p1) + signed(sext_ln66_1_fu_2265_p1));
    add_ln66_25_fu_2417_p2 <= std_logic_vector(signed(sext_ln66_10_fu_2402_p1) + signed(sext_ln66_16_fu_2413_p1));
    add_ln66_26_fu_2861_p2 <= std_logic_vector(signed(sext_ln66_53_fu_2846_p1) + signed(sext_ln66_54_fu_2857_p1));
    add_ln66_2_fu_2531_p2 <= std_logic_vector(unsigned(and_ln66_2_fu_2443_p3) + unsigned(sext_ln66_7_fu_2527_p1));
    add_ln66_4_fu_2679_p2 <= std_logic_vector(unsigned(and_ln66_4_fu_2622_p3) + unsigned(sext_ln66_11_fu_2675_p1));
    add_ln66_7_fu_2871_p2 <= std_logic_vector(unsigned(and_ln66_7_fu_2814_p3) + unsigned(sext_ln66_17_fu_2867_p1));
    add_ln67_1_fu_2483_p2 <= std_logic_vector(signed(sext_ln67_10_fu_2391_p1) + signed(sext_ln67_5_fu_2479_p1));
    add_ln67_24_fu_2319_p2 <= std_logic_vector(signed(sext_ln67_1_fu_2304_p1) + signed(sext_ln67_3_fu_2315_p1));
    add_ln67_25_fu_2473_p2 <= std_logic_vector(signed(sext_ln67_16_fu_2458_p1) + signed(sext_ln67_50_fu_2469_p1));
    add_ln67_26_fu_2917_p2 <= std_logic_vector(signed(sext_ln67_54_fu_2902_p1) + signed(sext_ln67_55_fu_2913_p1));
    add_ln67_2_fu_2571_p2 <= std_logic_vector(unsigned(and_ln67_2_fu_2499_p3) + unsigned(sext_ln67_7_fu_2567_p1));
    add_ln67_4_fu_2735_p2 <= std_logic_vector(unsigned(and_ln67_4_fu_2639_p3) + unsigned(sext_ln67_11_fu_2731_p1));
    add_ln67_7_fu_2927_p2 <= std_logic_vector(unsigned(and_ln67_7_fu_2831_p3) + unsigned(sext_ln67_17_fu_2923_p1));
    and_ln66_2_fu_2443_p3 <= (tmp_7_fu_2433_p4 & ap_const_lv4_0);
    and_ln66_4_fu_2622_p3 <= (tmp_10_fu_2613_p4 & ap_const_lv4_0);
    and_ln66_7_fu_2814_p3 <= (tmp_16_fu_2805_p4 & ap_const_lv4_0);
    and_ln67_2_fu_2499_p3 <= (tmp_8_fu_2489_p4 & ap_const_lv4_0);
    and_ln67_4_fu_2639_p3 <= (tmp_11_fu_2630_p4 & ap_const_lv4_0);
    and_ln67_7_fu_2831_p3 <= (tmp_17_fu_2822_p4 & ap_const_lv4_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter26, ap_block_state3_pp0_stage0_iter2_grp1, ap_block_state27_pp0_stage0_iter26_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage0_iter26_grp1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter26, ap_block_state3_pp0_stage0_iter2_grp1, ap_block_state27_pp0_stage0_iter26_grp1)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage0_iter26_grp1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp1)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter26, ap_block_state3_pp0_stage0_iter2_grp1, ap_block_state27_pp0_stage0_iter26_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage0_iter26_grp1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter26, ap_block_state3_pp0_stage0_iter2_grp1, ap_block_state27_pp0_stage0_iter26_grp1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage0_iter26_grp1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp1)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_pp0_stage0_iter26_grp1_assign_proc : process(data_out_full_n, icmp_ln73_reg_4682_pp0_iter25_reg)
    begin
                ap_block_state27_pp0_stage0_iter26_grp1 <= ((icmp_ln73_reg_4682_pp0_iter25_reg = ap_const_lv1_1) and (data_out_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_grp1_assign_proc : process(data_in_empty_n, icmp_ln44_reg_4678)
    begin
                ap_block_state3_pp0_stage0_iter2_grp1 <= ((icmp_ln44_reg_4678 = ap_const_lv1_1) and (data_in_empty_n = ap_const_logic_0));
    end process;


    ap_condition_2974_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln44_fu_1093_p2, icmp_ln73_fu_1104_p2)
    begin
                ap_condition_2974 <= ((icmp_ln73_fu_1104_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln44_fu_1093_p2 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln44_fu_1093_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln44_fu_1093_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln44_reg_4678, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln44_reg_4678 = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter25_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter25_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    data_in_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, data_in_empty_n, icmp_ln44_reg_4678, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
            data_in_blk_n <= data_in_empty_n;
        else 
            data_in_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_in_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln44_reg_4678, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln44_reg_4678 = ap_const_lv1_1))) then 
            data_in_read <= ap_const_logic_1;
        else 
            data_in_read <= ap_const_logic_0;
        end if; 
    end process;


    data_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter26, data_out_full_n, icmp_ln73_reg_4682_pp0_iter25_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (icmp_ln73_reg_4682_pp0_iter25_reg = ap_const_lv1_1))) then 
            data_out_blk_n <= data_out_full_n;
        else 
            data_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_din <= (trunc_ln2_fu_3560_p4 & trunc_ln1_fu_3551_p4);

    data_out_write_assign_proc : process(ap_enable_reg_pp0_iter26, icmp_ln73_reg_4682_pp0_iter25_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln73_reg_4682_pp0_iter25_reg = ap_const_lv1_1))) then 
            data_out_write <= ap_const_logic_1;
        else 
            data_out_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3578_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3578_ce <= ap_const_logic_1;
        else 
            grp_fu_3578_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3578_p1 <= ap_const_lv21_1FFFF3(5 - 1 downto 0);

    grp_fu_3587_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3587_ce <= ap_const_logic_1;
        else 
            grp_fu_3587_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3587_p1 <= ap_const_lv21_1FFFF3(5 - 1 downto 0);

    grp_fu_3596_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3596_ce <= ap_const_logic_1;
        else 
            grp_fu_3596_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3596_p1 <= ap_const_lv23_2B(6 - 1 downto 0);
    grp_fu_3596_p2 <= (tmp_9_reg_4976 & ap_const_lv4_0);

    grp_fu_3605_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3605_ce <= ap_const_logic_1;
        else 
            grp_fu_3605_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3605_p1 <= ap_const_lv23_2B(6 - 1 downto 0);
    grp_fu_3605_p2 <= (tmp_s_reg_4981 & ap_const_lv4_0);

    grp_fu_3614_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3614_ce <= ap_const_logic_1;
        else 
            grp_fu_3614_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3614_p1 <= ap_const_lv24_4F(7 - 1 downto 0);
    grp_fu_3614_p2 <= (tmp_12_fu_2685_p4 & ap_const_lv4_0);

    grp_fu_3623_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3623_ce <= ap_const_logic_1;
        else 
            grp_fu_3623_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3623_p1 <= ap_const_lv24_4F(7 - 1 downto 0);
    grp_fu_3623_p2 <= (tmp_13_fu_2741_p4 & ap_const_lv4_0);

    grp_fu_3632_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3632_ce <= ap_const_logic_1;
        else 
            grp_fu_3632_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3632_p1 <= ap_const_lv24_FFFF98(8 - 1 downto 0);
    grp_fu_3632_p2 <= (tmp_14_fu_2765_p4 & ap_const_lv4_0);

    grp_fu_3641_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3641_ce <= ap_const_logic_1;
        else 
            grp_fu_3641_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3641_p1 <= ap_const_lv24_FFFF98(8 - 1 downto 0);
    grp_fu_3641_p2 <= (tmp_15_fu_2782_p4 & ap_const_lv4_0);

    grp_fu_3650_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3650_ce <= ap_const_logic_1;
        else 
            grp_fu_3650_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3650_p1 <= ap_const_lv25_1FFFF5E(9 - 1 downto 0);
    grp_fu_3650_p2 <= (tmp_18_fu_2877_p4 & ap_const_lv4_0);

    grp_fu_3659_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3659_ce <= ap_const_logic_1;
        else 
            grp_fu_3659_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3659_p1 <= ap_const_lv25_1FFFF5E(9 - 1 downto 0);
    grp_fu_3659_p2 <= (tmp_19_fu_2933_p4 & ap_const_lv4_0);

    grp_fu_3668_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3668_ce <= ap_const_logic_1;
        else 
            grp_fu_3668_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3668_p1 <= ap_const_lv25_C4(8 - 1 downto 0);
    grp_fu_3668_p2 <= (tmp_20_fu_2957_p4 & ap_const_lv4_0);

    grp_fu_3677_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3677_ce <= ap_const_logic_1;
        else 
            grp_fu_3677_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3677_p1 <= ap_const_lv25_C4(8 - 1 downto 0);
    grp_fu_3677_p2 <= (tmp_21_fu_2974_p4 & ap_const_lv4_0);

    grp_fu_3686_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3686_ce <= ap_const_logic_1;
        else 
            grp_fu_3686_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3686_p1 <= ap_const_lv25_1FFFF15(9 - 1 downto 0);
    grp_fu_3686_p2 <= (tmp_22_fu_2997_p4 & ap_const_lv4_0);

    grp_fu_3695_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3695_ce <= ap_const_logic_1;
        else 
            grp_fu_3695_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3695_p1 <= ap_const_lv25_1FFFF15(9 - 1 downto 0);
    grp_fu_3695_p2 <= (tmp_23_fu_3014_p4 & ap_const_lv4_0);

    grp_fu_3704_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3704_ce <= ap_const_logic_1;
        else 
            grp_fu_3704_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3704_p1 <= ap_const_lv26_113(9 - 1 downto 0);
    grp_fu_3704_p2 <= (tmp_24_fu_3037_p4 & ap_const_lv4_0);

    grp_fu_3713_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3713_ce <= ap_const_logic_1;
        else 
            grp_fu_3713_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3713_p1 <= ap_const_lv26_113(9 - 1 downto 0);
    grp_fu_3713_p2 <= (tmp_25_fu_3054_p4 & ap_const_lv4_0);

    grp_fu_3722_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3722_ce <= ap_const_logic_1;
        else 
            grp_fu_3722_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3722_p1 <= ap_const_lv26_3FFFEC1(10 - 1 downto 0);
    grp_fu_3722_p2 <= (tmp_26_fu_3077_p4 & ap_const_lv4_0);

    grp_fu_3731_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3731_ce <= ap_const_logic_1;
        else 
            grp_fu_3731_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3731_p1 <= ap_const_lv26_3FFFEC1(10 - 1 downto 0);
    grp_fu_3731_p2 <= (tmp_27_fu_3094_p4 & ap_const_lv4_0);

    grp_fu_3740_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3740_ce <= ap_const_logic_1;
        else 
            grp_fu_3740_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3740_p1 <= ap_const_lv26_16B(9 - 1 downto 0);
    grp_fu_3740_p2 <= (tmp_28_fu_3117_p4 & ap_const_lv4_0);

    grp_fu_3749_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3749_ce <= ap_const_logic_1;
        else 
            grp_fu_3749_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3749_p1 <= ap_const_lv26_16B(9 - 1 downto 0);
    grp_fu_3749_p2 <= (tmp_29_fu_3134_p4 & ap_const_lv4_0);

    grp_fu_3758_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3758_ce <= ap_const_logic_1;
        else 
            grp_fu_3758_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3758_p1 <= ap_const_lv26_3FFFE67(10 - 1 downto 0);
    grp_fu_3758_p2 <= (tmp_30_fu_3157_p4 & ap_const_lv4_0);

    grp_fu_3767_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3767_ce <= ap_const_logic_1;
        else 
            grp_fu_3767_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3767_p1 <= ap_const_lv26_3FFFE67(10 - 1 downto 0);
    grp_fu_3767_p2 <= (tmp_31_fu_3174_p4 & ap_const_lv4_0);

    grp_fu_3776_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3776_ce <= ap_const_logic_1;
        else 
            grp_fu_3776_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3776_p1 <= ap_const_lv26_1C6(9 - 1 downto 0);
    grp_fu_3776_p2 <= (tmp_32_fu_3197_p4 & ap_const_lv4_0);

    grp_fu_3785_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3785_ce <= ap_const_logic_1;
        else 
            grp_fu_3785_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3785_p1 <= ap_const_lv26_1C6(9 - 1 downto 0);
    grp_fu_3785_p2 <= (tmp_33_fu_3214_p4 & ap_const_lv4_0);

    grp_fu_3794_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3794_ce <= ap_const_logic_1;
        else 
            grp_fu_3794_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3794_p1 <= ap_const_lv26_3FFFE0D(10 - 1 downto 0);
    grp_fu_3794_p2 <= (tmp_34_fu_3237_p4 & ap_const_lv4_0);

    grp_fu_3803_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3803_ce <= ap_const_logic_1;
        else 
            grp_fu_3803_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3803_p1 <= ap_const_lv26_3FFFE0D(10 - 1 downto 0);
    grp_fu_3803_p2 <= (tmp_35_fu_3254_p4 & ap_const_lv4_0);

    grp_fu_3812_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3812_ce <= ap_const_logic_1;
        else 
            grp_fu_3812_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3812_p1 <= ap_const_lv27_21D(10 - 1 downto 0);
    grp_fu_3812_p2 <= (tmp_36_fu_3277_p4 & ap_const_lv4_0);

    grp_fu_3821_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3821_ce <= ap_const_logic_1;
        else 
            grp_fu_3821_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3821_p1 <= ap_const_lv27_21D(10 - 1 downto 0);
    grp_fu_3821_p2 <= (tmp_37_fu_3294_p4 & ap_const_lv4_0);

    grp_fu_3830_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3830_ce <= ap_const_logic_1;
        else 
            grp_fu_3830_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3830_p1 <= ap_const_lv27_7FFFDBB(11 - 1 downto 0);
    grp_fu_3830_p2 <= (tmp_38_fu_3317_p4 & ap_const_lv4_0);

    grp_fu_3839_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3839_ce <= ap_const_logic_1;
        else 
            grp_fu_3839_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3839_p1 <= ap_const_lv27_7FFFDBB(11 - 1 downto 0);
    grp_fu_3839_p2 <= (tmp_39_fu_3334_p4 & ap_const_lv4_0);

    grp_fu_3848_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3848_ce <= ap_const_logic_1;
        else 
            grp_fu_3848_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3848_p1 <= ap_const_lv27_267(10 - 1 downto 0);
    grp_fu_3848_p2 <= (tmp_40_fu_3357_p4 & ap_const_lv4_0);

    grp_fu_3857_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3857_ce <= ap_const_logic_1;
        else 
            grp_fu_3857_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3857_p1 <= ap_const_lv27_267(10 - 1 downto 0);
    grp_fu_3857_p2 <= (tmp_41_fu_3374_p4 & ap_const_lv4_0);

    grp_fu_3866_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3866_ce <= ap_const_logic_1;
        else 
            grp_fu_3866_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3866_p1 <= ap_const_lv27_7FFFD7A(11 - 1 downto 0);
    grp_fu_3866_p2 <= (tmp_42_fu_3397_p4 & ap_const_lv4_0);

    grp_fu_3875_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3875_ce <= ap_const_logic_1;
        else 
            grp_fu_3875_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3875_p1 <= ap_const_lv27_7FFFD7A(11 - 1 downto 0);
    grp_fu_3875_p2 <= (tmp_43_fu_3414_p4 & ap_const_lv4_0);

    grp_fu_3884_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3884_ce <= ap_const_logic_1;
        else 
            grp_fu_3884_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3884_p1 <= ap_const_lv27_29D(10 - 1 downto 0);
    grp_fu_3884_p2 <= (tmp_44_fu_3437_p4 & ap_const_lv4_0);

    grp_fu_3893_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3893_ce <= ap_const_logic_1;
        else 
            grp_fu_3893_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3893_p1 <= ap_const_lv27_29D(10 - 1 downto 0);
    grp_fu_3893_p2 <= (tmp_45_fu_3454_p4 & ap_const_lv4_0);

    grp_fu_3902_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3902_ce <= ap_const_logic_1;
        else 
            grp_fu_3902_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3902_p1 <= ap_const_lv27_7FFFD50(11 - 1 downto 0);
    grp_fu_3902_p2 <= (tmp_46_fu_3477_p4 & ap_const_lv4_0);

    grp_fu_3910_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3910_ce <= ap_const_logic_1;
        else 
            grp_fu_3910_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3910_p1 <= ap_const_lv27_7FFFD50(11 - 1 downto 0);
    grp_fu_3910_p2 <= (tmp_47_fu_3494_p4 & ap_const_lv4_0);

    grp_fu_3918_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3918_ce <= ap_const_logic_1;
        else 
            grp_fu_3918_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3918_p1 <= ap_const_lv27_2BA(10 - 1 downto 0);

    grp_fu_3927_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3927_ce <= ap_const_logic_1;
        else 
            grp_fu_3927_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3927_p1 <= ap_const_lv27_2BA(10 - 1 downto 0);

    grp_fu_3936_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3936_ce <= ap_const_logic_1;
        else 
            grp_fu_3936_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3936_p1 <= ap_const_lv30_3D41(14 - 1 downto 0);
    grp_fu_3936_p2 <= (tmp_48_fu_3517_p4 & ap_const_lv4_0);

    grp_fu_3945_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_3945_ce <= ap_const_logic_1;
        else 
            grp_fu_3945_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3945_p1 <= ap_const_lv30_3D41(14 - 1 downto 0);
    grp_fu_3945_p2 <= (tmp_49_fu_3534_p4 & ap_const_lv4_0);
    icmp_ln44_fu_1093_p2 <= "1" when (signed(n_cast_fu_1089_p1) < signed(num_samples)) else "0";
    icmp_ln73_fu_1104_p2 <= "1" when (signed(out_count_fu_152) < signed(filteredLen)) else "0";
    n_cast_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_fu_140),32));
    out_count_2_fu_1109_p2 <= std_logic_vector(unsigned(out_count_fu_152) + unsigned(ap_const_lv32_1));
    sample_im_fu_1429_p4 <= data_in_dout(31 downto 16);
    sample_re_fu_1425_p1 <= data_in_dout(16 - 1 downto 0);
        sext_ln66_10_fu_2402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_57_fu_2395_p3),22));

        sext_ln66_11_fu_2675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln66_1_fu_2669_p2),30));

        sext_ln66_16_fu_2413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_58_fu_2406_p3),22));

        sext_ln66_17_fu_2867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln66_26_fu_2861_p2),30));

        sext_ln66_1_fu_2265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_2258_p3),21));

        sext_ln66_4_fu_2370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_54_fu_2362_p3),30));

        sext_ln66_50_fu_2517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_61_fu_2510_p3),22));

        sext_ln66_51_fu_2654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_63_fu_2647_p3),23));

        sext_ln66_52_fu_2665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_64_fu_2658_p3),23));

        sext_ln66_53_fu_2846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_67_fu_2839_p3),25));

        sext_ln66_54_fu_2857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_68_fu_2850_p3),25));

        sext_ln66_5_fu_2423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln66_25_fu_2417_p2),30));

        sext_ln66_6_fu_2507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_re_3_reg_4730_pp0_iter4_reg),22));

        sext_ln66_7_fu_2527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln66_fu_2521_p2),30));

        sext_ln66_fu_2254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_2247_p3),21));

        sext_ln67_10_fu_2391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_56_fu_2383_p3),30));

        sext_ln67_11_fu_2731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln67_1_fu_2725_p2),30));

        sext_ln67_16_fu_2458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_59_fu_2451_p3),22));

        sext_ln67_17_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln67_26_fu_2917_p2),30));

        sext_ln67_1_fu_2304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_fu_2297_p3),21));

        sext_ln67_3_fu_2315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_52_fu_2308_p3),21));

        sext_ln67_50_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_60_fu_2462_p3),22));

        sext_ln67_51_fu_2557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_62_fu_2550_p3),22));

        sext_ln67_52_fu_2710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_65_fu_2703_p3),23));

        sext_ln67_53_fu_2721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_66_fu_2714_p3),23));

        sext_ln67_54_fu_2902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_69_fu_2895_p3),25));

        sext_ln67_55_fu_2913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_70_fu_2906_p3),25));

        sext_ln67_5_fu_2479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln67_25_fu_2473_p2),30));

        sext_ln67_6_fu_2547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_im_3_reg_4736_pp0_iter4_reg),22));

        sext_ln67_7_fu_2567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln67_fu_2561_p2),30));

    sub_ln66_1_fu_2669_p2 <= std_logic_vector(signed(sext_ln66_52_fu_2665_p1) - signed(sext_ln66_51_fu_2654_p1));
    sub_ln66_fu_2521_p2 <= std_logic_vector(signed(sext_ln66_6_fu_2507_p1) - signed(sext_ln66_50_fu_2517_p1));
    sub_ln67_1_fu_2725_p2 <= std_logic_vector(signed(sext_ln67_53_fu_2721_p1) - signed(sext_ln67_52_fu_2710_p1));
    sub_ln67_fu_2561_p2 <= std_logic_vector(signed(sext_ln67_6_fu_2547_p1) - signed(sext_ln67_51_fu_2557_p1));
    sum_im_10_fu_1573_p2 <= std_logic_vector(unsigned(p_0_0_0599_1131_fu_232) + unsigned(p_0_0_0599_4191_fu_472));
    sum_im_11_fu_1585_p2 <= std_logic_vector(unsigned(p_0_0_0599_1233_fu_240) + unsigned(p_0_0_0599_4089_fu_464));
    sum_im_12_fu_1597_p2 <= std_logic_vector(unsigned(p_0_0_0599_1335_fu_248) + unsigned(p_0_0_0599_3987_fu_456));
    sum_im_13_fu_1609_p2 <= std_logic_vector(unsigned(p_0_0_0599_1437_fu_256) + unsigned(p_0_0_0599_3885_fu_448));
    sum_im_14_fu_1621_p2 <= std_logic_vector(unsigned(p_0_0_0599_1539_fu_264) + unsigned(p_0_0_0599_3783_fu_440));
    sum_im_15_fu_1633_p2 <= std_logic_vector(unsigned(p_0_0_0599_1641_fu_272) + unsigned(p_0_0_0599_3681_fu_432));
    sum_im_16_fu_1645_p2 <= std_logic_vector(unsigned(p_0_0_0599_1743_fu_280) + unsigned(p_0_0_0599_3579_fu_424));
    sum_im_17_fu_1657_p2 <= std_logic_vector(unsigned(p_0_0_0599_1845_fu_288) + unsigned(p_0_0_0599_3477_fu_416));
    sum_im_18_fu_1669_p2 <= std_logic_vector(unsigned(p_0_0_0599_1947_fu_296) + unsigned(p_0_0_0599_3375_fu_408));
    sum_im_19_fu_1681_p2 <= std_logic_vector(unsigned(p_0_0_0599_2049_fu_304) + unsigned(p_0_0_0599_3273_fu_400));
    sum_im_1_fu_1457_p2 <= std_logic_vector(unsigned(p_0_0_0599_213_fu_160) + unsigned(p_0_0_0599_49109_fu_544));
    sum_im_20_fu_1693_p2 <= std_logic_vector(unsigned(p_0_0_0599_2151_fu_312) + unsigned(p_0_0_0599_3171_fu_392));
    sum_im_21_fu_1705_p2 <= std_logic_vector(unsigned(p_0_0_0599_2253_fu_320) + unsigned(p_0_0_0599_3069_fu_384));
    sum_im_22_fu_1717_p2 <= std_logic_vector(unsigned(p_0_0_0599_2355_fu_328) + unsigned(p_0_0_0599_2967_fu_376));
    sum_im_23_fu_1729_p2 <= std_logic_vector(unsigned(p_0_0_0599_2457_fu_336) + unsigned(p_0_0_0599_2865_fu_368));
    sum_im_24_fu_1741_p2 <= std_logic_vector(unsigned(p_0_0_0599_2559_fu_344) + unsigned(p_0_0_0599_2763_fu_360));
    sum_im_2_fu_1477_p2 <= std_logic_vector(unsigned(p_0_0_0599_315_fu_168) + unsigned(p_0_0_0599_49107_fu_536));
    sum_im_3_fu_1489_p2 <= std_logic_vector(unsigned(p_0_0_0599_417_fu_176) + unsigned(p_0_0_0599_48105_fu_528));
    sum_im_4_fu_1501_p2 <= std_logic_vector(unsigned(p_0_0_0599_519_fu_184) + unsigned(p_0_0_0599_47103_fu_520));
    sum_im_5_fu_1513_p2 <= std_logic_vector(unsigned(p_0_0_0599_621_fu_192) + unsigned(p_0_0_0599_46101_fu_512));
    sum_im_6_fu_1525_p2 <= std_logic_vector(unsigned(p_0_0_0599_723_fu_200) + unsigned(p_0_0_0599_4599_fu_504));
    sum_im_7_fu_1537_p2 <= std_logic_vector(unsigned(p_0_0_0599_825_fu_208) + unsigned(p_0_0_0599_4497_fu_496));
    sum_im_8_fu_1549_p2 <= std_logic_vector(unsigned(p_0_0_0599_927_fu_216) + unsigned(p_0_0_0599_4395_fu_488));
    sum_im_9_fu_1561_p2 <= std_logic_vector(unsigned(p_0_0_0599_1029_fu_224) + unsigned(p_0_0_0599_4293_fu_480));
    sum_im_fu_1445_p2 <= std_logic_vector(unsigned(sample_im_fu_1429_p4) + unsigned(p_0_0_0599_111_fu_148));
    sum_re_10_fu_1567_p2 <= std_logic_vector(unsigned(p_0_0_0600_1130_fu_228) + unsigned(p_0_0_0600_4190_fu_468));
    sum_re_11_fu_1579_p2 <= std_logic_vector(unsigned(p_0_0_0600_1232_fu_236) + unsigned(p_0_0_0600_4088_fu_460));
    sum_re_12_fu_1591_p2 <= std_logic_vector(unsigned(p_0_0_0600_1334_fu_244) + unsigned(p_0_0_0600_3986_fu_452));
    sum_re_13_fu_1603_p2 <= std_logic_vector(unsigned(p_0_0_0600_1436_fu_252) + unsigned(p_0_0_0600_3884_fu_444));
    sum_re_14_fu_1615_p2 <= std_logic_vector(unsigned(p_0_0_0600_1538_fu_260) + unsigned(p_0_0_0600_3782_fu_436));
    sum_re_15_fu_1627_p2 <= std_logic_vector(unsigned(p_0_0_0600_1640_fu_268) + unsigned(p_0_0_0600_3680_fu_428));
    sum_re_16_fu_1639_p2 <= std_logic_vector(unsigned(p_0_0_0600_1742_fu_276) + unsigned(p_0_0_0600_3578_fu_420));
    sum_re_17_fu_1651_p2 <= std_logic_vector(unsigned(p_0_0_0600_1844_fu_284) + unsigned(p_0_0_0600_3476_fu_412));
    sum_re_18_fu_1663_p2 <= std_logic_vector(unsigned(p_0_0_0600_1946_fu_292) + unsigned(p_0_0_0600_3374_fu_404));
    sum_re_19_fu_1675_p2 <= std_logic_vector(unsigned(p_0_0_0600_2048_fu_300) + unsigned(p_0_0_0600_3272_fu_396));
    sum_re_1_fu_1451_p2 <= std_logic_vector(unsigned(p_0_0_0600_212_fu_156) + unsigned(p_0_0_0600_49108_fu_540));
    sum_re_20_fu_1687_p2 <= std_logic_vector(unsigned(p_0_0_0600_2150_fu_308) + unsigned(p_0_0_0600_3170_fu_388));
    sum_re_21_fu_1699_p2 <= std_logic_vector(unsigned(p_0_0_0600_2252_fu_316) + unsigned(p_0_0_0600_3068_fu_380));
    sum_re_22_fu_1711_p2 <= std_logic_vector(unsigned(p_0_0_0600_2354_fu_324) + unsigned(p_0_0_0600_2966_fu_372));
    sum_re_23_fu_1723_p2 <= std_logic_vector(unsigned(p_0_0_0600_2456_fu_332) + unsigned(p_0_0_0600_2864_fu_364));
    sum_re_24_fu_1735_p2 <= std_logic_vector(unsigned(p_0_0_0600_2558_fu_340) + unsigned(p_0_0_0600_2762_fu_356));
    sum_re_2_fu_1471_p2 <= std_logic_vector(unsigned(p_0_0_0600_314_fu_164) + unsigned(p_0_0_0600_49106_fu_532));
    sum_re_3_fu_1483_p2 <= std_logic_vector(unsigned(p_0_0_0600_416_fu_172) + unsigned(p_0_0_0600_48104_fu_524));
    sum_re_4_fu_1495_p2 <= std_logic_vector(unsigned(p_0_0_0600_518_fu_180) + unsigned(p_0_0_0600_47102_fu_516));
    sum_re_5_fu_1507_p2 <= std_logic_vector(unsigned(p_0_0_0600_620_fu_188) + unsigned(p_0_0_0600_46100_fu_508));
    sum_re_6_fu_1519_p2 <= std_logic_vector(unsigned(p_0_0_0600_722_fu_196) + unsigned(p_0_0_0600_4598_fu_500));
    sum_re_7_fu_1531_p2 <= std_logic_vector(unsigned(p_0_0_0600_824_fu_204) + unsigned(p_0_0_0600_4496_fu_492));
    sum_re_8_fu_1543_p2 <= std_logic_vector(unsigned(p_0_0_0600_926_fu_212) + unsigned(p_0_0_0600_4394_fu_484));
    sum_re_9_fu_1555_p2 <= std_logic_vector(unsigned(p_0_0_0600_1028_fu_220) + unsigned(p_0_0_0600_4292_fu_476));
    sum_re_fu_1439_p2 <= std_logic_vector(unsigned(sample_re_fu_1425_p1) + unsigned(p_0_0_0600_110_fu_144));
    tmp_10_fu_2613_p4 <= grp_fu_3596_p3(29 downto 4);
    tmp_11_fu_2630_p4 <= grp_fu_3605_p3(29 downto 4);
    tmp_12_fu_2685_p4 <= add_ln66_4_fu_2679_p2(29 downto 4);
    tmp_13_fu_2741_p4 <= add_ln67_4_fu_2735_p2(29 downto 4);
    tmp_14_fu_2765_p4 <= grp_fu_3614_p3(29 downto 4);
    tmp_15_fu_2782_p4 <= grp_fu_3623_p3(29 downto 4);
    tmp_16_fu_2805_p4 <= grp_fu_3632_p3(29 downto 4);
    tmp_17_fu_2822_p4 <= grp_fu_3641_p3(29 downto 4);
    tmp_18_fu_2877_p4 <= add_ln66_7_fu_2871_p2(29 downto 4);
    tmp_19_fu_2933_p4 <= add_ln67_7_fu_2927_p2(29 downto 4);
    tmp_1_fu_2285_p3 <= (tmp_fu_2275_p4 & ap_const_lv4_0);
    tmp_20_fu_2957_p4 <= grp_fu_3650_p3(29 downto 4);
    tmp_21_fu_2974_p4 <= grp_fu_3659_p3(29 downto 4);
    tmp_22_fu_2997_p4 <= grp_fu_3668_p3(29 downto 4);
    tmp_23_fu_3014_p4 <= grp_fu_3677_p3(29 downto 4);
    tmp_24_fu_3037_p4 <= grp_fu_3686_p3(29 downto 4);
    tmp_25_fu_3054_p4 <= grp_fu_3695_p3(29 downto 4);
    tmp_26_fu_3077_p4 <= grp_fu_3704_p3(29 downto 4);
    tmp_27_fu_3094_p4 <= grp_fu_3713_p3(29 downto 4);
    tmp_28_fu_3117_p4 <= grp_fu_3722_p3(29 downto 4);
    tmp_29_fu_3134_p4 <= grp_fu_3731_p3(29 downto 4);
    tmp_2_fu_2325_p4 <= add_ln67_24_fu_2319_p2(20 downto 4);
    tmp_30_fu_3157_p4 <= grp_fu_3740_p3(29 downto 4);
    tmp_31_fu_3174_p4 <= grp_fu_3749_p3(29 downto 4);
    tmp_32_fu_3197_p4 <= grp_fu_3758_p3(29 downto 4);
    tmp_33_fu_3214_p4 <= grp_fu_3767_p3(29 downto 4);
    tmp_34_fu_3237_p4 <= grp_fu_3776_p3(29 downto 4);
    tmp_35_fu_3254_p4 <= grp_fu_3785_p3(29 downto 4);
    tmp_36_fu_3277_p4 <= grp_fu_3794_p3(29 downto 4);
    tmp_37_fu_3294_p4 <= grp_fu_3803_p3(29 downto 4);
    tmp_38_fu_3317_p4 <= grp_fu_3812_p3(29 downto 4);
    tmp_39_fu_3334_p4 <= grp_fu_3821_p3(29 downto 4);
    tmp_3_fu_2335_p3 <= (tmp_2_fu_2325_p4 & ap_const_lv4_0);
    tmp_40_fu_3357_p4 <= grp_fu_3830_p3(29 downto 4);
    tmp_41_fu_3374_p4 <= grp_fu_3839_p3(29 downto 4);
    tmp_42_fu_3397_p4 <= grp_fu_3848_p3(29 downto 4);
    tmp_43_fu_3414_p4 <= grp_fu_3857_p3(29 downto 4);
    tmp_44_fu_3437_p4 <= grp_fu_3866_p3(29 downto 4);
    tmp_45_fu_3454_p4 <= grp_fu_3875_p3(29 downto 4);
    tmp_46_fu_3477_p4 <= grp_fu_3884_p3(29 downto 4);
    tmp_47_fu_3494_p4 <= grp_fu_3893_p3(29 downto 4);
    tmp_48_fu_3517_p4 <= grp_fu_3918_p3(29 downto 4);
    tmp_49_fu_3534_p4 <= grp_fu_3927_p3(29 downto 4);
    tmp_51_fu_2297_p3 <= (sum_im_reg_4702_pp0_iter3_reg & ap_const_lv3_0);
    tmp_52_fu_2308_p3 <= (sum_im_reg_4702_pp0_iter3_reg & ap_const_lv1_0);
    tmp_53_fu_2353_p4 <= grp_fu_3578_p3(21 downto 4);
    tmp_54_fu_2362_p3 <= (tmp_53_fu_2353_p4 & ap_const_lv4_0);
    tmp_55_fu_2374_p4 <= grp_fu_3587_p3(21 downto 4);
    tmp_56_fu_2383_p3 <= (tmp_55_fu_2374_p4 & ap_const_lv4_0);
    tmp_57_fu_2395_p3 <= (sum_re_2_reg_4718_pp0_iter4_reg & ap_const_lv4_0);
    tmp_58_fu_2406_p3 <= (sum_re_2_reg_4718_pp0_iter4_reg & ap_const_lv2_0);
    tmp_59_fu_2451_p3 <= (sum_im_2_reg_4724_pp0_iter4_reg & ap_const_lv4_0);
    tmp_5_fu_2247_p3 <= (sum_re_reg_4696_pp0_iter3_reg & ap_const_lv3_0);
    tmp_60_fu_2462_p3 <= (sum_im_2_reg_4724_pp0_iter4_reg & ap_const_lv2_0);
    tmp_61_fu_2510_p3 <= (sum_re_3_reg_4730_pp0_iter4_reg & ap_const_lv5_0);
    tmp_62_fu_2550_p3 <= (sum_im_3_reg_4736_pp0_iter4_reg & ap_const_lv5_0);
    tmp_63_fu_2647_p3 <= (sum_re_5_reg_4752_pp0_iter6_reg & ap_const_lv6_0);
    tmp_64_fu_2658_p3 <= (sum_re_5_reg_4752_pp0_iter6_reg & ap_const_lv2_0);
    tmp_65_fu_2703_p3 <= (sum_im_5_reg_4758_pp0_iter6_reg & ap_const_lv6_0);
    tmp_66_fu_2714_p3 <= (sum_im_5_reg_4758_pp0_iter6_reg & ap_const_lv2_0);
    tmp_67_fu_2839_p3 <= (sum_re_8_reg_4784_pp0_iter8_reg & ap_const_lv7_0);
    tmp_68_fu_2850_p3 <= (sum_re_8_reg_4784_pp0_iter8_reg & ap_const_lv1_0);
    tmp_69_fu_2895_p3 <= (sum_im_8_reg_4790_pp0_iter8_reg & ap_const_lv7_0);
    tmp_6_fu_2258_p3 <= (sum_re_reg_4696_pp0_iter3_reg & ap_const_lv1_0);
    tmp_70_fu_2906_p3 <= (sum_im_8_reg_4790_pp0_iter8_reg & ap_const_lv1_0);
    tmp_7_fu_2433_p4 <= add_ln66_1_fu_2427_p2(29 downto 4);
    tmp_8_fu_2489_p4 <= add_ln67_1_fu_2483_p2(29 downto 4);
    tmp_fu_2275_p4 <= add_ln66_24_fu_2269_p2(20 downto 4);
    trunc_ln1_fu_3551_p1 <= grp_fu_3936_p3;
    trunc_ln1_fu_3551_p4 <= trunc_ln1_fu_3551_p1(29 downto 14);
    trunc_ln2_fu_3560_p1 <= grp_fu_3945_p3;
    trunc_ln2_fu_3560_p4 <= trunc_ln2_fu_3560_p1(29 downto 14);
end behav;
