digraph test {
    "Input,16,addr" [style=filled, color=yellow];
    "Input,1,reset_in" [style=filled, color=yellow];
    "Input,1,we" [style=filled, color=yellow];
    "Output_Reg,1,bank1" [style=filled, color=green];
    "Output,1,card_ram_rd" [style=filled, color=green];
    "Output,1,card_ram_we" [style=filled, color=green];
    "Output,18,ram_addr" [style=filled, color=green];
    "Wire,3,_000_" [style=filled, color=orange];
    "Wire,1,_001_" [style=filled, color=orange];
    "Wire,1,_002_" [style=filled, color=orange];
    "Wire,1,_003_" [style=filled, color=orange];
    "Wire,1,_004_" [style=filled, color=orange];
    "Wire,1,_005_" [style=filled, color=orange];
    "Wire,1,_006_" [style=filled, color=orange];
    "Wire,1,_007_" [style=filled, color=orange];
    "Wire,1,_008_" [style=filled, color=orange];
    "Wire,1,_009_" [style=filled, color=orange];
    "Wire,1,_010_" [style=filled, color=orange];
    "Wire,1,_011_" [style=filled, color=orange];
    "Wire,1,_012_" [style=filled, color=orange];
    "Wire,1,_013_" [style=filled, color=orange];
    "Wire,1,_014_" [style=filled, color=orange];
    "Wire,1,_015_" [style=filled, color=orange];
    "Wire,1,_016_" [style=filled, color=orange];
    "Wire,1,_017_" [style=filled, color=orange];
    "Wire,1,_018_" [style=filled, color=orange];
    "Wire,1,_019_" [style=filled, color=orange];
    "Wire,1,_020_" [style=filled, color=orange];
    "Wire,1,_021_" [style=filled, color=orange];
    "Wire,1,_022_" [style=filled, color=orange];
    "Wire,1,_023_" [style=filled, color=orange];
    "Wire,1,_024_" [style=filled, color=orange];
    "Wire,1,_025_" [style=filled, color=orange];
    "Wire,1,_026_" [style=filled, color=orange];
    "Wire,1,_027_" [style=filled, color=orange];
    "Wire,1,_028_" [style=filled, color=orange];
    "Wire,1,_029_" [style=filled, color=orange];
    "Wire,1,_030_" [style=filled, color=orange];
    "Wire,1,_031_" [style=filled, color=orange];
    "Wire,1,_032_" [style=filled, color=orange];
    "Wire,1,_033_" [style=filled, color=orange];
    "Wire,3,_034_" [style=filled, color=orange];
    "Wire,3,_035_" [style=filled, color=orange];
    "Wire,1,_036_" [style=filled, color=orange];
    "Wire,1,_037_" [style=filled, color=orange];
    "Wire,1,_038_" [style=filled, color=orange];
    "Wire,1,_039_" [style=filled, color=orange];
    "Wire,1,_040_" [style=filled, color=orange];
    "Wire,1,_041_" [style=filled, color=orange];
    "Wire,1,_042_" [style=filled, color=orange];
    "Wire,1,_043_" [style=filled, color=orange];
    "Wire,1,_044_" [style=filled, color=orange];
    "Wire,1,_045_" [style=filled, color=orange];
    "Wire,1,_046_" [style=filled, color=orange];
    "Wire,1,_047_" [style=filled, color=orange];
    "Wire,1,_048_" [style=filled, color=orange];
    "Wire,1,_049_" [style=filled, color=orange];
    "Wire,1,DEF" [style=filled, color=orange];
    "Wire,1,Dxxx" [style=filled, color=orange];
    "Reg,16,addr2" [style=filled, color=orange];
    "Reg,3,bank16k" [style=filled, color=orange];
    "Reg,1,bankB" [style=filled, color=orange];
    "Reg,1,pre_wr_en" [style=filled, color=orange];
    "Reg,1,read_en" [style=filled, color=orange];
    "Reg,1,sat_pre_wr_en" [style=filled, color=orange];
    "Reg,1,sat_read_en" [style=filled, color=orange];
    "Reg,1,sat_write_en" [style=filled, color=orange];
    "Reg,1,write_en" [style=filled, color=orange];
    "BitAnd,Null,BitAnd_1" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_2" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_0" [style=filled, color=pink];
    "Const,Null,Constant_0" [style=filled, color=grey];
    "BitAnd,Null,BitAnd_3" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_4" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_5" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_6" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_7" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_8" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_9" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_1" [style=filled, color=pink];
    "Const,Null,Constant_12" [style=filled, color=grey];
    "BitAnd,Null,BitAnd_10" [style=filled, color=pink];
    "BitAnd,Null,BitAnd_11" [style=filled, color=pink];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_2" [style=filled, color=pink];
    "Const,Null,Constant_15" [style=filled, color=grey];
    "Const,Null,Constant_4" [style=filled, color=grey];
    "Const,32,Constant_32'D3080" [style=filled, color=grey];
    "Eq,Null,Eq_2" [style=filled, color=pink];
    "Const,32,Constant_32'D3085" [style=filled, color=grey];
    "Eq,Null,Eq_3" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_3" [style=filled, color=pink];
    "Const,Null,Constant_2" [style=filled, color=grey];
    "Const,32,Constant_32'D0" [style=filled, color=grey];
    "Eq,Null,Eq_4" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_4" [style=filled, color=pink];
    "Const,4,Constant_4'Hd" [style=filled, color=grey];
    "Eq,Null,Eq_5" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_5" [style=filled, color=pink];
    "Const,Null,Constant_14" [style=filled, color=grey];
    "Const,2,Constant_2'H3" [style=filled, color=grey];
    "And,Null,And_1" [style=filled, color=pink];
    "Or,Null,Or_1" [style=filled, color=pink];
    "Neq,Null,Neq_1" [style=filled, color=pink];
    "Neq,Null,Neq_2" [style=filled, color=pink];
    "Neq,Null,Neq_3" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_6" [style=filled, color=pink];
    "Const,Null,Constant_13" [style=filled, color=grey];
    "Const,2,Constant_2'H0" [style=filled, color=grey];
    "Not,Null,Not_1" [style=filled, color=pink];
    "Not,Null,Not_2" [style=filled, color=pink];
    "Not,Null,Not_3" [style=filled, color=pink];
    "Not,Null,Not_4" [style=filled, color=pink];
    "Not,Null,Not_5" [style=filled, color=pink];
    "Not,Null,Not_6" [style=filled, color=pink];
    "BitOr,Null,BitOr_1" [style=filled, color=pink];
    "BitOr,Null,BitOr_2" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Concat,Null,Concat_1" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_7" [style=filled, color=pink];
    "Const,Null,Constant_3" [style=filled, color=grey];
    "PartSelect,Null,PartSelect_8" [style=filled, color=pink];
    "Const,Null,Constant_1" [style=filled, color=grey];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "Const,1,Constant_1'H0" [style=filled, color=grey];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "Cond,Null,Cond_8" [style=filled, color=pink];
    "Cond,Null,Cond_9" [style=filled, color=pink];
    "Cond,Null,Cond_10" [style=filled, color=pink];
    "Cond,Null,Cond_11" [style=filled, color=pink];
    "Cond,Null,Cond_12" [style=filled, color=pink];
    "Cond,Null,Cond_13" [style=filled, color=pink];
    "Cond,Null,Cond_14" [style=filled, color=pink];
    "Cond,Null,Cond_15" [style=filled, color=pink];
    "Cond,Null,Cond_16" [style=filled, color=pink];
    "Cond,Null,Cond_17" [style=filled, color=pink];
    "Cond,Null,Cond_18" [style=filled, color=pink];
    "Cond,Null,Cond_19" [style=filled, color=pink];
    "Const,1,Constant_1'H1" [style=filled, color=grey];
    "Cond,Null,Cond_20" [style=filled, color=pink];
    "Cond,Null,Cond_21" [style=filled, color=pink];
    "Cond,Null,Cond_22" [style=filled, color=pink];
    "Cond,Null,Cond_23" [style=filled, color=pink];
    "Cond,Null,Cond_24" [style=filled, color=pink];
    "Concat,Null,Concat_2" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_9" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_10" [style=filled, color=pink];
    "Const,Null,Constant_11" [style=filled, color=grey];
    "Concat,Null,Concat_3" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_11" [style=filled, color=pink];
    "BitXor,Null,BitXor_1" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_12" [style=filled, color=pink];
    "BitXor,Null,BitXor_2" [style=filled, color=pink];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_0" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_1" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_2" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_3" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_4" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_5" [label="1"];
    "Input,16,addr" -> "Neq,Null,Neq_1" [label="2"];
    "Input,16,addr" -> "Neq,Null,Neq_2" [label="2"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_6" [label="1"];
    "Input,16,addr" -> "Reg,16,addr2" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_7" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_8" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_9" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_10" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_11" [label="1"];
    "Input,16,addr" -> "PartSelect,Null,PartSelect_12" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_3" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_6" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_9" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_12" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_15" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_17" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_19" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_21" [label="1"];
    "Input,1,reset_in" -> "Cond,Null,Cond_23" [label="1"];
    "Input,1,we" -> "Not,Null,Not_1" [label="1"];
    "Input,1,we" -> "Not,Null,Not_2" [label="1"];
    "Output_Reg,1,bank1" -> "BitAnd,Null,BitAnd_10" [label="1"];
    "Output_Reg,1,bank1" -> "Cond,Null,Cond_22" [label="3"];
    "Wire,3,_000_" -> "Reg,3,bank16k" [label="1"];
    "Wire,1,_001_" -> "Output_Reg,1,bank1" [label="1"];
    "Wire,1,_002_" -> "Reg,1,bankB" [label="1"];
    "Wire,1,_003_" -> "Reg,1,pre_wr_en" [label="1"];
    "Wire,1,_004_" -> "Reg,1,read_en" [label="1"];
    "Wire,1,_005_" -> "Reg,1,sat_pre_wr_en" [label="1"];
    "Wire,1,_006_" -> "Reg,1,sat_read_en" [label="1"];
    "Wire,1,_007_" -> "Reg,1,sat_write_en" [label="1"];
    "Wire,1,_008_" -> "Reg,1,write_en" [label="1"];
    "Wire,1,_009_" -> "Cond,Null,Cond_16" [label="1"];
    "Wire,1,_009_" -> "Cond,Null,Cond_18" [label="1"];
    "Wire,1,_009_" -> "Cond,Null,Cond_20" [label="1"];
    "Wire,1,_009_" -> "Cond,Null,Cond_22" [label="1"];
    "Wire,1,_010_" -> "Cond,Null,Cond_16" [label="2"];
    "Wire,1,_011_" -> "BitAnd,Null,BitAnd_4" [label="1"];
    "Wire,1,_012_" -> "Cond,Null,Cond_18" [label="2"];
    "Wire,1,_013_" -> "Cond,Null,Cond_2" [label="1"];
    "Wire,1,_013_" -> "Cond,Null,Cond_5" [label="1"];
    "Wire,1,_013_" -> "Cond,Null,Cond_8" [label="1"];
    "Wire,1,_013_" -> "Cond,Null,Cond_11" [label="1"];
    "Wire,1,_013_" -> "Cond,Null,Cond_14" [label="1"];
    "Wire,1,_014_" -> "Cond,Null,Cond_7" [label="2"];
    "Wire,1,_015_" -> "Not,Null,Not_5" [label="1"];
    "Wire,1,_016_" -> "Concat,Null,Concat_2" [label="4"];
    "Wire,1,_017_" -> "Not,Null,Not_6" [label="1"];
    "Wire,1,_018_" -> "Concat,Null,Concat_3" [label="3"];
    "Wire,1,_019_" -> "BitAnd,Null,BitAnd_1" [label="1"];
    "Wire,1,_020_" -> "BitAnd,Null,BitAnd_5" [label="1"];
    "Wire,1,_021_" -> "Cond,Null,Cond_1" [label="1"];
    "Wire,1,_021_" -> "Cond,Null,Cond_4" [label="1"];
    "Wire,1,_021_" -> "Cond,Null,Cond_7" [label="1"];
    "Wire,1,_021_" -> "Cond,Null,Cond_10" [label="1"];
    "Wire,1,_021_" -> "Cond,Null,Cond_13" [label="1"];
    "Wire,1,_022_" -> "BitAnd,Null,BitAnd_7" [label="1"];
    "Wire,1,_023_" -> "Cond,Null,Cond_24" [label="1"];
    "Wire,1,_024_" -> "And,Null,And_1" [label="1"];
    "Wire,1,_025_" -> "BitAnd,Null,BitAnd_1" [label="2"];
    "Wire,1,_026_" -> "BitAnd,Null,BitAnd_5" [label="2"];
    "Wire,1,_027_" -> "BitAnd,Null,BitAnd_7" [label="2"];
    "Wire,1,_028_" -> "BitAnd,Null,BitAnd_2" [label="2"];
    "Wire,1,_029_" -> "BitAnd,Null,BitAnd_4" [label="2"];
    "Wire,1,_030_" -> "Cond,Null,Cond_20" [label="2"];
    "Wire,1,_031_" -> "Cond,Null,Cond_10" [label="2"];
    "Wire,1,_032_" -> "BitAnd,Null,BitAnd_9" [label="2"];
    "Wire,1,_033_" -> "BitAnd,Null,BitAnd_11" [label="2"];
    "Wire,3,_034_" -> "Cond,Null,Cond_2" [label="2"];
    "Wire,3,_035_" -> "Cond,Null,Cond_3" [label="3"];
    "Wire,1,_036_" -> "Cond,Null,Cond_5" [label="2"];
    "Wire,1,_037_" -> "Cond,Null,Cond_6" [label="3"];
    "Wire,1,_038_" -> "Cond,Null,Cond_8" [label="2"];
    "Wire,1,_039_" -> "Cond,Null,Cond_9" [label="3"];
    "Wire,1,_040_" -> "Cond,Null,Cond_11" [label="2"];
    "Wire,1,_041_" -> "Cond,Null,Cond_12" [label="3"];
    "Wire,1,_042_" -> "Cond,Null,Cond_14" [label="2"];
    "Wire,1,_043_" -> "Cond,Null,Cond_15" [label="3"];
    "Wire,1,_044_" -> "Cond,Null,Cond_17" [label="3"];
    "Wire,1,_045_" -> "Cond,Null,Cond_19" [label="3"];
    "Wire,1,_046_" -> "Cond,Null,Cond_21" [label="3"];
    "Wire,1,_047_" -> "Cond,Null,Cond_23" [label="3"];
    "Wire,1,_048_" -> "Not,Null,Not_3" [label="1"];
    "Wire,1,_049_" -> "Not,Null,Not_4" [label="1"];
    "Wire,1,DEF" -> "And,Null,And_1" [label="2"];
    "Wire,1,Dxxx" -> "BitAnd,Null,BitAnd_8" [label="2"];
    "Wire,1,Dxxx" -> "BitAnd,Null,BitAnd_10" [label="2"];
    "Reg,16,addr2" -> "Neq,Null,Neq_1" [label="1"];
    "Reg,16,addr2" -> "Neq,Null,Neq_2" [label="1"];
    "Reg,3,bank16k" -> "Cond,Null,Cond_1" [label="2"];
    "Reg,3,bank16k" -> "Cond,Null,Cond_2" [label="3"];
    "Reg,3,bank16k" -> "Cond,Null,Cond_3" [label="2"];
    "Reg,3,bank16k" -> "Concat,Null,Concat_2" [label="2"];
    "Reg,1,bankB" -> "BitAnd,Null,BitAnd_8" [label="1"];
    "Reg,1,bankB" -> "Cond,Null,Cond_13" [label="3"];
    "Reg,1,bankB" -> "Cond,Null,Cond_14" [label="3"];
    "Reg,1,pre_wr_en" -> "BitAnd,Null,BitAnd_3" [label="2"];
    "Reg,1,pre_wr_en" -> "Cond,Null,Cond_16" [label="3"];
    "Reg,1,read_en" -> "BitOr,Null,BitOr_2" [label="1"];
    "Reg,1,read_en" -> "Cond,Null,Cond_20" [label="3"];
    "Reg,1,sat_pre_wr_en" -> "BitAnd,Null,BitAnd_6" [label="2"];
    "Reg,1,sat_pre_wr_en" -> "Cond,Null,Cond_4" [label="3"];
    "Reg,1,sat_pre_wr_en" -> "Cond,Null,Cond_5" [label="3"];
    "Reg,1,sat_read_en" -> "Or,Null,Or_1" [label="2"];
    "Reg,1,sat_read_en" -> "BitOr,Null,BitOr_2" [label="2"];
    "Reg,1,sat_read_en" -> "Cond,Null,Cond_10" [label="3"];
    "Reg,1,sat_read_en" -> "Cond,Null,Cond_11" [label="3"];
    "Reg,1,sat_write_en" -> "Or,Null,Or_1" [label="1"];
    "Reg,1,sat_write_en" -> "BitOr,Null,BitOr_1" [label="2"];
    "Reg,1,sat_write_en" -> "Cond,Null,Cond_7" [label="3"];
    "Reg,1,sat_write_en" -> "Cond,Null,Cond_8" [label="3"];
    "Reg,1,write_en" -> "BitOr,Null,BitOr_1" [label="1"];
    "Reg,1,write_en" -> "Cond,Null,Cond_18" [label="3"];
    "BitAnd,Null,BitAnd_1" -> "Wire,1,_009_" [label="1"];
    "BitAnd,Null,BitAnd_2" -> "Wire,1,_010_" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "BitAnd,Null,BitAnd_2" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "BitAnd,Null,BitAnd_3" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "BitAnd,Null,BitAnd_6" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Cond,Null,Cond_4" [label="2"];
    "PartSelect,Null,PartSelect_0" -> "BitXor,Null,BitXor_1" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "BitXor,Null,BitXor_2" [label="1"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_0" [label="2"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_0" [label="3"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_8" [label="3"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_10" [label="3"];
    "BitAnd,Null,BitAnd_3" -> "Wire,1,_011_" [label="1"];
    "BitAnd,Null,BitAnd_4" -> "Wire,1,_012_" [label="1"];
    "BitAnd,Null,BitAnd_5" -> "Wire,1,_013_" [label="1"];
    "BitAnd,Null,BitAnd_6" -> "Wire,1,_014_" [label="1"];
    "BitAnd,Null,BitAnd_7" -> "Wire,1,DEF" [label="1"];
    "BitAnd,Null,BitAnd_8" -> "Wire,1,_015_" [label="1"];
    "BitAnd,Null,BitAnd_9" -> "Wire,1,_016_" [label="1"];
    "PartSelect,Null,PartSelect_1" -> "BitAnd,Null,BitAnd_9" [label="1"];
    "PartSelect,Null,PartSelect_1" -> "BitAnd,Null,BitAnd_11" [label="1"];
    "Const,Null,Constant_12" -> "PartSelect,Null,PartSelect_1" [label="2"];
    "Const,Null,Constant_12" -> "PartSelect,Null,PartSelect_1" [label="3"];
    "Const,Null,Constant_12" -> "PartSelect,Null,PartSelect_4" [label="3"];
    "Const,Null,Constant_12" -> "PartSelect,Null,PartSelect_6" [label="3"];
    "BitAnd,Null,BitAnd_10" -> "Wire,1,_017_" [label="1"];
    "BitAnd,Null,BitAnd_11" -> "Wire,1,_018_" [label="1"];
    "Eq,Null,Eq_1" -> "Wire,1,_019_" [label="1"];
    "PartSelect,Null,PartSelect_2" -> "Eq,Null,Eq_1" [label="1"];
    "PartSelect,Null,PartSelect_2" -> "Eq,Null,Eq_2" [label="1"];
    "Const,Null,Constant_15" -> "PartSelect,Null,PartSelect_2" [label="2"];
    "Const,Null,Constant_15" -> "PartSelect,Null,PartSelect_4" [label="2"];
    "Const,Null,Constant_15" -> "PartSelect,Null,PartSelect_5" [label="2"];
    "Const,Null,Constant_15" -> "PartSelect,Null,PartSelect_11" [label="2"];
    "Const,Null,Constant_4" -> "PartSelect,Null,PartSelect_2" [label="3"];
    "Const,32,Constant_32'D3080" -> "Eq,Null,Eq_1" [label="2"];
    "Eq,Null,Eq_2" -> "Wire,1,_020_" [label="1"];
    "Const,32,Constant_32'D3085" -> "Eq,Null,Eq_2" [label="2"];
    "Eq,Null,Eq_3" -> "Wire,1,_021_" [label="1"];
    "PartSelect,Null,PartSelect_3" -> "Eq,Null,Eq_3" [label="1"];
    "Const,Null,Constant_2" -> "PartSelect,Null,PartSelect_3" [label="2"];
    "Const,Null,Constant_2" -> "PartSelect,Null,PartSelect_3" [label="3"];
    "Const,32,Constant_32'D0" -> "Eq,Null,Eq_3" [label="2"];
    "Eq,Null,Eq_4" -> "Wire,1,Dxxx" [label="1"];
    "PartSelect,Null,PartSelect_4" -> "Eq,Null,Eq_4" [label="1"];
    "Const,4,Constant_4'Hd" -> "Eq,Null,Eq_4" [label="2"];
    "Eq,Null,Eq_5" -> "Wire,1,_022_" [label="1"];
    "PartSelect,Null,PartSelect_5" -> "Eq,Null,Eq_5" [label="1"];
    "Const,Null,Constant_14" -> "PartSelect,Null,PartSelect_5" [label="3"];
    "Const,2,Constant_2'H3" -> "Eq,Null,Eq_5" [label="2"];
    "And,Null,And_1" -> "Wire,1,_023_" [label="1"];
    "Or,Null,Or_1" -> "Wire,1,_024_" [label="1"];
    "Neq,Null,Neq_1" -> "Wire,1,_025_" [label="1"];
    "Neq,Null,Neq_2" -> "Wire,1,_026_" [label="1"];
    "Neq,Null,Neq_3" -> "Wire,1,_027_" [label="1"];
    "PartSelect,Null,PartSelect_6" -> "Neq,Null,Neq_3" [label="1"];
    "Const,Null,Constant_13" -> "PartSelect,Null,PartSelect_6" [label="2"];
    "Const,Null,Constant_13" -> "PartSelect,Null,PartSelect_9" [label="2"];
    "Const,Null,Constant_13" -> "PartSelect,Null,PartSelect_9" [label="3"];
    "Const,Null,Constant_13" -> "PartSelect,Null,PartSelect_11" [label="3"];
    "Const,2,Constant_2'H0" -> "Neq,Null,Neq_3" [label="2"];
    "Const,2,Constant_2'H0" -> "Concat,Null,Concat_3" [label="1"];
    "Not,Null,Not_1" -> "Wire,1,_028_" [label="1"];
    "Not,Null,Not_2" -> "Wire,1,_029_" [label="1"];
    "Not,Null,Not_3" -> "Wire,1,_030_" [label="1"];
    "Not,Null,Not_4" -> "Wire,1,_031_" [label="1"];
    "Not,Null,Not_5" -> "Wire,1,_032_" [label="1"];
    "Not,Null,Not_6" -> "Wire,1,_033_" [label="1"];
    "BitOr,Null,BitOr_1" -> "Output,1,card_ram_we" [label="1"];
    "BitOr,Null,BitOr_2" -> "Output,1,card_ram_rd" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,3,_034_" [label="1"];
    "Concat,Null,Concat_1" -> "Cond,Null,Cond_1" [label="3"];
    "PartSelect,Null,PartSelect_7" -> "Concat,Null,Concat_1" [label="1"];
    "PartSelect,Null,PartSelect_7" -> "Cond,Null,Cond_13" [label="2"];
    "PartSelect,Null,PartSelect_7" -> "Cond,Null,Cond_22" [label="2"];
    "Const,Null,Constant_3" -> "PartSelect,Null,PartSelect_7" [label="2"];
    "Const,Null,Constant_3" -> "PartSelect,Null,PartSelect_7" [label="3"];
    "PartSelect,Null,PartSelect_8" -> "Concat,Null,Concat_1" [label="2"];
    "Const,Null,Constant_1" -> "PartSelect,Null,PartSelect_8" [label="2"];
    "Const,Null,Constant_1" -> "PartSelect,Null,PartSelect_12" [label="2"];
    "Const,Null,Constant_1" -> "PartSelect,Null,PartSelect_12" [label="3"];
    "Cond,Null,Cond_2" -> "Wire,3,_035_" [label="1"];
    "Cond,Null,Cond_3" -> "Wire,3,_000_" [label="1"];
    "Cond,Null,Cond_4" -> "Wire,1,_036_" [label="1"];
    "Cond,Null,Cond_5" -> "Wire,1,_037_" [label="1"];
    "Cond,Null,Cond_6" -> "Wire,1,_005_" [label="1"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_6" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_9" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_12" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_15" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_17" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_21" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_23" [label="2"];
    "Cond,Null,Cond_7" -> "Wire,1,_038_" [label="1"];
    "Cond,Null,Cond_8" -> "Wire,1,_039_" [label="1"];
    "Cond,Null,Cond_9" -> "Wire,1,_007_" [label="1"];
    "Cond,Null,Cond_10" -> "Wire,1,_040_" [label="1"];
    "Cond,Null,Cond_11" -> "Wire,1,_041_" [label="1"];
    "Cond,Null,Cond_12" -> "Wire,1,_006_" [label="1"];
    "Cond,Null,Cond_13" -> "Wire,1,_042_" [label="1"];
    "Cond,Null,Cond_14" -> "Wire,1,_043_" [label="1"];
    "Cond,Null,Cond_15" -> "Wire,1,_002_" [label="1"];
    "Cond,Null,Cond_16" -> "Wire,1,_044_" [label="1"];
    "Cond,Null,Cond_17" -> "Wire,1,_003_" [label="1"];
    "Cond,Null,Cond_18" -> "Wire,1,_045_" [label="1"];
    "Cond,Null,Cond_19" -> "Wire,1,_008_" [label="1"];
    "Const,1,Constant_1'H1" -> "Cond,Null,Cond_19" [label="2"];
    "Const,1,Constant_1'H1" -> "Concat,Null,Concat_2" [label="1"];
    "Cond,Null,Cond_20" -> "Wire,1,_046_" [label="1"];
    "Cond,Null,Cond_21" -> "Wire,1,_004_" [label="1"];
    "Cond,Null,Cond_22" -> "Wire,1,_047_" [label="1"];
    "Cond,Null,Cond_23" -> "Wire,1,_001_" [label="1"];
    "Cond,Null,Cond_24" -> "Output,18,ram_addr" [label="1"];
    "Concat,Null,Concat_2" -> "Cond,Null,Cond_24" [label="2"];
    "PartSelect,Null,PartSelect_9" -> "Concat,Null,Concat_2" [label="3"];
    "PartSelect,Null,PartSelect_10" -> "Concat,Null,Concat_2" [label="5"];
    "PartSelect,Null,PartSelect_10" -> "Concat,Null,Concat_3" [label="4"];
    "Const,Null,Constant_11" -> "PartSelect,Null,PartSelect_10" [label="2"];
    "Concat,Null,Concat_3" -> "Cond,Null,Cond_24" [label="3"];
    "PartSelect,Null,PartSelect_11" -> "Concat,Null,Concat_3" [label="2"];
    "BitXor,Null,BitXor_1" -> "Wire,1,_048_" [label="1"];
    "PartSelect,Null,PartSelect_12" -> "BitXor,Null,BitXor_1" [label="2"];
    "PartSelect,Null,PartSelect_12" -> "BitXor,Null,BitXor_2" [label="2"];
    "BitXor,Null,BitXor_2" -> "Wire,1,_049_" [label="1"];
}
