Analysis & Synthesis report for MC68K
Fri Apr 01 22:53:00 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state
 11. State Machine - |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state
 12. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState
 13. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState
 14. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxState
 15. State Machine - |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Current_state
 16. State Machine - |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Current_state
 17. State Machine - |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (No Restructuring Performed)
 25. Source assignments for OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1
 26. Source assignments for OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated
 27. Source assignments for OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated
 28. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated
 29. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated
 30. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated
 31. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated
 32. Parameter Settings for User Entity Instance: Dram:inst2|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
 33. Parameter Settings for User Entity Instance: FlashInterface:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 34. Parameter Settings for User Entity Instance: FlashInterface:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 35. Parameter Settings for User Entity Instance: M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
 36. Parameter Settings for User Entity Instance: Video_Controller640x480:inst1|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component
 37. Parameter Settings for User Entity Instance: Video_Controller640x480:inst1|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component
 38. Parameter Settings for User Entity Instance: Video_Controller640x480:inst1|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component
 39. Parameter Settings for User Entity Instance: StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
 40. Parameter Settings for User Entity Instance: StaticRamController:inst19|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component
 41. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
 42. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component
 44. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
 45. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component
 46. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component
 47. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component
 48. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst22|i2c_master_top:inst
 49. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst22|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component
 50. Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 51. Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
 53. Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component
 54. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0
 55. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1
 56. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0
 57. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1
 58. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|lpm_add_sub:Add15
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"
 61. In-System Memory Content Editor Settings
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 01 22:52:59 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MC68K                                           ;
; Top-level Entity Name              ; MC68K                                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 6,704                                           ;
;     Total combinational functions  ; 6,383                                           ;
;     Dedicated logic registers      ; 1,589                                           ;
; Total registers                    ; 1589                                            ;
; Total pins                         ; 430                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 394,304                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MC68K              ; MC68K              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Ignore LCELL Buffers                                                       ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; i2c_master_top.vhd                           ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/i2c_master_top.vhd                         ;         ;
; i2c_master_byte_ctrl.vhd                     ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/i2c_master_byte_ctrl.vhd                   ;         ;
; i2c_master_bit_ctrl.vhd                      ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/i2c_master_bit_ctrl.vhd                    ;         ;
; AddressDecoder.vhd                           ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/AddressDecoder.vhd                         ;         ;
; lpm_bustri0.vhd                              ; yes             ; User Wizard-Generated File             ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd                            ;         ;
; MC68K.bdf                                    ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/MC68K.bdf                                  ;         ;
; Latch8Bit.vhd                                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Latch8Bit.vhd                              ;         ;
; OnChipIO.bdf                                 ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/OnChipIO.bdf                               ;         ;
; InterruptPriority Encoder.vhd                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/InterruptPriority Encoder.vhd              ;         ;
; RamAddressMapper.vhd                         ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/RamAddressMapper.vhd                       ;         ;
; RGBMapper.vhd                                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/RGBMapper.vhd                              ;         ;
; Dtack_Generator.vhd                          ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Dtack_Generator.vhd                        ;         ;
; IODecoder.vhd                                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/IODecoder.vhd                              ;         ;
; LCD_Controller.vhd                           ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/LCD_Controller.vhd                         ;         ;
; HexTo7SegmentDisplay.vhd                     ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/HexTo7SegmentDisplay.vhd                   ;         ;
; Timer.vhd                                    ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Timer.vhd                                  ;         ;
; Video_Controller640x480.bdf                  ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Video_Controller640x480.bdf                ;         ;
; Dram.bdf                                     ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Dram.bdf                                   ;         ;
; VideoRamMux.vhd                              ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/VideoRamMux.vhd                            ;         ;
; lpm_bustri1.vhd                              ; yes             ; User Wizard-Generated File             ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri1.vhd                            ;         ;
; M68kNewDramController.vhd                    ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/M68kNewDramController.vhd                  ;         ;
; FlashInterface.bdf                           ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/FlashInterface.bdf                         ;         ;
; lpm_bustri2.vhd                              ; yes             ; User Wizard-Generated File             ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri2.vhd                            ;         ;
; TG68.vhd                                     ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/TG68.vhd                                   ;         ;
; ACIA_6850.vhd                                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/ACIA_6850.vhd                              ;         ;
; ACIA_RX.vhd                                  ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/ACIA_RX.vhd                                ;         ;
; ACIA_TX.vhd                                  ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/ACIA_TX.vhd                                ;         ;
; M68xxIODecoder.vhd                           ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/M68xxIODecoder.vhd                         ;         ;
; Latch3Bit.vhd                                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Latch3Bit.vhd                              ;         ;
; OnChipM68xxIO.bdf                            ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/OnChipM68xxIO.bdf                          ;         ;
; ACIA_BaudRate_Generator.bdf                  ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/ACIA_BaudRate_Generator.bdf                ;         ;
; ACIA_Clock.vhd                               ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/ACIA_Clock.vhd                             ;         ;
; TG68_fast.vhd                                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/TG68_fast.vhd                              ;         ;
; VGADataMux.vhd                               ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/VGADataMux.vhd                             ;         ;
; TraceExceptionGenerator.vhd                  ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/TraceExceptionGenerator.vhd                ;         ;
; TraceExceptionControlBit.vhd                 ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/TraceExceptionControlBit.vhd               ;         ;
; M68000CPU.bdf                                ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/M68000CPU.bdf                              ;         ;
; BusRequestLogic.vhd                          ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/BusRequestLogic.vhd                        ;         ;
; DMAController.bdf                            ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/DMAController.bdf                          ;         ;
; CPU_DMA_Mux.vhd                              ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/CPU_DMA_Mux.vhd                            ;         ;
; OnChip16KbyteRam.bdf                         ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/OnChip16KbyteRam.bdf                       ;         ;
; Ram8Kbyte.vhd                                ; yes             ; User Wizard-Generated File             ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Ram8Kbyte.vhd                              ;         ;
; GraphicsController.vhd                       ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/GraphicsController.vhd                     ;         ;
; OnChipROM16KWords.bdf                        ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/OnChipROM16KWords.bdf                      ;         ;
; CharacterGenRom5x7.vhd                       ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/CharacterGenRom5x7.vhd                     ;         ;
; VGA_Controller_256Pallette.vhd               ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/VGA_Controller_256Pallette.vhd             ;         ;
; StaticRamController.bdf                      ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/StaticRamController.bdf                    ;         ;
; ColourPallette.vhd                           ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/ColourPallette.vhd                         ;         ;
; OnChip16kWord.vhd                            ; yes             ; User Wizard-Generated File             ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/OnChip16kWord.vhd                          ;         ;
; SCL_SDA_OPEN_DRAIN_DRIVER.vhd                ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/SCL_SDA_OPEN_DRAIN_DRIVER.vhd              ;         ;
; IC_SPI_BUS_Decoder.vhd                       ; yes             ; User VHDL File                         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/IC_SPI_BUS_Decoder.vhd                     ;         ;
; IIC_SPI_Interface.bdf                        ; yes             ; User Block Diagram/Schematic File      ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/IIC_SPI_Interface.bdf                      ;         ;
; lpm_bustri.tdf                               ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf                           ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_d7d1.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/altsyncram_d7d1.tdf                     ;         ;
; db/altsyncram_3kc2.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/altsyncram_3kc2.tdf                     ;         ;
; ./Programs/M68kdebugmonitor_ASSN1_BY_TIM.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Programs/M68kdebugmonitor_ASSN1_BY_TIM.mif ;         ;
; db/decode_4oa.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/decode_4oa.tdf                          ;         ;
; db/mux_3kb.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/mux_3kb.tdf                             ;         ;
; sld_mod_ram_rom.vhd                          ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                      ;         ;
; sld_rom_sr.vhd                               ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;         ;
; db/altsyncram_jua1.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/altsyncram_jua1.tdf                     ;         ;
; db/decode_1oa.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/decode_1oa.tdf                          ;         ;
; db/mux_hib.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/mux_hib.tdf                             ;         ;
; sld_hub.vhd                                  ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                              ;         ;
; sld_jtag_hub.vhd                             ; yes             ; Encrypted Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;         ;
; db/altsyncram_skd1.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/altsyncram_skd1.tdf                     ;         ;
; lpm_add_sub.tdf                              ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                          ;         ;
; addcore.inc                                  ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                              ;         ;
; look_add.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                             ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                                 ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; alt_stratix_add_sub.inc                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                  ;         ;
; db/add_sub_ari.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/db/add_sub_ari.tdf                         ;         ;
+----------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 6,704  ;
;                                             ;        ;
; Total combinational functions               ; 6383   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 3810   ;
;     -- 3 input functions                    ; 1679   ;
;     -- <=2 input functions                  ; 894    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 5409   ;
;     -- arithmetic mode                      ; 974    ;
;                                             ;        ;
; Total registers                             ; 1589   ;
;     -- Dedicated logic registers            ; 1589   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 430    ;
; Total memory bits                           ; 394304 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; inst13 ;
; Maximum fan-out                             ; 1286   ;
; Total fan-out                               ; 31181  ;
; Average fan-out                             ; 3.64   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                             ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MC68K                                                                 ; 6383 (4)          ; 1589 (1)     ; 394304      ; 0            ; 0       ; 0         ; 430  ; 0            ; |MC68K                                                                                                                                                                                          ; work         ;
;    |AddressDecoder:inst3|                                              ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|AddressDecoder:inst3                                                                                                                                                                     ; work         ;
;    |Dram:inst2|                                                        ; 191 (1)           ; 105 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Dram:inst2                                                                                                                                                                               ; work         ;
;       |M68kNewDramController:inst|                                     ; 187 (187)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Dram:inst2|M68kNewDramController:inst                                                                                                                                                    ; work         ;
;       |lpm_bustri0:inst27|                                             ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Dram:inst2|lpm_bustri0:inst27                                                                                                                                                            ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Dram:inst2|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component                                                                                                                            ; work         ;
;    |Dtack_Generator:inst|                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Dtack_Generator:inst                                                                                                                                                                     ; work         ;
;    |FlashInterface:inst5|                                              ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|FlashInterface:inst5                                                                                                                                                                     ; work         ;
;    |IIC_SPI_Interface:inst22|                                          ; 214 (1)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst22                                                                                                                                                                 ; work         ;
;       |IC_SPI_BUS_Decoder:inst3|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst22|IC_SPI_BUS_Decoder:inst3                                                                                                                                        ; work         ;
;       |i2c_master_top:inst|                                            ; 210 (89)          ; 128 (52)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst                                                                                                                                             ; work         ;
;          |i2c_master_byte_ctrl:byte_ctrl|                              ; 121 (52)          ; 76 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl                                                                                                              ; work         ;
;             |i2c_master_bit_ctrl:bit_ctrl|                             ; 69 (69)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl                                                                                 ; work         ;
;       |lpm_bustri2:inst4|                                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst22|lpm_bustri2:inst4                                                                                                                                               ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst22|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component                                                                                                               ; work         ;
;    |InterruptPriorityEncoder:inst28|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|InterruptPriorityEncoder:inst28                                                                                                                                                          ; work         ;
;    |M68000CPU:inst17|                                                  ; 3230 (0)          ; 479 (0)      ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17                                                                                                                                                                         ; work         ;
;       |BusRequestLogic:inst1|                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|BusRequestLogic:inst1                                                                                                                                                   ; work         ;
;       |TG68:inst|                                                      ; 3209 (20)         ; 476 (15)     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst                                                                                                                                                               ; work         ;
;          |TG68_fast:TG68_fast_inst|                                    ; 3189 (3153)       ; 461 (461)    ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst                                                                                                                                      ; work         ;
;             |altsyncram:regfile_high_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                                                                                        ; work         ;
;                |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated                                                                         ; work         ;
;             |altsyncram:regfile_high_rtl_1|                            ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                                                                                        ; work         ;
;                |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated                                                                         ; work         ;
;             |altsyncram:regfile_low_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                                                                                         ; work         ;
;                |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated                                                                          ; work         ;
;             |altsyncram:regfile_low_rtl_1|                             ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                                                                                         ; work         ;
;                |altsyncram_skd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated                                                                          ; work         ;
;             |lpm_add_sub:Add15|                                        ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|lpm_add_sub:Add15                                                                                                                    ; work         ;
;                |add_sub_ari:auto_generated|                            ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|lpm_add_sub:Add15|add_sub_ari:auto_generated                                                                                         ; work         ;
;       |lpm_bustri0:inst27|                                             ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|lpm_bustri0:inst27                                                                                                                                                      ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component                                                                                                                      ; work         ;
;    |OnChip16KbyteRam:inst6|                                            ; 21 (1)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6                                                                                                                                                                   ; work         ;
;       |Ram8Kbyte:inst4|                                                ; 2 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                             ; 2 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component                                                                                                                   ; work         ;
;             |altsyncram_jua1:auto_generated|                           ; 2 (0)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated                                                                                    ; work         ;
;                |decode_1oa:decode3|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:decode3                                                                 ; work         ;
;       |Ram8Kbyte:inst|                                                 ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                             ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component                                                                                                                    ; work         ;
;             |altsyncram_jua1:auto_generated|                           ; 2 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated                                                                                     ; work         ;
;                |decode_1oa:decode3|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:decode3                                                                  ; work         ;
;       |lpm_bustri2:inst1|                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst1                                                                                                                                                 ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component                                                                                                                 ; work         ;
;       |lpm_bustri2:inst3|                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst3                                                                                                                                                 ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component                                                                                                                 ; work         ;
;    |OnChipIO:inst8|                                                    ; 734 (0)           ; 373 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8                                                                                                                                                                           ; work         ;
;       |HexTo7SegmentDisplay:inst10|                                    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10                                                                                                                                               ; work         ;
;       |HexTo7SegmentDisplay:inst11|                                    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11                                                                                                                                               ; work         ;
;       |HexTo7SegmentDisplay:inst21|                                    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21                                                                                                                                               ; work         ;
;       |HexTo7SegmentDisplay:inst22|                                    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst22                                                                                                                                               ; work         ;
;       |IODecoder:inst1|                                                ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|IODecoder:inst1                                                                                                                                                           ; work         ;
;       |LCD_Controller:inst2|                                           ; 15 (15)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2                                                                                                                                                      ; work         ;
;       |Latch8Bit:inst12|                                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst12                                                                                                                                                          ; work         ;
;       |Latch8Bit:inst14|                                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst14                                                                                                                                                          ; work         ;
;       |Latch8Bit:inst23|                                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst23                                                                                                                                                          ; work         ;
;       |Latch8Bit:inst24|                                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst24                                                                                                                                                          ; work         ;
;       |Latch8Bit:inst3|                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst3                                                                                                                                                           ; work         ;
;       |Latch8Bit:inst4|                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst4                                                                                                                                                           ; work         ;
;       |Latch8Bit:inst8|                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst8                                                                                                                                                           ; work         ;
;       |Latch8Bit:inst9|                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst9                                                                                                                                                           ; work         ;
;       |Latch8Bit:inst|                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst                                                                                                                                                            ; work         ;
;       |Timer:Timer1|                                                   ; 80 (80)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer1                                                                                                                                                              ; work         ;
;       |Timer:Timer2|                                                   ; 80 (80)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer2                                                                                                                                                              ; work         ;
;       |Timer:Timer3|                                                   ; 77 (77)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer3                                                                                                                                                              ; work         ;
;       |Timer:Timer4|                                                   ; 78 (78)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer4                                                                                                                                                              ; work         ;
;       |Timer:Timer5|                                                   ; 77 (77)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer5                                                                                                                                                              ; work         ;
;       |Timer:Timer6|                                                   ; 78 (78)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer6                                                                                                                                                              ; work         ;
;       |Timer:Timer7|                                                   ; 77 (77)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer7                                                                                                                                                              ; work         ;
;       |Timer:Timer8|                                                   ; 79 (79)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer8                                                                                                                                                              ; work         ;
;       |TraceExceptionControlBit:inst16|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|TraceExceptionControlBit:inst16                                                                                                                                           ; work         ;
;       |lpm_bustri1:inst15|                                             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri1:inst15                                                                                                                                                        ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component                                                                                                                        ; work         ;
;    |OnChipM68xxIO:inst11|                                              ; 155 (0)           ; 115 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11                                                                                                                                                                     ; work         ;
;       |ACIA_6850:inst16|                                               ; 93 (17)           ; 99 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16                                                                                                                                                    ; work         ;
;          |ACIA_RX:RxDev|                                               ; 40 (40)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev                                                                                                                                      ; work         ;
;          |ACIA_TX:TxDev|                                               ; 36 (36)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev                                                                                                                                      ; work         ;
;       |ACIA_BaudRate_Generator:inst1|                                  ; 59 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1                                                                                                                                       ; work         ;
;          |ACIA_Clock:inst20|                                           ; 59 (59)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20                                                                                                                     ; work         ;
;          |Latch3Bit:inst1|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1                                                                                                                       ; work         ;
;       |M68xxIODecoder:inst|                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst                                                                                                                                                 ; work         ;
;    |OnChipROM16KWords:inst16|                                          ; 151 (0)           ; 53 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16                                                                                                                                                                 ; work         ;
;       |OnChip16kWord:inst1|                                            ; 151 (0)           ; 53 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 151 (0)           ; 53 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_d7d1:auto_generated|                           ; 151 (0)           ; 53 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated                                                                              ; work         ;
;                |altsyncram_3kc2:altsyncram1|                           ; 76 (0)            ; 3 (3)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1                                                  ; work         ;
;                   |decode_4oa:decode5|                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|decode_4oa:decode5                               ; work         ;
;                   |decode_4oa:decode_a|                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|decode_4oa:decode_a                              ; work         ;
;                   |mux_3kb:mux6|                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|mux_3kb:mux6                                     ; work         ;
;                   |mux_3kb:mux7|                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|mux_3kb:mux7                                     ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 75 (49)           ; 50 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |TraceExceptionGenerator:inst30|                                    ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|TraceExceptionGenerator:inst30                                                                                                                                                           ; work         ;
;    |Video_Controller640x480:inst1|                                     ; 1520 (1)          ; 249 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1                                                                                                                                                            ; work         ;
;       |ColourPalletteLookup:inst9|                                     ; 606 (606)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|ColourPalletteLookup:inst9                                                                                                                                 ; work         ;
;       |GraphicsController:inst8|                                       ; 738 (738)         ; 200 (200)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8                                                                                                                                   ; work         ;
;       |VGADataMux:inst|                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|VGADataMux:inst                                                                                                                                            ; work         ;
;       |VGA_Controller_256Pallette:inst6|                               ; 87 (87)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6                                                                                                                           ; work         ;
;       |VideoRamMux:inst1|                                              ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|VideoRamMux:inst1                                                                                                                                          ; work         ;
;       |lpm_bustri0:inst13|                                             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst13                                                                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component                                                                                                         ; work         ;
;       |lpm_bustri0:inst14|                                             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst14                                                                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                  ; 122 (13)          ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|sld_hub:auto_hub                                                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 109 (68)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                  ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                         ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                         ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                         ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                         ;
; OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                                         ;
; OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None                                         ;
; OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ./Programs/M68kdebugmonitor_ASSN1_BY_TIM.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst13 ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst14 ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|Video_Controller640x480:inst1|lpm_bustri0:inst16 ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|Dram:inst2|lpm_bustri0:inst27                    ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|FlashInterface:inst5|lpm_bustri2:inst            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri2.vhd   ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|FlashInterface:inst5|lpm_bustri2:inst1           ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri2.vhd   ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst            ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Ram8Kbyte.vhd     ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst1         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri2.vhd   ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChip16KbyteRam:inst6|lpm_bustri2:inst3         ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri2.vhd   ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MC68K|OnChip16KbyteRam:inst6|Ram8Kbyte:inst4           ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/Ram8Kbyte.vhd     ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri1:inst5                 ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri1.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri1:inst6                 ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri1.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri1:inst7                 ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri1.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri1:inst13                ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri1.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri1:inst15                ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri1.vhd   ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1     ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/OnChip16kWord.vhd ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst5       ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|M68000CPU:inst17|lpm_bustri0:inst27              ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|StaticRamController:inst19|lpm_bustri0:inst27    ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |MC68K|StaticRamController:inst19|lpm_bustri0:inst28    ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri0.vhd   ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|IIC_SPI_Interface:inst22|lpm_bustri2:inst4       ; C:/M68kV6.0 - DE2 - 640by480 - For 465 students/lpm_bustri2.vhd   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state                                                                                                        ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; Name                           ; \statemachine:c_state.st_stop ; \statemachine:c_state.st_ack ; \statemachine:c_state.st_write ; \statemachine:c_state.st_read ; \statemachine:c_state.st_start ; \statemachine:c_state.st_idle ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; \statemachine:c_state.st_idle  ; 0                             ; 0                            ; 0                              ; 0                             ; 0                              ; 0                             ;
; \statemachine:c_state.st_start ; 0                             ; 0                            ; 0                              ; 0                             ; 1                              ; 1                             ;
; \statemachine:c_state.st_read  ; 0                             ; 0                            ; 0                              ; 1                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_write ; 0                             ; 0                            ; 1                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_ack   ; 0                             ; 1                            ; 0                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_stop  ; 1                             ; 0                            ; 0                              ; 0                             ; 0                              ; 1                             ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                                                                              ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; c_state.wr_d ; c_state.wr_c ; c_state.wr_b ; c_state.wr_a ; c_state.rd_d ; c_state.rd_c ; c_state.rd_b ; c_state.rd_a ; c_state.stop_d ; c_state.stop_c ; c_state.stop_b ; c_state.stop_a ; c_state.start_e ; c_state.start_d ; c_state.start_c ; c_state.start_b ; c_state.start_a ; c_state.idle ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; c_state.idle    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; c_state.start_a ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; c_state.start_b ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; c_state.start_c ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; c_state.start_d ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_e ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_a  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_b  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_c  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_d  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_a    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_b    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_c    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_d    ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_a    ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_b    ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_c    ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_d    ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState                                  ;
+--------------------------+--------------------------+------------------------+-------------------------+
; Name                     ; DCDState.DCD_State_Reset ; DCDState.DCD_State_Int ; DCDState.DCD_State_Idle ;
+--------------------------+--------------------------+------------------------+-------------------------+
; DCDState.DCD_State_Idle  ; 0                        ; 0                      ; 0                       ;
; DCDState.DCD_State_Int   ; 0                        ; 1                      ; 1                       ;
; DCDState.DCD_State_Reset ; 1                        ; 0                      ; 1                       ;
+--------------------------+--------------------------+------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState                                                             ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; Name                   ; TxState.Tx2Stop_State ; TxState.TxParity_State ; TxState.TxData_State ; TxState.TxStart_State ; TxState.Tx1Stop_State ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; TxState.Tx1Stop_State  ; 0                     ; 0                      ; 0                    ; 0                     ; 0                     ;
; TxState.TxStart_State  ; 0                     ; 0                      ; 0                    ; 1                     ; 1                     ;
; TxState.TxData_State   ; 0                     ; 0                      ; 1                    ; 0                     ; 1                     ;
; TxState.TxParity_State ; 0                     ; 1                      ; 0                    ; 0                     ; 1                     ;
; TxState.Tx2Stop_State  ; 1                     ; 0                      ; 0                    ; 0                     ; 1                     ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxState                                    ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; Name                   ; RxState.RxStop_state ; RxState.RxParity_state ; RxState.RxData_state ; RxState.RxStart_State ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; RxState.RxStart_State  ; 0                    ; 0                      ; 0                    ; 0                     ;
; RxState.RxData_state   ; 0                    ; 0                      ; 1                    ; 1                     ;
; RxState.RxParity_state ; 0                    ; 1                      ; 0                    ; 1                     ;
; RxState.RxStop_state   ; 1                    ; 0                      ; 0                    ; 1                     ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Current_state                                                                                                                                                                      ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+
; Name                           ; Current_state.RemoveData ; Current_state.RemoveRW ; Current_state.RemoveE ; Current_state.WaitingForETimer ; Current_state.AssertE_Data ; Current_state.Dummy1 ; Current_state.AssertRW ; Current_state.Idle ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+
; Current_state.Idle             ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 0                  ;
; Current_state.AssertRW         ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 1                      ; 1                  ;
; Current_state.Dummy1           ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 1                    ; 0                      ; 1                  ;
; Current_state.AssertE_Data     ; 0                        ; 0                      ; 0                     ; 0                              ; 1                          ; 0                    ; 0                      ; 1                  ;
; Current_state.WaitingForETimer ; 0                        ; 0                      ; 0                     ; 1                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveE          ; 0                        ; 0                      ; 1                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveRW         ; 0                        ; 1                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveData       ; 1                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Current_state                                                                                                                              ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+
; Name                                        ; Current_state.RemoveBusGrant ; Current_state.MasterHasBus ; Current_state.WaitingforBusGrantAcknowledge ; Current_state.GotBusRequest ; Current_state.IDLE ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+
; Current_state.IDLE                          ; 0                            ; 0                          ; 0                                           ; 0                           ; 0                  ;
; Current_state.GotBusRequest                 ; 0                            ; 0                          ; 0                                           ; 1                           ; 1                  ;
; Current_state.WaitingforBusGrantAcknowledge ; 0                            ; 0                          ; 1                                           ; 0                           ; 1                  ;
; Current_state.MasterHasBus                  ; 0                            ; 1                          ; 0                                           ; 0                           ; 1                  ;
; Current_state.RemoveBusGrant                ; 1                            ; 0                          ; 0                                           ; 0                           ; 1                  ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; Name                 ; micro_state.div15 ; micro_state.div14 ; micro_state.div13 ; micro_state.div12 ; micro_state.div11 ; micro_state.div10 ; micro_state.div9 ; micro_state.div8 ; micro_state.div7 ; micro_state.div6 ; micro_state.div5 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul15 ; micro_state.mul14 ; micro_state.mul13 ; micro_state.mul12 ; micro_state.mul11 ; micro_state.mul10 ; micro_state.mul9 ; micro_state.mul8 ; micro_state.mul7 ; micro_state.mul6 ; micro_state.mul5 ; micro_state.mul4 ; micro_state.mul3 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.init2 ; micro_state.idle ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.rte ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.link ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem ; micro_state.dbcc2 ; micro_state.dbcc1 ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra2 ; micro_state.bra1 ; micro_state.st_AnXn3 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_dAn2 ; micro_state.st_dAn1 ; micro_state.ld_AnXn3 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn2 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.ld_nn ; micro_state.nop ; micro_state.init1 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; micro_state.init1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 0                 ;
; micro_state.nop      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 1               ; 1                 ;
; micro_state.ld_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 1                 ; 0               ; 1                 ;
; micro_state.st_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movem    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.andi     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.op_AxAy  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.cmpm     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.link     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.rte      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep1   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep2   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep3   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep4   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep5   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.idle     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.init2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul11    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul12    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul13    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul14    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul15    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div11    ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div12    ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div13    ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div14    ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div15    ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                            ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; Latch Name                                                                   ; Latch Enable Signal                                                    ; Free of Timing Hazards ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[8]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[7]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[6]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[5]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[4]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[3]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[2]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[1]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Row_out[0]    ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[9] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[8] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[7] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[6] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[5] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[4] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[3] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[2] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[1] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Column_out[0] ; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|Red_out ; yes                    ;
; Number of user-specified and inferred latches = 19                           ;                                                                        ;                        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDDel                                                                                                             ; Lost fanout                                                                                                                        ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDEdge                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                             ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Colour_Latch[8..15]                                                                               ; Stuck at GND due to stuck port data_in                                                                                             ;
; Video_Controller640x480:inst1|GraphicsController:inst8|CurrentState[4..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                             ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_OE_L                                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sig_CE_Temp_L                                                                                     ; Stuck at GND due to stuck port data_in                                                                                             ;
; M68000CPU:inst17|TG68:inst|rw_e                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                             ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[8..31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                             ;
; Dram:inst2|M68kNewDramController:inst|SDram_CS_L                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|address_reg_a[0] ; Merged with OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|address_reg_a[0] ;
; OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|address_reg_a[0]                                    ; Merged with OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|address_reg_a[0] ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxClkDel                                                                                             ; Merged with OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxClkDel                                                           ;
; Video_Controller640x480:inst1|GraphicsController:inst8|sy[2..30]                                                                                         ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|sy[1]                                                           ;
; Video_Controller640x480:inst1|GraphicsController:inst8|sx[2..30]                                                                                         ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|sx[1]                                                           ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[1]                                                                                       ; Merged with M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                     ;
; Video_Controller640x480:inst1|GraphicsController:inst8|sy[0]                                                                                             ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|sx[0]                                                           ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                             ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDInt                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                             ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; Video_Controller640x480:inst1|GraphicsController:inst8|sx[0]                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                             ;
; OnChipIO:inst8|LCD_Controller:inst2|Current_state.RemoveData                                                                                             ; Lost fanout                                                                                                                        ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ReadSR                                                                                                             ; Lost fanout                                                                                                                        ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Idle                                                                                            ; Lost fanout                                                                                                                        ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Int                                                                                             ; Lost fanout                                                                                                                        ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Reset                                                                                           ; Lost fanout                                                                                                                        ;
; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.MasterHasBus                                                                                        ; Stuck at GND due to stuck port data_in                                                                                             ;
; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.RemoveBusGrant                                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; Video_Controller640x480:inst1|GraphicsController:inst8|err[15]                                                                                           ; Lost fanout                                                                                                                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|movepw                                                                                               ; Merged with M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state.movep4                                                 ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[7]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[15]                                                ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[6]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[14]                                                ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[5]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[13]                                                ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[4]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[12]                                                ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[3]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[11]                                                ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[2]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[10]                                                ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[1]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[9]                                                 ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[0]                                                                                   ; Merged with Video_Controller640x480:inst1|GraphicsController:inst8|Sram_DataOut[8]                                                 ;
; Total Number of Removed Registers = 127                                                                                                                  ;                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register                              ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------+
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDEdge                          ; Stuck at GND              ; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDInt,                       ;
;                                                                        ; due to stuck port data_in ; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[2]                    ;
; Video_Controller640x480:inst1|GraphicsController:inst8|CurrentState[7] ; Stuck at GND              ; Video_Controller640x480:inst1|GraphicsController:inst8|sx[0]        ;
;                                                                        ; due to stuck port data_in ;                                                                     ;
; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.MasterHasBus      ; Stuck at GND              ; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.RemoveBusGrant ;
;                                                                        ; due to stuck port data_in ;                                                                     ;
+------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1589  ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 264   ;
; Number of registers using Asynchronous Clear ; 877   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|state[0]              ; 61      ;
; M68000CPU:inst17|TG68:inst|as_s                                           ; 1       ;
; M68000CPU:inst17|TG68:inst|as_e                                           ; 1       ;
; M68000CPU:inst17|TG68:inst|uds_s                                          ; 2       ;
; M68000CPU:inst17|TG68:inst|uds_e                                          ; 2       ;
; M68000CPU:inst17|TG68:inst|lds_s                                          ; 2       ;
; M68000CPU:inst17|TG68:inst|lds_e                                          ; 2       ;
; M68000CPU:inst17|TG68:inst|rw_s                                           ; 8       ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|H_Sync_out ; 4       ;
; Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6|V_Sync_out ; 2       ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxDat                 ; 1       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[14]            ; 103     ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]             ; 118     ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[12]            ; 103     ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[13]            ; 86      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|SVmode                ; 21      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rot_cnt[0]            ; 1       ;
; M68000CPU:inst17|TG68:inst|S_state[1]                                     ; 9       ;
; M68000CPU:inst17|TG68:inst|S_state[0]                                     ; 8       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_interrupt        ; 3       ;
; OnChipIO:inst8|Timer:Timer8|IRQ_Internal                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|IRQ_Internal                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer3|IRQ_Internal                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer7|IRQ_Internal                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer5|IRQ_Internal                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer6|IRQ_Internal                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer2|IRQ_Internal                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer1|IRQ_Internal                                  ; 3       ;
; Video_Controller640x480:inst1|GraphicsController:inst8|Idle_H             ; 2       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[13]             ; 8       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[10]             ; 7       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[9]              ; 6       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[8]              ; 6       ;
; OnChipIO:inst8|LCD_Controller:inst2|timer[3]                              ; 5       ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|Reset                               ; 98      ;
; M68000CPU:inst17|TG68:inst|cpuIPL[2]                                      ; 3       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[1]                                      ; 3       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[0]                                      ; 3       ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxEmp                 ; 3       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[15]                     ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[7]                      ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[14]                     ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[6]                      ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[13]                     ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[5]                      ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[12]                     ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[4]                      ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[11]                     ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[3]                      ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[10]                     ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[2]                      ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[9]                      ; 2       ;
; IIC_SPI_Interface:inst22|i2c_master_top:inst|prer[1]                      ; 2       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[23]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[22]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[21]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[20]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[19]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[18]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[17]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[16]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[15]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[14]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[13]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[12]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[11]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[10]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[9]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[8]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[7]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[6]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[5]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[4]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[3]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[2]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[1]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer8|TheTimer[0]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[23]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[22]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[21]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[20]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[19]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[18]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[17]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[16]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[15]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[14]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[13]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[12]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[11]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[10]                                  ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[9]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[8]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[7]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[6]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[5]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[4]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[3]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[2]                                   ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[1]                                   ; 3       ;
; Total number of inverted registers = 324*                                 ;         ;
+---------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                       ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                           ; Type ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[0..15]  ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0  ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[0..15]  ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1  ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[16..31] ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0 ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[16..31] ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1 ; RAM  ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|cr[2]                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|dcnt[0]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|sr[1]                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|cnt[7]                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[29]                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|execOPC                                                                                                                                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|WriteTR                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MC68K|Dram:inst2|M68kNewDramController:inst|RefreshTimer[5]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|Dram:inst2|M68kNewDramController:inst|RefreshTimer[6]                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |MC68K|Dram:inst2|M68kNewDramController:inst|Timer[2]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxBitCount[1]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxShiftReg[0]                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[6]                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|TG68_PC[15]                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|cr[7]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxBitCount[1]                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[7]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[11]                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_reg[24]                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[0]                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|X1[7]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|Y1[0]                                                                                                                                             ;
; 16:1               ; 18 bits   ; 180 LEs       ; 18 LEs               ; 162 LEs                ; Yes        ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|Sram_AddressOut[13]                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxShiftReg[2]                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[0]                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[20]                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[8]                                                                                                                                    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 2 LEs                ; 44 LEs                 ; Yes        ; |MC68K|Dram:inst2|M68kNewDramController:inst|SDram_BA[0]                                                                                                                                                        ;
; 35:1               ; 8 bits    ; 184 LEs       ; 16 LEs               ; 168 LEs                ; Yes        ; |MC68K|Dram:inst2|M68kNewDramController:inst|SDram_Addr[3]                                                                                                                                                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[6]                                                                                                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[3]                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|core_cmd[2]                                                                                                                  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|err[15]                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|wb_dat_o[4]                                                                                                                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|wb_dat_o[1]                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer1|TheTimer[1]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer1|TheTimer[22]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer2|TheTimer[10]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer2|TheTimer[16]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer3|TheTimer[14]                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer3|TheTimer[16]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer4|TheTimer[8]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer4|TheTimer[17]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer5|TheTimer[7]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer5|TheTimer[17]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer6|TheTimer[9]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer6|TheTimer[23]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer7|TheTimer[0]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer7|TheTimer[16]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer8|TheTimer[4]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer8|TheTimer[23]                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|S_state[0]                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[9]                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|lds_s                                                                                                                                                                         ;
; 33:1               ; 16 bits   ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |MC68K|Dram:inst2|M68kNewDramController:inst|SDram_DQ[11]~reg0                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |MC68K|Video_Controller640x480:inst1|VideoRamMux:inst1|SRAM_ADDRESS[6]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|host_ack                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|bit_number[3]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|use_XZFlag                                                                                                                                           ;
; 3:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[13]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[10]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst|ACIA1_Port_Enable                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|InputPortD_Enable                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|InputPortE_Enable                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|InputPortA_Enable                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|InputPortB_Enable                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|InputPortC_Enable                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|Mux0                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_quot[30]                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|dummy_mulu[24]                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|dy_IN                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|dx_IN                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[4]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|movem_muxb[2]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_b[1]                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|Colour_Latch_Data                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|from_SR                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[17]                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[6]                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |MC68K|Dram:inst2|M68kNewDramController:inst|DramAddress                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[0]                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[3]                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[7]                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_source_addr[2]                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|IncX1_H                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|Video_Controller640x480:inst1|GraphicsController:inst8|IncY1_H                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[29]                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[6]                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|registerin[11]                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2|E                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Next_state.MasterHasBus                                                                                                                                           ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11|Display2[1]                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11|Display1[0]                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10|Display2[0]                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10|Display1[1]                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21|Display2[6]                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21|Display1[0]                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst22|Display2[0]                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst22|Display1[0]                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_dest_addr[1]                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Next_state.RemoveE                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|Selector1                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[2]                                                                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[18]                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[7]                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[4]                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[0]                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[14]                                                                                                                                        ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[20]                                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[4]                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[2]                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[10]                                                                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[16]                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux250                                                                                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux251                                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                          ;
; 30:1               ; 2 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_skd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:inst2|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FlashInterface:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FlashInterface:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller640x480:inst1|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller640x480:inst1|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller640x480:inst1|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StaticRamController:inst19|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                  ;
+------------------------------------+----------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                               ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                               ;
; WIDTH_A                            ; 16                                           ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                                           ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                                        ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                               ;
; WIDTH_B                            ; 1                                            ; Untyped                               ;
; WIDTHAD_B                          ; 1                                            ; Untyped                               ;
; NUMWORDS_B                         ; 1                                            ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                               ;
; BYTE_SIZE                          ; 8                                            ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                               ;
; INIT_FILE                          ; ./Programs/M68kdebugmonitor_ASSN1_BY_TIM.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_d7d1                              ; Untyped                               ;
+------------------------------------+----------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst22|i2c_master_top:inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; arst_lvl       ; '0'   ; Enumerated                                                       ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst22|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_jua1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jua1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_skd1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|lpm_add_sub:Add15 ;
+------------------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                         ;
; CBXI_PARAMETER         ; add_sub_ari ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                 ;
; Entity Instance                           ; OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 17                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                ;
;     -- NUMWORDS_B                         ; 17                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 17                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                ;
;     -- NUMWORDS_B                         ; 17                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 17                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                ;
;     -- NUMWORDS_B                         ; 17                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 17                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                ;
;     -- NUMWORDS_B                         ; 17                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+---------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                           ;
+----------+-------+----------+---------------------------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                                      ;
+----------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; 0              ; ROM1        ; 16    ; 16384 ; Read/Write ; OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:42     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 01 22:51:04 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master_top.vhd
    Info (12022): Found design unit 1: i2c_master_top-structural
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master_byte_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master_bit_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file addressdecoder.vhd
    Info (12022): Found design unit 1: AddressDecoder-bhvr
    Info (12023): Found entity 1: AddressDecoder
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info (12022): Found design unit 1: lpm_bustri0-SYN
    Info (12023): Found entity 1: lpm_bustri0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info (12022): Found design unit 1: lpm_rom0-SYN
    Info (12023): Found entity 1: lpm_rom0
Info (12021): Found 1 design units, including 1 entities, in source file mc68k.bdf
    Info (12023): Found entity 1: MC68K
Info (12021): Found 2 design units, including 1 entities, in source file ram4kbyte.vhd
    Info (12022): Found design unit 1: ram4kbyte-SYN
    Info (12023): Found entity 1: Ram4kbyte
Info (12021): Found 2 design units, including 1 entities, in source file rom4kword.vhd
    Info (12022): Found design unit 1: rom4kword-SYN
    Info (12023): Found entity 1: Rom4kword
Info (12021): Found 2 design units, including 1 entities, in source file latch8bit.vhd
    Info (12022): Found design unit 1: Latch8Bit-bhvr
    Info (12023): Found entity 1: Latch8Bit
Info (12021): Found 1 design units, including 1 entities, in source file onchipio.bdf
    Info (12023): Found entity 1: OnChipIO
Info (12021): Found 2 design units, including 1 entities, in source file interruptpriority encoder.vhd
    Info (12022): Found design unit 1: InterruptPriorityEncoder-bhvr
    Info (12023): Found entity 1: InterruptPriorityEncoder
Info (12021): Found 2 design units, including 1 entities, in source file videoram.vhd
    Info (12022): Found design unit 1: videoram-SYN
    Info (12023): Found entity 1: VideoRam
Info (12021): Found 2 design units, including 1 entities, in source file ramaddressmapper.vhd
    Info (12022): Found design unit 1: RamAddressMapper-a
    Info (12023): Found entity 1: RamAddressMapper
Info (12021): Found 2 design units, including 1 entities, in source file rgbmapper.vhd
    Info (12022): Found design unit 1: RGBMapper-a
    Info (12023): Found entity 1: RGBMapper
Info (12021): Found 2 design units, including 1 entities, in source file dtack_generator.vhd
    Info (12022): Found design unit 1: Dtack_Generator-bhvr
    Info (12023): Found entity 1: Dtack_Generator
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.bdf
    Info (12023): Found entity 1: Clock_Generator
Info (12021): Found 2 design units, including 1 entities, in source file iodecoder.vhd
    Info (12022): Found design unit 1: IODecoder-bhvr
    Info (12023): Found entity 1: IODecoder
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr
    Info (12023): Found entity 1: HexTo7SegmentDisplay
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-bhvr
    Info (12023): Found entity 1: Timer
Info (12021): Found 1 design units, including 1 entities, in source file video_controller640x480.bdf
    Info (12023): Found entity 1: Video_Controller640x480
Info (12021): Found 1 design units, including 1 entities, in source file dram.bdf
    Info (12023): Found entity 1: Dram
Info (12021): Found 2 design units, including 1 entities, in source file videorammux.vhd
    Info (12022): Found design unit 1: VideoRamMux-a
    Info (12023): Found entity 1: VideoRamMux
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri1.vhd
    Info (12022): Found design unit 1: lpm_bustri1-SYN
    Info (12023): Found entity 1: lpm_bustri1
Info (12021): Found 2 design units, including 1 entities, in source file onchiprom8kword.vhd
    Info (12022): Found design unit 1: onchiprom8kword-SYN
    Info (12023): Found entity 1: OnChipRom8KWord
Info (12021): Found 2 design units, including 1 entities, in source file m68knewdramcontroller.vhd
    Info (12022): Found design unit 1: M68kNewDramController-bhvr
    Info (12023): Found entity 1: M68kNewDramController
Info (12021): Found 1 design units, including 1 entities, in source file flashinterface.bdf
    Info (12023): Found entity 1: FlashInterface
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd
    Info (12022): Found design unit 1: lpm_bustri2-SYN
    Info (12023): Found entity 1: lpm_bustri2
Info (12021): Found 2 design units, including 1 entities, in source file tg68.vhd
    Info (12022): Found design unit 1: TG68-logic
    Info (12023): Found entity 1: TG68
Info (12021): Found 2 design units, including 1 entities, in source file datamapper68k.vhd
    Info (12022): Found design unit 1: DataMapper68k-a
    Info (12023): Found entity 1: DataMapper68k
Info (12021): Found 2 design units, including 1 entities, in source file clockgen.vhd
    Info (12022): Found design unit 1: clockgen-SYN
    Info (12023): Found entity 1: ClockGen
Info (12021): Found 2 design units, including 1 entities, in source file vgaclockgen.vhd
    Info (12022): Found design unit 1: vgaclockgen-SYN
    Info (12023): Found entity 1: VGAClockGen
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl
    Info (12023): Found entity 1: ACIA_6850
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl
    Info (12023): Found entity 1: ACIA_RX
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl
    Info (12023): Found entity 1: ACIA_TX
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr
    Info (12023): Found entity 1: M68xxIODecoder
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr
    Info (12023): Found entity 1: Latch3Bit
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs
    Info (12022): Found design unit 2: bit_funcs-body
    Info (12022): Found design unit 3: ACIA_Clock-rtl
    Info (12023): Found entity 1: ACIA_Clock
Info (12021): Found 2 design units, including 1 entities, in source file pia6821.vhd
    Info (12022): Found design unit 1: pia6821-pia_arch
    Info (12023): Found entity 1: pia6821
Info (12021): Found 2 design units, including 1 entities, in source file tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic
    Info (12023): Found entity 1: TG68_fast
Info (12021): Found 2 design units, including 1 entities, in source file vgadatamux.vhd
    Info (12022): Found design unit 1: VGADataMux-a
    Info (12023): Found entity 1: VGADataMux
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd
    Info (12022): Found design unit 1: TraceExceptionGenerator-bhvr
    Info (12023): Found entity 1: TraceExceptionGenerator
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd
    Info (12022): Found design unit 1: TraceExceptionControlBit-bhvr
    Info (12023): Found entity 1: TraceExceptionControlBit
Info (12021): Found 1 design units, including 1 entities, in source file m68000cpu.bdf
    Info (12023): Found entity 1: M68000CPU
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kbytes.bdf
    Info (12023): Found entity 1: OnChipROM16KBytes
Info (12021): Found 2 design units, including 1 entities, in source file busrequestlogic.vhd
    Info (12022): Found design unit 1: BusRequestLogic-fsm
    Info (12023): Found entity 1: BusRequestLogic
Info (12021): Found 2 design units, including 1 entities, in source file addresstristate.vhd
    Info (12022): Found design unit 1: addresstristate-SYN
    Info (12023): Found entity 1: AddressTriState
Info (12021): Found 2 design units, including 1 entities, in source file singlebittristate.vhd
    Info (12022): Found design unit 1: singlebittristate-SYN
    Info (12023): Found entity 1: SingleBitTriState
Info (12021): Found 1 design units, including 1 entities, in source file onchip8kbyteram.bdf
    Info (12023): Found entity 1: OnChip8KbyteRam
Info (12021): Found 2 design units, including 1 entities, in source file onchip4kram.vhd
    Info (12022): Found design unit 1: onchip4kram-SYN
    Info (12023): Found entity 1: OnChip4KRam
Info (12021): Found 2 design units, including 1 entities, in source file onchip8kram.vhd
    Info (12022): Found design unit 1: onchip8kram-SYN
    Info (12023): Found entity 1: OnChip8KRam
Info (12021): Found 2 design units, including 1 entities, in source file clockgenerator.vhd
    Info (12022): Found design unit 1: clockgenerator-SYN
    Info (12023): Found entity 1: ClockGenerator
Info (12021): Found 2 design units, including 1 entities, in source file clockpll.vhd
    Info (12022): Found design unit 1: clockpll-SYN
    Info (12023): Found entity 1: ClockPLL
Info (12021): Found 1 design units, including 1 entities, in source file dmacontroller.bdf
    Info (12023): Found entity 1: DMAController
Info (12021): Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd
    Info (12022): Found design unit 1: CPU_DMA_Mux-bhvr
    Info (12023): Found entity 1: CPU_DMA_Mux
Info (12021): Found 2 design units, including 1 entities, in source file hwscroll.vhd
    Info (12022): Found design unit 1: HWScroll-bhvr
    Info (12023): Found entity 1: HWScroll
Info (12021): Found 2 design units, including 1 entities, in source file addressdecoderscroll.vhd
    Info (12022): Found design unit 1: AddressDecoderScroll-bhvr
    Info (12023): Found entity 1: AddressDecoderScroll
Info (12021): Found 2 design units, including 1 entities, in source file cpuaddressscroll.vhd
    Info (12022): Found design unit 1: CPUAddressScroll-bhvr
    Info (12023): Found entity 1: CPUAddressScroll
Info (12021): Found 2 design units, including 1 entities, in source file addressexceptiongenerator.vhd
    Info (12022): Found design unit 1: AddressExceptionGenerator-bhvr
    Info (12023): Found entity 1: AddressExceptionGenerator
Info (12021): Found 1 design units, including 1 entities, in source file onchip16kbyteram.bdf
    Info (12023): Found entity 1: OnChip16KbyteRam
Info (12021): Found 2 design units, including 1 entities, in source file ram8kbyte.vhd
    Info (12022): Found design unit 1: ram8kbyte-SYN
    Info (12023): Found entity 1: Ram8Kbyte
Info (12021): Found 2 design units, including 1 entities, in source file graphicscontroller.vhd
    Info (12022): Found design unit 1: GraphicsController-bhvr
    Info (12023): Found entity 1: GraphicsController
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf
    Info (12023): Found entity 1: OnChipROM16KWords
Info (12021): Found 2 design units, including 1 entities, in source file charactergenrom5x7.vhd
    Info (12022): Found design unit 1: CharacterGenRom5x7-bhvr
    Info (12023): Found entity 1: CharacterGenRom5x7
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller_256pallette.vhd
    Info (12022): Found design unit 1: VGA_Controller_256Pallette-FSM
    Info (12023): Found entity 1: VGA_Controller_256Pallette
Info (12021): Found 1 design units, including 1 entities, in source file staticramcontroller.bdf
    Info (12023): Found entity 1: StaticRamController
Info (12021): Found 2 design units, including 1 entities, in source file colourpallette.vhd
    Info (12022): Found design unit 1: ColourPalletteLookup-bhvr
    Info (12023): Found entity 1: ColourPalletteLookup
Info (12021): Found 2 design units, including 1 entities, in source file onchiprom16kword.vhd
    Info (12022): Found design unit 1: onchiprom16kword-SYN
    Info (12023): Found entity 1: OnChipRom16kWord
Info (12021): Found 2 design units, including 1 entities, in source file onchip16kword.vhd
    Info (12022): Found design unit 1: onchip16kword-SYN
    Info (12023): Found entity 1: OnChip16kWord
Info (12021): Found 1 design units, including 1 entities, in source file flashinterface_back.bdf
    Info (12023): Found entity 1: FlashInterface_back
Info (12021): Found 2 design units, including 1 entities, in source file scl_sda_open_drain_driver.vhd
    Info (12022): Found design unit 1: SCL_SDA_OPEN_DRAIN_DRIVER-structural
    Info (12023): Found entity 1: SCL_SDA_OPEN_DRAIN_DRIVER
Info (12021): Found 2 design units, including 1 entities, in source file ic_spi_bus_decoder.vhd
    Info (12022): Found design unit 1: IC_SPI_BUS_Decoder-behavioural
    Info (12023): Found entity 1: IC_SPI_BUS_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf
    Info (12023): Found entity 1: IIC_SPI_Interface
Info (12127): Elaborating entity "MC68K" for the top level hierarchy
Warning (275043): Pin "SRam_UB_L" is missing source
Info (12128): Elaborating entity "Dram" for hierarchy "Dram:inst2"
Info (12128): Elaborating entity "M68kNewDramController" for hierarchy "Dram:inst2|M68kNewDramController:inst"
Info (12128): Elaborating entity "lpm_bustri0" for hierarchy "Dram:inst2|lpm_bustri0:inst27"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "Dram:inst2|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component"
Info (12130): Elaborated megafunction instantiation "Dram:inst2|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component"
Info (12133): Instantiated megafunction "Dram:inst2|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "16"
Info (12128): Elaborating entity "CPU_DMA_Mux" for hierarchy "CPU_DMA_Mux:inst14"
Info (12128): Elaborating entity "DMAController" for hierarchy "DMAController:inst12"
Warning (275043): Pin "DMA_UDS_L" is missing source
Warning (275043): Pin "DMA_LDS_L" is missing source
Warning (275043): Pin "DMA_RW" is missing source
Warning (275043): Pin "DMA_AS_L" is missing source
Warning (275043): Pin "DMA_Address[31..0]" is missing source
Warning (275043): Pin "DMA_DataOut[15..0]" is missing source
Warning (275009): Pin "Clock" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "CS_L" not connected
Warning (275009): Pin "UDS_IN_L" not connected
Warning (275009): Pin "LDS_IN_L" not connected
Warning (275009): Pin "RW_IN" not connected
Warning (275009): Pin "BG_L" not connected
Warning (275009): Pin "Dtack_IN_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "AddressIn" not connected
Warning (275009): Pin "DataInFromCPU" not connected
Warning (275009): Pin "DataInFromMemory" not connected
Info (12128): Elaborating entity "Dtack_Generator" for hierarchy "Dtack_Generator:inst"
Info (12128): Elaborating entity "AddressDecoder" for hierarchy "AddressDecoder:inst3"
Info (12128): Elaborating entity "FlashInterface" for hierarchy "FlashInterface:inst5"
Info (12128): Elaborating entity "lpm_bustri2" for hierarchy "FlashInterface:inst5|lpm_bustri2:inst1"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "FlashInterface:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component"
Info (12130): Elaborated megafunction instantiation "FlashInterface:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component"
Info (12133): Instantiated megafunction "FlashInterface:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "M68000CPU" for hierarchy "M68000CPU:inst17"
Info (12128): Elaborating entity "TG68" for hierarchy "M68000CPU:inst17|TG68:inst"
Info (12128): Elaborating entity "TG68_fast" for hierarchy "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(335): object "illegal_write_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(336): object "illegal_read_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(337): object "illegal_byteaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(345): object "trap_chk" assigned a value but never read
Info (12128): Elaborating entity "BusRequestLogic" for hierarchy "M68000CPU:inst17|BusRequestLogic:inst1"
Info (12128): Elaborating entity "Video_Controller640x480" for hierarchy "Video_Controller640x480:inst1"
Info (12128): Elaborating entity "VideoRamMux" for hierarchy "Video_Controller640x480:inst1|VideoRamMux:inst1"
Info (12128): Elaborating entity "GraphicsController" for hierarchy "Video_Controller640x480:inst1|GraphicsController:inst8"
Warning (10036): Verilog HDL or VHDL warning at GraphicsController.vhd(69): object "X3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at GraphicsController.vhd(69): object "Y3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at GraphicsController.vhd(71): object "BackGroundColour" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at GraphicsController.vhd(133): object "EndCLK_H" assigned a value but never read
Warning (10620): VHDL warning at GraphicsController.vhd(337): comparison between unequal length operands always returns FALSE
Warning (10620): VHDL warning at GraphicsController.vhd(339): comparison between unequal length operands always returns FALSE
Info (12128): Elaborating entity "VGA_Controller_256Pallette" for hierarchy "Video_Controller640x480:inst1|VGA_Controller_256Pallette:inst6"
Info (10041): Inferred latch for "Row_out[0]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[1]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[2]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[3]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[4]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[5]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[6]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[7]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[8]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Row_out[9]" at VGA_Controller_256Pallette.vhd(141)
Info (10041): Inferred latch for "Column_out[0]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[1]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[2]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[3]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[4]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[5]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[6]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[7]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[8]" at VGA_Controller_256Pallette.vhd(140)
Info (10041): Inferred latch for "Column_out[9]" at VGA_Controller_256Pallette.vhd(140)
Info (12128): Elaborating entity "ColourPalletteLookup" for hierarchy "Video_Controller640x480:inst1|ColourPalletteLookup:inst9"
Info (12128): Elaborating entity "VGADataMux" for hierarchy "Video_Controller640x480:inst1|VGADataMux:inst"
Info (12128): Elaborating entity "RamAddressMapper" for hierarchy "Video_Controller640x480:inst1|RamAddressMapper:inst23"
Info (12128): Elaborating entity "CharacterGenRom5x7" for hierarchy "Video_Controller640x480:inst1|CharacterGenRom5x7:inst7"
Info (12128): Elaborating entity "RGBMapper" for hierarchy "Video_Controller640x480:inst1|RGBMapper:inst25"
Info (12128): Elaborating entity "StaticRamController" for hierarchy "StaticRamController:inst19"
Info (12128): Elaborating entity "OnChipROM16KWords" for hierarchy "OnChipROM16KWords:inst16"
Info (12128): Elaborating entity "OnChip16kWord" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Programs/M68kdebugmonitor_ASSN1_BY_TIM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7d1.tdf
    Info (12023): Found entity 1: altsyncram_d7d1
Info (12128): Elaborating entity "altsyncram_d7d1" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3kc2.tdf
    Info (12023): Found entity 1: altsyncram_3kc2
Info (12128): Elaborating entity "altsyncram_3kc2" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1"
Warning (113028): 1346 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported.
    Warning (113027): Addresses ranging from 96 to 511 are not initialized
    Warning (113027): Addresses ranging from 15454 to 16383 are not initialized
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|decode_4oa:decode4"
Info (12128): Elaborating entity "decode_4oa" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|decode_4oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf
    Info (12023): Found entity 1: mux_3kb
Info (12128): Elaborating entity "mux_3kb" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|altsyncram_3kc2:altsyncram1|mux_3kb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "OnChipROM16KWords:inst16|OnChip16kWord:inst1|altsyncram:altsyncram_component|altsyncram_d7d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "OnChipIO" for hierarchy "OnChipIO:inst8"
Info (12128): Elaborating entity "Timer" for hierarchy "OnChipIO:inst8|Timer:Timer1"
Info (12128): Elaborating entity "IODecoder" for hierarchy "OnChipIO:inst8|IODecoder:inst1"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "OnChipIO:inst8|LCD_Controller:inst2"
Info (12128): Elaborating entity "TraceExceptionControlBit" for hierarchy "OnChipIO:inst8|TraceExceptionControlBit:inst16"
Info (12128): Elaborating entity "lpm_bustri1" for hierarchy "OnChipIO:inst8|lpm_bustri1:inst15"
Info (12128): Elaborating entity "HexTo7SegmentDisplay" for hierarchy "OnChipIO:inst8|HexTo7SegmentDisplay:inst11"
Info (12128): Elaborating entity "Latch8Bit" for hierarchy "OnChipIO:inst8|Latch8Bit:inst3"
Info (12128): Elaborating entity "OnChipM68xxIO" for hierarchy "OnChipM68xxIO:inst11"
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev"
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev"
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "OnChipM68xxIO:inst11|M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20"
Info (12128): Elaborating entity "Latch3Bit" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1"
Info (12128): Elaborating entity "IIC_SPI_Interface" for hierarchy "IIC_SPI_Interface:inst22"
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "IIC_SPI_Interface:inst22|i2c_master_top:inst"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "IIC_SPI_Interface:inst22|i2c_master_top:inst|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl"
Info (12128): Elaborating entity "IC_SPI_BUS_Decoder" for hierarchy "IIC_SPI_Interface:inst22|IC_SPI_BUS_Decoder:inst3"
Info (12128): Elaborating entity "SCL_SDA_OPEN_DRAIN_DRIVER" for hierarchy "IIC_SPI_Interface:inst22|SCL_SDA_OPEN_DRAIN_DRIVER:inst2"
Info (12128): Elaborating entity "OnChip16KbyteRam" for hierarchy "OnChip16KbyteRam:inst6"
Info (12128): Elaborating entity "Ram8Kbyte" for hierarchy "OnChip16KbyteRam:inst6|Ram8Kbyte:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jua1.tdf
    Info (12023): Found entity 1: altsyncram_jua1
Info (12128): Elaborating entity "altsyncram_jua1" for hierarchy "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:decode3"
Info (12128): Elaborating entity "decode_1oa" for hierarchy "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|decode_1oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|mux_hib:mux2"
Info (12128): Elaborating entity "InterruptPriorityEncoder" for hierarchy "InterruptPriorityEncoder:inst28"
Info (12128): Elaborating entity "TraceExceptionGenerator" for hierarchy "TraceExceptionGenerator:inst30"
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Add15"
Info (12130): Elaborated megafunction instantiation "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0"
Info (12133): Instantiated megafunction "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "17"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "17"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skd1.tdf
    Info (12023): Found entity 1: altsyncram_skd1
Info (12130): Elaborated megafunction instantiation "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|lpm_add_sub:Add15"
Info (12133): Instantiated megafunction "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|lpm_add_sub:Add15" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ari.tdf
    Info (12023): Found entity 1: add_sub_ari
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[15]" to the node "DataBusIn[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[14]" to the node "DataBusIn[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[13]" to the node "DataBusIn[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[12]" to the node "DataBusIn[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[11]" to the node "DataBusIn[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[10]" to the node "DataBusIn[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[9]" to the node "DataBusIn[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[8]" to the node "DataBusIn[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[7]" to the node "DataBusIn[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[6]" to the node "DataBusIn[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[5]" to the node "DataBusIn[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[4]" to the node "DataBusIn[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[3]" to the node "DataBusIn[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[2]" to the node "DataBusIn[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[1]" to the node "DataBusIn[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "StaticRamController:inst19|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[0]" to the node "DataBusIn[0]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[15]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[14]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[13]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[12]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[11]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[10]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[9]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[8]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[7]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[6]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[5]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[4]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[3]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[2]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[1]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "M68000CPU:inst17|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[0]" to the node "OnChip16KbyteRam:inst6|Ram8Kbyte:inst4|altsyncram:altsyncram_component|altsyncram_jua1:auto_generated|ram_block1a0" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[15]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[14]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[13]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[12]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[11]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[10]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[9]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[8]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[7]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[6]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[5]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[4]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[3]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[2]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[1]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Video_Controller640x480:inst1|GraphicsController:inst8|DataOut68k[0]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[0]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DMA_DataOut[15]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[14]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[13]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[12]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[11]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[10]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[9]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[8]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[7]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[6]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[5]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[4]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[3]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[2]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[1]" is stuck at GND
    Warning (13410): Pin "DMA_DataOut[0]" is stuck at GND
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "SRam_UB_L" is stuck at GND
    Warning (13410): Pin "LCD_Contrast_DE1" is stuck at GND
    Warning (13410): Pin "LCD_BLON_DE2" is stuck at VCC
    Warning (13410): Pin "LCD_ON_DE2" is stuck at VCC
    Warning (13410): Pin "UDS_OUT_L" is stuck at GND
    Warning (13410): Pin "LDS_OUT_L" is stuck at GND
    Warning (13410): Pin "RW_OUT" is stuck at GND
    Warning (13410): Pin "AS_OUT_L" is stuck at GND
    Warning (13410): Pin "BR_L" is stuck at VCC
    Warning (13410): Pin "BGACK_L" is stuck at VCC
    Warning (13410): Pin "VideoDac_Sync_L" is stuck at GND
    Warning (13410): Pin "VideoDAC_Blank_L" is stuck at VCC
    Warning (13410): Pin "Address_OUT[31]" is stuck at GND
    Warning (13410): Pin "Address_OUT[30]" is stuck at GND
    Warning (13410): Pin "Address_OUT[29]" is stuck at GND
    Warning (13410): Pin "Address_OUT[28]" is stuck at GND
    Warning (13410): Pin "Address_OUT[27]" is stuck at GND
    Warning (13410): Pin "Address_OUT[26]" is stuck at GND
    Warning (13410): Pin "Address_OUT[25]" is stuck at GND
    Warning (13410): Pin "Address_OUT[24]" is stuck at GND
    Warning (13410): Pin "Address_OUT[23]" is stuck at GND
    Warning (13410): Pin "Address_OUT[22]" is stuck at GND
    Warning (13410): Pin "Address_OUT[21]" is stuck at GND
    Warning (13410): Pin "Address_OUT[20]" is stuck at GND
    Warning (13410): Pin "Address_OUT[19]" is stuck at GND
    Warning (13410): Pin "Address_OUT[18]" is stuck at GND
    Warning (13410): Pin "Address_OUT[17]" is stuck at GND
    Warning (13410): Pin "Address_OUT[16]" is stuck at GND
    Warning (13410): Pin "Address_OUT[15]" is stuck at GND
    Warning (13410): Pin "Address_OUT[14]" is stuck at GND
    Warning (13410): Pin "Address_OUT[13]" is stuck at GND
    Warning (13410): Pin "Address_OUT[12]" is stuck at GND
    Warning (13410): Pin "Address_OUT[11]" is stuck at GND
    Warning (13410): Pin "Address_OUT[10]" is stuck at GND
    Warning (13410): Pin "Address_OUT[9]" is stuck at GND
    Warning (13410): Pin "Address_OUT[8]" is stuck at GND
    Warning (13410): Pin "Address_OUT[7]" is stuck at GND
    Warning (13410): Pin "Address_OUT[6]" is stuck at GND
    Warning (13410): Pin "Address_OUT[5]" is stuck at GND
    Warning (13410): Pin "Address_OUT[4]" is stuck at GND
    Warning (13410): Pin "Address_OUT[3]" is stuck at GND
    Warning (13410): Pin "Address_OUT[2]" is stuck at GND
    Warning (13410): Pin "Address_OUT[1]" is stuck at GND
    Warning (13410): Pin "Address_OUT[0]" is stuck at GND
    Warning (13410): Pin "BlueOut[1]" is stuck at GND
    Warning (13410): Pin "BlueOut[0]" is stuck at GND
    Warning (13410): Pin "GreenOut[1]" is stuck at GND
    Warning (13410): Pin "GreenOut[0]" is stuck at GND
    Warning (13410): Pin "RedOut[1]" is stuck at GND
    Warning (13410): Pin "RedOut[0]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register OnChipIO:inst8|LCD_Controller:inst2|timer[3] will power up to High
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7454 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 350 output pins
    Info (21060): Implemented 42 bidirectional pins
    Info (21061): Implemented 6859 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 159 warnings
    Info: Peak virtual memory: 596 megabytes
    Info: Processing ended: Fri Apr 01 22:53:00 2016
    Info: Elapsed time: 00:01:56
    Info: Total CPU time (on all processors): 00:01:55


