{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651245628388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651245628404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 08:20:28 2022 " "Processing started: Fri Apr 29 08:20:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651245628404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245628404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245628404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1651245629016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651245629016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651245637901 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651245637901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_reader.sv 2 2 " "Found 2 design units, including 2 entities, in source file upc_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upc_reader " "Found entity 1: upc_reader" {  } { { "UPC_Reader.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/UPC_Reader.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651245637910 ""} { "Info" "ISGN_ENTITY_NAME" "2 upc_testbench " "Found entity 2: upc_testbench" {  } { { "UPC_Reader.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/UPC_Reader.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651245637910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651245637912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651245637969 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] DE1_SoC.sv(4) " "Output port \"LEDR\[7..0\]\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1651245637982 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc_reader upc_reader:r " "Elaborating entity \"upc_reader\" for hierarchy \"upc_reader:r\"" {  } { { "DE1_SoC.sv" "r" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651245637982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:display1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:display1\"" {  } { { "DE1_SoC.sv" "display1" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651245637992 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds1 Seg7.sv(11) " "Verilog HDL Always Construct warning at Seg7.sv(11): inferring latch(es) for variable \"leds1\", which holds its previous value in one or more paths through the always construct" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651245637992 "|DE1_SoC|seg7:display1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds0 Seg7.sv(11) " "Verilog HDL Always Construct warning at Seg7.sv(11): inferring latch(es) for variable \"leds0\", which holds its previous value in one or more paths through the always construct" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Seg7.sv(11) " "SystemVerilog RTL Coding error at Seg7.sv(11): always_comb construct does not infer purely combinational logic." {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1651245637993 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds0\[0\] Seg7.sv(11) " "Inferred latch for \"leds0\[0\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds0\[1\] Seg7.sv(11) " "Inferred latch for \"leds0\[1\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds0\[2\] Seg7.sv(11) " "Inferred latch for \"leds0\[2\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds0\[3\] Seg7.sv(11) " "Inferred latch for \"leds0\[3\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds0\[4\] Seg7.sv(11) " "Inferred latch for \"leds0\[4\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds0\[5\] Seg7.sv(11) " "Inferred latch for \"leds0\[5\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds0\[6\] Seg7.sv(11) " "Inferred latch for \"leds0\[6\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds1\[0\] Seg7.sv(11) " "Inferred latch for \"leds1\[0\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds1\[1\] Seg7.sv(11) " "Inferred latch for \"leds1\[1\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds1\[2\] Seg7.sv(11) " "Inferred latch for \"leds1\[2\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds1\[3\] Seg7.sv(11) " "Inferred latch for \"leds1\[3\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds1\[4\] Seg7.sv(11) " "Inferred latch for \"leds1\[4\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637993 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds1\[5\] Seg7.sv(11) " "Inferred latch for \"leds1\[5\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637994 "|DE1_SoC|seg7:display1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds1\[6\] Seg7.sv(11) " "Inferred latch for \"leds1\[6\]\" at Seg7.sv(11)" {  } { { "Seg7.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/Seg7.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245637994 "|DE1_SoC|seg7:display1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "seg7:display1 " "Can't elaborate user hierarchy \"seg7:display1\"" {  } { { "DE1_SoC.sv" "display1" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/DE1_SoC.sv" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651245637994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab4/StarterFiles/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245638018 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651245638091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 29 08:20:38 2022 " "Processing ended: Fri Apr 29 08:20:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651245638091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651245638091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651245638091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651245638091 ""}
