// Seed: 3217598569
module module_0;
  assign id_1 = 1;
  assign id_2 = id_1 & 1'h0;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3
);
  wire id_5;
  supply1 id_6, id_7, id_8;
  wire id_9;
  reg  id_10;
  tri  id_11 = 1;
  assign id_6 = -1;
  always id_10 <= 1;
  xor primCall (id_0, id_10, id_11, id_12, id_3, id_5, id_6, id_7, id_8, id_9);
  initial id_1 = id_9;
  assign id_2 = id_11;
  assign id_2 = id_3;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input supply0 id_0
);
  assign id_2 = id_0;
  supply1 id_3 = 1, id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
