// Verilog code of 16 bit carry look ahead adder

`timescale 1ns/1ps

