Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb  6 17:18:29 2025
| Host         : Joao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Cronom_control_sets_placed.rpt
| Design       : Cronom
| Device       : xa7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+-----------------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+---------------------------+-----------------------------+------------------+----------------+
|  clock_d_reg_n_0 | habilitarContador_i_1_n_0 | SW_IBUF[2]                  |                1 |              1 |
|  clock_d_reg_n_0 | dezena_segundo            | SW_IBUF[2]                  |                1 |              3 |
|  clock_d_reg_n_0 | habilitarContador         | SW_IBUF[2]                  |                1 |              4 |
|  clock_d_reg_n_0 | min                       | SW_IBUF[2]                  |                1 |              4 |
|  CLK_IBUF_BUFG   |                           |                             |                4 |              5 |
|  CLK_IBUF_BUFG   |                           | display_counter[15]_i_1_n_0 |                4 |             15 |
|  CLK_IBUF_BUFG   |                           | clock_d                     |                7 |             25 |
+------------------+---------------------------+-----------------------------+------------------+----------------+


