INFO: Reading User SDC file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\constraint\top_derived_constraints.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.
*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : OFF
Global Pins Demotion     : ON
Driver Replication       : OFF
High-effort              : ON
Repair min-delay         : OFF
Incremental              : OFF
Inter-clock optimization : ON

INFO: Reading User PDC file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\constraint\io\user.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\constraint\fp\user.pdc. 0 error(s) and 0 warning(s)

 Running Timing based Global Demotion. 
        Moved 746 async pins from global to its source 'PF_RESET_0/PF_RESET_0/dff_15_rep'.
=== Registers Duplicated ===
1  - PF_RESET_0/PF_RESET_0/dff_15_rep duplicated 
   - PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE

 Timing based Global Demotion completed successfully. 

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 146 fixed I/O macros, 0 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 6 seconds

Placer V5.0 - 2021.2.0 
Design: top                             Started: Tue Mar 29 06:19:12 2022

Initializing High-Effort Timing-Driven Placement ...
Clustering ...
Placing ...
Improving placement ...
End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 11 seconds
Placement                : 50 seconds
Improvement              : 67 seconds

Placer completed successfully.

Design: top                             
Finished: Tue Mar 29 06:22:23 2022
Total CPU Time:     00:04:11            Total Elapsed Time: 00:03:11
Total Memory Usage: 1494.0 Mbytes
                        o - o - o - o - o - o


Router 
Design: D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\designer\top\topStarted: Tue Mar 29 06:22:45 2022


Router completed successfully.

Design: D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\designer\top\top
Finished: Tue Mar 29 06:23:08 2022
Total CPU Time:     00:00:35            Total Elapsed Time: 00:00:23
Total Memory Usage: 2065.7 Mbytes
                        o - o - o - o - o - o

Resource Usage
+---------------+-------+--------+------------+
| Type          | Used  | Total  | Percentage |
+---------------+-------+--------+------------+
| 4LUT          | 33483 | 108600 | 30.83      |
| DFF           | 26431 | 108600 | 24.34      |
| I/O Register  | 0     | 282    | 0.00       |
| Logic Element | 39609 | 108600 | 36.47      |
+---------------+-------+--------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  151  | 100.00%    |
| Placed |  0    | 0.00%      |
+--------+-------+------------+

Completed writing pin report files.
INFO: Reading User SDC file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\constraint\top_derived_constraints.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.
*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : OFF
Global Pins Demotion     : ON
Driver Replication       : OFF
High-effort              : ON
Repair min-delay         : OFF
Incremental              : OFF
Inter-clock optimization : ON

INFO: Reading User PDC file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\constraint\io\user.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\constraint\fp\user.pdc. 0 error(s) and 0 warning(s)

 Running Timing based Global Demotion. 
        Moved 746 async pins from global to its source 'PF_RESET_0/PF_RESET_0/dff_15_rep'.
=== Registers Duplicated ===
1  - PF_RESET_0/PF_RESET_0/dff_15_rep duplicated 
   - PF_RESET_0/PF_RESET_0/dff_15_rep_GB_DEMOTE

 Timing based Global Demotion completed successfully. 

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 146 fixed I/O macros, 0 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 6 seconds

Placer V5.0 - 2021.2.0 
Design: top                             Started: Tue Mar 29 06:26:33 2022

Initializing High-Effort Timing-Driven Placement ...
Clustering ...
Placing ...
Improving placement ...
End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 10 seconds
Placement                : 50 seconds
Improvement              : 59 seconds

Placer completed successfully.

Design: top                             
Finished: Tue Mar 29 06:29:36 2022
Total CPU Time:     00:04:03            Total Elapsed Time: 00:03:03
Total Memory Usage: 1492.3 Mbytes
                        o - o - o - o - o - o


Router 
Design: D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\designer\top\topStarted: Tue Mar 29 06:29:58 2022


Router completed successfully.

Design: D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\designer\top\top
Finished: Tue Mar 29 06:30:21 2022
Total CPU Time:     00:00:35            Total Elapsed Time: 00:00:23
Total Memory Usage: 2067.9 Mbytes
                        o - o - o - o - o - o

Resource Usage
+---------------+-------+--------+------------+
| Type          | Used  | Total  | Percentage |
+---------------+-------+--------+------------+
| 4LUT          | 33483 | 108600 | 30.83      |
| DFF           | 26431 | 108600 | 24.34      |
| I/O Register  | 0     | 282    | 0.00       |
| Logic Element | 39648 | 108600 | 36.51      |
+---------------+-------+--------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  151  | 100.00%    |
| Placed |  0    | 0.00%      |
+--------+-------+------------+

Completed writing pin report files.
INFO: Reading User SDC file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\constraint\top_derived_constraints.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.
*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : OFF
Global Pins Demotion     : ON
Driver Replication       : OFF
High-effort              : ON
Repair min-delay         : ON
Incremental              : ON
Inter-clock optimization : ON

INFO: Skipping Placer...
Info: Iteration 1:
  Worst minimum delay slack: -8.098 ns
  Total violating paths eligible for improvement: 81
  Total violating paths improved: 61
Info: Iteration 2:
  Worst minimum delay slack: -8.098 ns
  Total violating paths eligible for improvement: 81
  Total violating paths improved: 61
Info: Iteration 3:
  Worst minimum delay slack: -8.098 ns
  Total violating paths eligible for improvement: 81
  Total violating paths improved: 61
Info: Iteration 4:
  Worst minimum delay slack: -8.098 ns
  Total violating paths eligible for improvement: 53
  Total violating paths improved: 33
Info: Iteration 5:
  Worst minimum delay slack: -8.098 ns
  Total violating paths eligible for improvement: 47
  Total violating paths improved: 27
Resource Usage
+---------------+-------+--------+------------+
| Type          | Used  | Total  | Percentage |
+---------------+-------+--------+------------+
| 4LUT          | 33602 | 108600 | 30.94      |
| DFF           | 26431 | 108600 | 24.34      |
| I/O Register  | 0     | 282    | 0.00       |
| Logic Element | 39738 | 108600 | 36.59      |
+---------------+-------+--------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  151  | 100.00%    |
| Placed |  0    | 0.00%      |
+--------+-------+------------+

Completed writing pin report files.
