#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun  1 01:30:48 2023
# Process ID: 23184
# Current directory: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22312 C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.xpr
# Log file: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/vivado.log
# Journal file: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final\vivado.jou
# Running On: LAPTOP-73BI56TU, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16559 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Julia/Desktop/ak.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Julia/Desktop/ak.coe
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 4000 us
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
catch { config_ip_cache -export [get_ips -all median5x5_0] }
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
wait_on_run median5x5_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_module_reference hdmi_vga_vp_0_0
update_ip_catalog -rebuild
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
update_module_reference hdmi_vga_vp_0_0
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
run 50 us
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
catch { config_ip_cache -export [get_ips -all median5x5_0] }
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
wait_on_run median5x5_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_ip_catalog -rebuild
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
wait_on_run hdmi_vga_vp_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_ip_catalog -rebuild
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
wait_on_run hdmi_vga_vp_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_ip_catalog -rebuild
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
catch { config_ip_cache -export [get_ips -all median5x5_0] }
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
wait_on_run median5x5_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference hdmi_vga_vp_0_0
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_ip_catalog -rebuild
update_ip_catalog -rebuild
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
wait_on_run hdmi_vga_vp_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
run 50 us
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
catch { config_ip_cache -export [get_ips -all median5x5_0] }
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
wait_on_run median5x5_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
update_ip_catalog -rebuild
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
catch { config_ip_cache -export [get_ips -all median5x5_0] }
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
wait_on_run median5x5_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
update_ip_catalog -rebuild
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
update_compile_order -fileset sources_1
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
import_files -norecurse {C:/Users/Julia/Downloads/dylatacja.v C:/Users/Julia/Downloads/erozja.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 50 us
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 50 us
close [ open C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/close.v w ]
add_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/close.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 50 us
import_files -norecurse {C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v C:/Users/Julia/Desktop/delayLineBRAM_WP.v C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v}
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 50 us
run 50 us
run 50 us
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 50 us
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 50 us
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
update_compile_order -fileset sources_1
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 50 us
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
catch { config_ip_cache -export [get_ips -all median5x5_0] }
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
wait_on_run median5x5_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
update_ip_catalog -rebuild
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
