XSG core config	xps:xsg	hw_sys	ROACH2:sx475t
XSG core config	xps:xsg	clk_src	adc1_clk
XSG core config	xps:xsg	roach_clk_src	dac1_clk
XSG core config	xps:xsg	roach2_clk_src	adc1_clk
XSG core config	xps:xsg	mkdig_clk_src	sys_clk
XSG core config	xps:xsg	clk_rate	300
XSG core config	xps:xsg	sample_period	1
XSG core config	xps:xsg	synthesis_tool	XST
adc/data_adc/bram	xps:bram	arith_type	Unsigned
adc/data_adc/bram	xps:bram	addr_width	11
adc/data_adc/bram	xps:bram	data_width	32
adc/data_adc/bram	xps:bram	reg_prim_output	on
adc/data_adc/bram	xps:bram	reg_core_output	on
adc/data_adc/bram	xps:bram	optimization	Minimum_Area
adc/data_adc/bram	xps:bram	data_bin_pt	0
adc/data_adc/bram	xps:bram	init_vals	[0:2^10-1]
adc/data_adc/bram	xps:bram	sample_rate	1
adc/oflow_adc/bram	xps:bram	arith_type	Unsigned
adc/oflow_adc/bram	xps:bram	addr_width	11
adc/oflow_adc/bram	xps:bram	data_width	16
adc/oflow_adc/bram	xps:bram	reg_prim_output	on
adc/oflow_adc/bram	xps:bram	reg_core_output	on
adc/oflow_adc/bram	xps:bram	optimization	Minimum_Area
adc/oflow_adc/bram	xps:bram	data_bin_pt	0
adc/oflow_adc/bram	xps:bram	init_vals	[0:2^10-1]
adc/oflow_adc/bram	xps:bram	sample_rate	1
eq/x0/coeffs	xps:bram	arith_type	Unsigned
eq/x0/coeffs	xps:bram	addr_width	n_chan_bits\_-\_n_share_bits\_+\_ceil(log2(n_bands))
eq/x0/coeffs	xps:bram	data_width	32
eq/x0/coeffs	xps:bram	reg_prim_output	on
eq/x0/coeffs	xps:bram	reg_core_output	on
eq/x0/coeffs	xps:bram	optimization	Minimum_Area
eq/x0/coeffs	xps:bram	data_bin_pt	0
eq/x0/coeffs	xps:bram	init_vals	[0:2^10-1]
eq/x0/coeffs	xps:bram	sample_rate	1
eq/x1/coeffs	xps:bram	arith_type	Unsigned
eq/x1/coeffs	xps:bram	addr_width	n_chan_bits\_-\_n_share_bits\_+\_ceil(log2(n_bands))
eq/x1/coeffs	xps:bram	data_width	32
eq/x1/coeffs	xps:bram	reg_prim_output	on
eq/x1/coeffs	xps:bram	reg_core_output	on
eq/x1/coeffs	xps:bram	optimization	Minimum_Area
eq/x1/coeffs	xps:bram	data_bin_pt	0
eq/x1/coeffs	xps:bram	init_vals	[0:2^10-1]
eq/x1/coeffs	xps:bram	sample_rate	1
eq/x2/coeffs	xps:bram	arith_type	Unsigned
eq/x2/coeffs	xps:bram	addr_width	n_chan_bits\_-\_n_share_bits\_+\_ceil(log2(n_bands))
eq/x2/coeffs	xps:bram	data_width	32
eq/x2/coeffs	xps:bram	reg_prim_output	on
eq/x2/coeffs	xps:bram	reg_core_output	on
eq/x2/coeffs	xps:bram	optimization	Minimum_Area
eq/x2/coeffs	xps:bram	data_bin_pt	0
eq/x2/coeffs	xps:bram	init_vals	[0:2^10-1]
eq/x2/coeffs	xps:bram	sample_rate	1
eq/x3/coeffs	xps:bram	arith_type	Unsigned
eq/x3/coeffs	xps:bram	addr_width	n_chan_bits\_-\_n_share_bits\_+\_ceil(log2(n_bands))
eq/x3/coeffs	xps:bram	data_width	32
eq/x3/coeffs	xps:bram	reg_prim_output	on
eq/x3/coeffs	xps:bram	reg_core_output	on
eq/x3/coeffs	xps:bram	optimization	Minimum_Area
eq/x3/coeffs	xps:bram	data_bin_pt	0
eq/x3/coeffs	xps:bram	init_vals	[0:2^10-1]
eq/x3/coeffs	xps:bram	sample_rate	1
ip0	xps:bram	arith_type	Unsigned
ip0	xps:bram	addr_width	10
ip0	xps:bram	data_width	32
ip0	xps:bram	reg_prim_output	on
ip0	xps:bram	reg_core_output	on
ip0	xps:bram	optimization	Minimum_Area
ip0	xps:bram	data_bin_pt	0
ip0	xps:bram	init_vals	[0:2^10-1]
ip0	xps:bram	sample_rate	1
ip1	xps:bram	arith_type	Unsigned
ip1	xps:bram	addr_width	10
ip1	xps:bram	data_width	32
ip1	xps:bram	reg_prim_output	on
ip1	xps:bram	reg_core_output	on
ip1	xps:bram	optimization	Minimum_Area
ip1	xps:bram	data_bin_pt	0
ip1	xps:bram	init_vals	[0:2^10-1]
ip1	xps:bram	sample_rate	1
pol_snap/bram	xps:bram	arith_type	Unsigned
pol_snap/bram	xps:bram	addr_width	11
pol_snap/bram	xps:bram	data_width	64
pol_snap/bram	xps:bram	reg_prim_output	on
pol_snap/bram	xps:bram	reg_core_output	on
pol_snap/bram	xps:bram	optimization	Minimum_Area
pol_snap/bram	xps:bram	data_bin_pt	0
pol_snap/bram	xps:bram	init_vals	[0:2^10-1]
pol_snap/bram	xps:bram	sample_rate	1
rx_hdr/bram	xps:bram	arith_type	Unsigned
rx_hdr/bram	xps:bram	addr_width	10
rx_hdr/bram	xps:bram	data_width	64
rx_hdr/bram	xps:bram	reg_prim_output	on
rx_hdr/bram	xps:bram	reg_core_output	on
rx_hdr/bram	xps:bram	optimization	Minimum_Area
rx_hdr/bram	xps:bram	data_bin_pt	0
rx_hdr/bram	xps:bram	init_vals	[0:2^10-1]
rx_hdr/bram	xps:bram	sample_rate	1
tx_pkt/bram	xps:bram	arith_type	Unsigned
tx_pkt/bram	xps:bram	addr_width	10
tx_pkt/bram	xps:bram	data_width	64
tx_pkt/bram	xps:bram	reg_prim_output	on
tx_pkt/bram	xps:bram	reg_core_output	on
tx_pkt/bram	xps:bram	optimization	Minimum_Area
tx_pkt/bram	xps:bram	data_bin_pt	0
tx_pkt/bram	xps:bram	init_vals	[0:2^10-1]
tx_pkt/bram	xps:bram	sample_rate	1
adc/katadc0	xps:katadc	adc_brd	adc0
adc/katadc0	xps:katadc	adc_interleave	off
adc/katadc0	xps:katadc	bypass_auto	off
adc/katadc0	xps:katadc	en_gain	on
adc/katadc0	xps:katadc	adc_clk_rate	1200
adc/katadc0	xps:katadc	sample_period	1
adc/katadc1	xps:katadc	adc_brd	adc1
adc/katadc1	xps:katadc	adc_interleave	off
adc/katadc1	xps:katadc	bypass_auto	off
adc/katadc1	xps:katadc	en_gain	on
adc/katadc1	xps:katadc	adc_clk_rate	1200
adc/katadc1	xps:katadc	sample_period	1
f_x/ct/qdr3	xps:qdr	which_qdr	qdr3
f_x/ct/qdr3	xps:qdr	qdr_awidth	freq_chan\_+\_x_acc_len\_-\_1
f_x/ct/qdr3	xps:qdr	use_sniffer	on
xeng0_vacc/qv1/qdr	xps:qdr	which_qdr	qdr0
xeng0_vacc/qv1/qdr	xps:qdr	qdr_awidth	12
xeng0_vacc/qv1/qdr	xps:qdr	use_sniffer	on
adc/data_adc/ctrl	xps:sw_reg	mode	one\_value
adc/data_adc/ctrl	xps:sw_reg	io_dir	From\_Processor
adc/data_adc/ctrl	xps:sw_reg	io_delay	0
adc/data_adc/ctrl	xps:sw_reg	sample_period	1
adc/data_adc/ctrl	xps:sw_reg	names	reg
adc/data_adc/ctrl	xps:sw_reg	bitwidths	32
adc/data_adc/ctrl	xps:sw_reg	arith_types	0
adc/data_adc/ctrl	xps:sw_reg	bin_pts	0
adc/data_adc/ctrl	xps:sw_reg	sim_port	on
adc/data_adc/ctrl	xps:sw_reg	show_format	off
adc/data_adc/status	xps:sw_reg	mode	one\_value
adc/data_adc/status	xps:sw_reg	io_dir	To\_Processor
adc/data_adc/status	xps:sw_reg	io_delay	0
adc/data_adc/status	xps:sw_reg	sample_period	1
adc/data_adc/status	xps:sw_reg	names	reg
adc/data_adc/status	xps:sw_reg	bitwidths	32
adc/data_adc/status	xps:sw_reg	arith_types	0
adc/data_adc/status	xps:sw_reg	bin_pts	0
adc/data_adc/status	xps:sw_reg	sim_port	on
adc/data_adc/status	xps:sw_reg	show_format	off
adc/oflow_adc/ctrl	xps:sw_reg	mode	one\_value
adc/oflow_adc/ctrl	xps:sw_reg	io_dir	From\_Processor
adc/oflow_adc/ctrl	xps:sw_reg	io_delay	0
adc/oflow_adc/ctrl	xps:sw_reg	sample_period	1
adc/oflow_adc/ctrl	xps:sw_reg	names	reg
adc/oflow_adc/ctrl	xps:sw_reg	bitwidths	32
adc/oflow_adc/ctrl	xps:sw_reg	arith_types	0
adc/oflow_adc/ctrl	xps:sw_reg	bin_pts	0
adc/oflow_adc/ctrl	xps:sw_reg	sim_port	on
adc/oflow_adc/ctrl	xps:sw_reg	show_format	off
adc/oflow_adc/status	xps:sw_reg	mode	one\_value
adc/oflow_adc/status	xps:sw_reg	io_dir	To\_Processor
adc/oflow_adc/status	xps:sw_reg	io_delay	0
adc/oflow_adc/status	xps:sw_reg	sample_period	1
adc/oflow_adc/status	xps:sw_reg	names	reg
adc/oflow_adc/status	xps:sw_reg	bitwidths	32
adc/oflow_adc/status	xps:sw_reg	arith_types	0
adc/oflow_adc/status	xps:sw_reg	bin_pts	0
adc/oflow_adc/status	xps:sw_reg	sim_port	on
adc/oflow_adc/status	xps:sw_reg	show_format	off
adc/trigger	xps:sw_reg	mode	one\_value
adc/trigger	xps:sw_reg	io_dir	From\_Processor
adc/trigger	xps:sw_reg	io_delay	0
adc/trigger	xps:sw_reg	sample_period	1
adc/trigger	xps:sw_reg	names	reg
adc/trigger	xps:sw_reg	bitwidths	32
adc/trigger	xps:sw_reg	arith_types	0
adc/trigger	xps:sw_reg	bin_pts	0
adc/trigger	xps:sw_reg	sim_port	on
adc/trigger	xps:sw_reg	show_format	off
adc_overflow	xps:sw_reg	mode	one\_value
adc_overflow	xps:sw_reg	io_dir	To\_Processor
adc_overflow	xps:sw_reg	io_delay	0
adc_overflow	xps:sw_reg	sample_period	1
adc_overflow	xps:sw_reg	names	reg
adc_overflow	xps:sw_reg	bitwidths	32
adc_overflow	xps:sw_reg	arith_types	0
adc_overflow	xps:sw_reg	bin_pts	0
adc_overflow	xps:sw_reg	sim_port	on
adc_overflow	xps:sw_reg	show_format	off
f_x/acc_count	xps:sw_reg	mode	one\_value
f_x/acc_count	xps:sw_reg	io_dir	To\_Processor
f_x/acc_count	xps:sw_reg	io_delay	0
f_x/acc_count	xps:sw_reg	sample_period	1
f_x/acc_count	xps:sw_reg	names	reg
f_x/acc_count	xps:sw_reg	bitwidths	32
f_x/acc_count	xps:sw_reg	arith_types	0
f_x/acc_count	xps:sw_reg	bin_pts	0
f_x/acc_count	xps:sw_reg	sim_port	on
f_x/acc_count	xps:sw_reg	show_format	off
f_x/din_vld_count	xps:sw_reg	mode	one\_value
f_x/din_vld_count	xps:sw_reg	io_dir	To\_Processor
f_x/din_vld_count	xps:sw_reg	io_delay	0
f_x/din_vld_count	xps:sw_reg	sample_period	1
f_x/din_vld_count	xps:sw_reg	names	reg
f_x/din_vld_count	xps:sw_reg	bitwidths	32
f_x/din_vld_count	xps:sw_reg	arith_types	0
f_x/din_vld_count	xps:sw_reg	bin_pts	0
f_x/din_vld_count	xps:sw_reg	sim_port	on
f_x/din_vld_count	xps:sw_reg	show_format	off
f_x/dout_valid_count0	xps:sw_reg	mode	one\_value
f_x/dout_valid_count0	xps:sw_reg	io_dir	To\_Processor
f_x/dout_valid_count0	xps:sw_reg	io_delay	0
f_x/dout_valid_count0	xps:sw_reg	sample_period	1
f_x/dout_valid_count0	xps:sw_reg	names	reg
f_x/dout_valid_count0	xps:sw_reg	bitwidths	32
f_x/dout_valid_count0	xps:sw_reg	arith_types	0
f_x/dout_valid_count0	xps:sw_reg	bin_pts	0
f_x/dout_valid_count0	xps:sw_reg	sim_port	on
f_x/dout_valid_count0	xps:sw_reg	show_format	off
f_x/dout_valid_count1	xps:sw_reg	mode	one\_value
f_x/dout_valid_count1	xps:sw_reg	io_dir	To\_Processor
f_x/dout_valid_count1	xps:sw_reg	io_delay	0
f_x/dout_valid_count1	xps:sw_reg	sample_period	1
f_x/dout_valid_count1	xps:sw_reg	names	reg
f_x/dout_valid_count1	xps:sw_reg	bitwidths	32
f_x/dout_valid_count1	xps:sw_reg	arith_types	0
f_x/dout_valid_count1	xps:sw_reg	bin_pts	0
f_x/dout_valid_count1	xps:sw_reg	sim_port	on
f_x/dout_valid_count1	xps:sw_reg	show_format	off
packet_count_p	xps:sw_reg	mode	one\_value
packet_count_p	xps:sw_reg	io_dir	To\_Processor
packet_count_p	xps:sw_reg	io_delay	0
packet_count_p	xps:sw_reg	sample_period	1
packet_count_p	xps:sw_reg	names	reg
packet_count_p	xps:sw_reg	bitwidths	32
packet_count_p	xps:sw_reg	arith_types	0
packet_count_p	xps:sw_reg	bin_pts	0
packet_count_p	xps:sw_reg	sim_port	on
packet_count_p	xps:sw_reg	show_format	off
packet_count_x	xps:sw_reg	mode	one\_value
packet_count_x	xps:sw_reg	io_dir	To\_Processor
packet_count_x	xps:sw_reg	io_delay	0
packet_count_x	xps:sw_reg	sample_period	1
packet_count_x	xps:sw_reg	names	reg
packet_count_x	xps:sw_reg	bitwidths	32
packet_count_x	xps:sw_reg	arith_types	0
packet_count_x	xps:sw_reg	bin_pts	0
packet_count_x	xps:sw_reg	sim_port	on
packet_count_x	xps:sw_reg	show_format	off
pfb_fft/overflow	xps:sw_reg	mode	one\_value
pfb_fft/overflow	xps:sw_reg	io_dir	To\_Processor
pfb_fft/overflow	xps:sw_reg	io_delay	0
pfb_fft/overflow	xps:sw_reg	sample_period	1
pfb_fft/overflow	xps:sw_reg	names	reg
pfb_fft/overflow	xps:sw_reg	bitwidths	32
pfb_fft/overflow	xps:sw_reg	arith_types	0
pfb_fft/overflow	xps:sw_reg	bin_pts	0
pfb_fft/overflow	xps:sw_reg	sim_port	on
pfb_fft/overflow	xps:sw_reg	show_format	off
pol_snap/ctrl	xps:sw_reg	mode	one\_value
pol_snap/ctrl	xps:sw_reg	io_dir	From\_Processor
pol_snap/ctrl	xps:sw_reg	io_delay	0
pol_snap/ctrl	xps:sw_reg	sample_period	1
pol_snap/ctrl	xps:sw_reg	names	reg
pol_snap/ctrl	xps:sw_reg	bitwidths	32
pol_snap/ctrl	xps:sw_reg	arith_types	0
pol_snap/ctrl	xps:sw_reg	bin_pts	0
pol_snap/ctrl	xps:sw_reg	sim_port	on
pol_snap/ctrl	xps:sw_reg	show_format	off
pol_snap/status	xps:sw_reg	mode	one\_value
pol_snap/status	xps:sw_reg	io_dir	To\_Processor
pol_snap/status	xps:sw_reg	io_delay	0
pol_snap/status	xps:sw_reg	sample_period	1
pol_snap/status	xps:sw_reg	names	reg
pol_snap/status	xps:sw_reg	bitwidths	32
pol_snap/status	xps:sw_reg	arith_types	0
pol_snap/status	xps:sw_reg	bin_pts	0
pol_snap/status	xps:sw_reg	sim_port	on
pol_snap/status	xps:sw_reg	show_format	off
rx_hdr/ctrl	xps:sw_reg	mode	one\_value
rx_hdr/ctrl	xps:sw_reg	io_dir	From\_Processor
rx_hdr/ctrl	xps:sw_reg	io_delay	0
rx_hdr/ctrl	xps:sw_reg	sample_period	1
rx_hdr/ctrl	xps:sw_reg	names	reg
rx_hdr/ctrl	xps:sw_reg	bitwidths	32
rx_hdr/ctrl	xps:sw_reg	arith_types	0
rx_hdr/ctrl	xps:sw_reg	bin_pts	0
rx_hdr/ctrl	xps:sw_reg	sim_port	on
rx_hdr/ctrl	xps:sw_reg	show_format	off
rx_hdr/status	xps:sw_reg	mode	one\_value
rx_hdr/status	xps:sw_reg	io_dir	To\_Processor
rx_hdr/status	xps:sw_reg	io_delay	0
rx_hdr/status	xps:sw_reg	sample_period	1
rx_hdr/status	xps:sw_reg	names	reg
rx_hdr/status	xps:sw_reg	bitwidths	32
rx_hdr/status	xps:sw_reg	arith_types	0
rx_hdr/status	xps:sw_reg	bin_pts	0
rx_hdr/status	xps:sw_reg	sim_port	on
rx_hdr/status	xps:sw_reg	show_format	off
rx_mcount_fx0	xps:sw_reg	mode	one\_value
rx_mcount_fx0	xps:sw_reg	io_dir	To\_Processor
rx_mcount_fx0	xps:sw_reg	io_delay	0
rx_mcount_fx0	xps:sw_reg	sample_period	1
rx_mcount_fx0	xps:sw_reg	names	reg
rx_mcount_fx0	xps:sw_reg	bitwidths	32
rx_mcount_fx0	xps:sw_reg	arith_types	0
rx_mcount_fx0	xps:sw_reg	bin_pts	0
rx_mcount_fx0	xps:sw_reg	sim_port	on
rx_mcount_fx0	xps:sw_reg	show_format	off
rx_mcount_fx1	xps:sw_reg	mode	one\_value
rx_mcount_fx1	xps:sw_reg	io_dir	To\_Processor
rx_mcount_fx1	xps:sw_reg	io_delay	0
rx_mcount_fx1	xps:sw_reg	sample_period	1
rx_mcount_fx1	xps:sw_reg	names	reg
rx_mcount_fx1	xps:sw_reg	bitwidths	32
rx_mcount_fx1	xps:sw_reg	arith_types	0
rx_mcount_fx1	xps:sw_reg	bin_pts	0
rx_mcount_fx1	xps:sw_reg	sim_port	on
rx_mcount_fx1	xps:sw_reg	show_format	off
rx_mcounts	xps:sw_reg	mode	one\_value
rx_mcounts	xps:sw_reg	io_dir	To\_Processor
rx_mcounts	xps:sw_reg	io_delay	0
rx_mcounts	xps:sw_reg	sample_period	1
rx_mcounts	xps:sw_reg	names	reg
rx_mcounts	xps:sw_reg	bitwidths	32
rx_mcounts	xps:sw_reg	arith_types	0
rx_mcounts	xps:sw_reg	bin_pts	0
rx_mcounts	xps:sw_reg	sim_port	on
rx_mcounts	xps:sw_reg	show_format	off
rx_packet_count_fx0	xps:sw_reg	mode	one\_value
rx_packet_count_fx0	xps:sw_reg	io_dir	To\_Processor
rx_packet_count_fx0	xps:sw_reg	io_delay	0
rx_packet_count_fx0	xps:sw_reg	sample_period	1
rx_packet_count_fx0	xps:sw_reg	names	reg
rx_packet_count_fx0	xps:sw_reg	bitwidths	32
rx_packet_count_fx0	xps:sw_reg	arith_types	0
rx_packet_count_fx0	xps:sw_reg	bin_pts	0
rx_packet_count_fx0	xps:sw_reg	sim_port	on
rx_packet_count_fx0	xps:sw_reg	show_format	off
rx_packet_count_fx1	xps:sw_reg	mode	one\_value
rx_packet_count_fx1	xps:sw_reg	io_dir	To\_Processor
rx_packet_count_fx1	xps:sw_reg	io_delay	0
rx_packet_count_fx1	xps:sw_reg	sample_period	1
rx_packet_count_fx1	xps:sw_reg	names	reg
rx_packet_count_fx1	xps:sw_reg	bitwidths	32
rx_packet_count_fx1	xps:sw_reg	arith_types	0
rx_packet_count_fx1	xps:sw_reg	bin_pts	0
rx_packet_count_fx1	xps:sw_reg	sim_port	on
rx_packet_count_fx1	xps:sw_reg	show_format	off
swreg/acc_len	xps:sw_reg	mode	one\_value
swreg/acc_len	xps:sw_reg	io_dir	From\_Processor
swreg/acc_len	xps:sw_reg	io_delay	0
swreg/acc_len	xps:sw_reg	sample_period	1
swreg/acc_len	xps:sw_reg	names	reg
swreg/acc_len	xps:sw_reg	bitwidths	32
swreg/acc_len	xps:sw_reg	arith_types	0
swreg/acc_len	xps:sw_reg	bin_pts	0
swreg/acc_len	xps:sw_reg	sim_port	on
swreg/acc_len	xps:sw_reg	show_format	off
swreg/adc_atten	xps:sw_reg	mode	one\_value
swreg/adc_atten	xps:sw_reg	io_dir	From\_Processor
swreg/adc_atten	xps:sw_reg	io_delay	0
swreg/adc_atten	xps:sw_reg	sample_period	1
swreg/adc_atten	xps:sw_reg	names	reg
swreg/adc_atten	xps:sw_reg	bitwidths	32
swreg/adc_atten	xps:sw_reg	arith_types	0
swreg/adc_atten	xps:sw_reg	bin_pts	0
swreg/adc_atten	xps:sw_reg	sim_port	on
swreg/adc_atten	xps:sw_reg	show_format	off
swreg/adc_en	xps:sw_reg	mode	one\_value
swreg/adc_en	xps:sw_reg	io_dir	From\_Processor
swreg/adc_en	xps:sw_reg	io_delay	0
swreg/adc_en	xps:sw_reg	sample_period	1
swreg/adc_en	xps:sw_reg	names	reg
swreg/adc_en	xps:sw_reg	bitwidths	32
swreg/adc_en	xps:sw_reg	arith_types	0
swreg/adc_en	xps:sw_reg	bin_pts	0
swreg/adc_en	xps:sw_reg	sim_port	on
swreg/adc_en	xps:sw_reg	show_format	off
swreg/arm	xps:sw_reg	mode	one\_value
swreg/arm	xps:sw_reg	io_dir	From\_Processor
swreg/arm	xps:sw_reg	io_delay	0
swreg/arm	xps:sw_reg	sample_period	1
swreg/arm	xps:sw_reg	names	reg
swreg/arm	xps:sw_reg	bitwidths	32
swreg/arm	xps:sw_reg	arith_types	0
swreg/arm	xps:sw_reg	bin_pts	0
swreg/arm	xps:sw_reg	sim_port	on
swreg/arm	xps:sw_reg	show_format	off
swreg/board_info	xps:sw_reg	mode	one\_value
swreg/board_info	xps:sw_reg	io_dir	From\_Processor
swreg/board_info	xps:sw_reg	io_delay	0
swreg/board_info	xps:sw_reg	sample_period	1
swreg/board_info	xps:sw_reg	names	reg
swreg/board_info	xps:sw_reg	bitwidths	32
swreg/board_info	xps:sw_reg	arith_types	0
swreg/board_info	xps:sw_reg	bin_pts	0
swreg/board_info	xps:sw_reg	sim_port	on
swreg/board_info	xps:sw_reg	show_format	off
swreg/cal_bram	xps:sw_reg	mode	one\_value
swreg/cal_bram	xps:sw_reg	io_dir	From\_Processor
swreg/cal_bram	xps:sw_reg	io_delay	0
swreg/cal_bram	xps:sw_reg	sample_period	1
swreg/cal_bram	xps:sw_reg	names	reg
swreg/cal_bram	xps:sw_reg	bitwidths	32
swreg/cal_bram	xps:sw_reg	arith_types	0
swreg/cal_bram	xps:sw_reg	bin_pts	0
swreg/cal_bram	xps:sw_reg	sim_port	on
swreg/cal_bram	xps:sw_reg	show_format	off
swreg/cal_x0	xps:sw_reg	mode	one\_value
swreg/cal_x0	xps:sw_reg	io_dir	From\_Processor
swreg/cal_x0	xps:sw_reg	io_delay	0
swreg/cal_x0	xps:sw_reg	sample_period	1
swreg/cal_x0	xps:sw_reg	names	reg
swreg/cal_x0	xps:sw_reg	bitwidths	32
swreg/cal_x0	xps:sw_reg	arith_types	0
swreg/cal_x0	xps:sw_reg	bin_pts	0
swreg/cal_x0	xps:sw_reg	sim_port	on
swreg/cal_x0	xps:sw_reg	show_format	off
swreg/cal_x1	xps:sw_reg	mode	one\_value
swreg/cal_x1	xps:sw_reg	io_dir	From\_Processor
swreg/cal_x1	xps:sw_reg	io_delay	0
swreg/cal_x1	xps:sw_reg	sample_period	1
swreg/cal_x1	xps:sw_reg	names	reg
swreg/cal_x1	xps:sw_reg	bitwidths	32
swreg/cal_x1	xps:sw_reg	arith_types	0
swreg/cal_x1	xps:sw_reg	bin_pts	0
swreg/cal_x1	xps:sw_reg	sim_port	on
swreg/cal_x1	xps:sw_reg	show_format	off
swreg/cal_y0	xps:sw_reg	mode	one\_value
swreg/cal_y0	xps:sw_reg	io_dir	From\_Processor
swreg/cal_y0	xps:sw_reg	io_delay	0
swreg/cal_y0	xps:sw_reg	sample_period	1
swreg/cal_y0	xps:sw_reg	names	reg
swreg/cal_y0	xps:sw_reg	bitwidths	32
swreg/cal_y0	xps:sw_reg	arith_types	0
swreg/cal_y0	xps:sw_reg	bin_pts	0
swreg/cal_y0	xps:sw_reg	sim_port	on
swreg/cal_y0	xps:sw_reg	show_format	off
swreg/cal_y1	xps:sw_reg	mode	one\_value
swreg/cal_y1	xps:sw_reg	io_dir	From\_Processor
swreg/cal_y1	xps:sw_reg	io_delay	0
swreg/cal_y1	xps:sw_reg	sample_period	1
swreg/cal_y1	xps:sw_reg	names	reg
swreg/cal_y1	xps:sw_reg	bitwidths	32
swreg/cal_y1	xps:sw_reg	arith_types	0
swreg/cal_y1	xps:sw_reg	bin_pts	0
swreg/cal_y1	xps:sw_reg	sim_port	on
swreg/cal_y1	xps:sw_reg	show_format	off
swreg/ctrl	xps:sw_reg	mode	one\_value
swreg/ctrl	xps:sw_reg	io_dir	From\_Processor
swreg/ctrl	xps:sw_reg	io_delay	0
swreg/ctrl	xps:sw_reg	sample_period	1
swreg/ctrl	xps:sw_reg	names	reg
swreg/ctrl	xps:sw_reg	bitwidths	32
swreg/ctrl	xps:sw_reg	arith_types	0
swreg/ctrl	xps:sw_reg	bin_pts	0
swreg/ctrl	xps:sw_reg	sim_port	on
swreg/ctrl	xps:sw_reg	show_format	off
swreg/ctrl_x	xps:sw_reg	mode	one\_value
swreg/ctrl_x	xps:sw_reg	io_dir	From\_Processor
swreg/ctrl_x	xps:sw_reg	io_delay	0
swreg/ctrl_x	xps:sw_reg	sample_period	1
swreg/ctrl_x	xps:sw_reg	names	reg
swreg/ctrl_x	xps:sw_reg	bitwidths	32
swreg/ctrl_x	xps:sw_reg	arith_types	0
swreg/ctrl_x	xps:sw_reg	bin_pts	0
swreg/ctrl_x	xps:sw_reg	sim_port	on
swreg/ctrl_x	xps:sw_reg	show_format	off
swreg/d0	xps:sw_reg	mode	one\_value
swreg/d0	xps:sw_reg	io_dir	From\_Processor
swreg/d0	xps:sw_reg	io_delay	0
swreg/d0	xps:sw_reg	sample_period	1
swreg/d0	xps:sw_reg	names	reg
swreg/d0	xps:sw_reg	bitwidths	32
swreg/d0	xps:sw_reg	arith_types	0
swreg/d0	xps:sw_reg	bin_pts	0
swreg/d0	xps:sw_reg	sim_port	on
swreg/d0	xps:sw_reg	show_format	off
swreg/d1	xps:sw_reg	mode	one\_value
swreg/d1	xps:sw_reg	io_dir	From\_Processor
swreg/d1	xps:sw_reg	io_delay	0
swreg/d1	xps:sw_reg	sample_period	1
swreg/d1	xps:sw_reg	names	reg
swreg/d1	xps:sw_reg	bitwidths	32
swreg/d1	xps:sw_reg	arith_types	0
swreg/d1	xps:sw_reg	bin_pts	0
swreg/d1	xps:sw_reg	sim_port	on
swreg/d1	xps:sw_reg	show_format	off
swreg/dpp_ip	xps:sw_reg	mode	one\_value
swreg/dpp_ip	xps:sw_reg	io_dir	From\_Processor
swreg/dpp_ip	xps:sw_reg	io_delay	0
swreg/dpp_ip	xps:sw_reg	sample_period	1
swreg/dpp_ip	xps:sw_reg	names	reg
swreg/dpp_ip	xps:sw_reg	bitwidths	32
swreg/dpp_ip	xps:sw_reg	arith_types	0
swreg/dpp_ip	xps:sw_reg	bin_pts	0
swreg/dpp_ip	xps:sw_reg	sim_port	on
swreg/dpp_ip	xps:sw_reg	show_format	off
swreg/dpp_port	xps:sw_reg	mode	one\_value
swreg/dpp_port	xps:sw_reg	io_dir	From\_Processor
swreg/dpp_port	xps:sw_reg	io_delay	0
swreg/dpp_port	xps:sw_reg	sample_period	1
swreg/dpp_port	xps:sw_reg	names	reg
swreg/dpp_port	xps:sw_reg	bitwidths	32
swreg/dpp_port	xps:sw_reg	arith_types	0
swreg/dpp_port	xps:sw_reg	bin_pts	0
swreg/dpp_port	xps:sw_reg	sim_port	on
swreg/dpp_port	xps:sw_reg	show_format	off
swreg/fx_udp_port	xps:sw_reg	mode	one\_value
swreg/fx_udp_port	xps:sw_reg	io_dir	From\_Processor
swreg/fx_udp_port	xps:sw_reg	io_delay	0
swreg/fx_udp_port	xps:sw_reg	sample_period	1
swreg/fx_udp_port	xps:sw_reg	names	reg
swreg/fx_udp_port	xps:sw_reg	bitwidths	32
swreg/fx_udp_port	xps:sw_reg	arith_types	0
swreg/fx_udp_port	xps:sw_reg	bin_pts	0
swreg/fx_udp_port	xps:sw_reg	sim_port	on
swreg/fx_udp_port	xps:sw_reg	show_format	off
swreg/input_sel	xps:sw_reg	mode	one\_value
swreg/input_sel	xps:sw_reg	io_dir	From\_Processor
swreg/input_sel	xps:sw_reg	io_delay	0
swreg/input_sel	xps:sw_reg	sample_period	1
swreg/input_sel	xps:sw_reg	names	reg
swreg/input_sel	xps:sw_reg	bitwidths	32
swreg/input_sel	xps:sw_reg	arith_types	0
swreg/input_sel	xps:sw_reg	bin_pts	0
swreg/input_sel	xps:sw_reg	sim_port	on
swreg/input_sel	xps:sw_reg	show_format	off
swreg/mcount_start	xps:sw_reg	mode	one\_value
swreg/mcount_start	xps:sw_reg	io_dir	From\_Processor
swreg/mcount_start	xps:sw_reg	io_delay	0
swreg/mcount_start	xps:sw_reg	sample_period	1
swreg/mcount_start	xps:sw_reg	names	reg
swreg/mcount_start	xps:sw_reg	bitwidths	32
swreg/mcount_start	xps:sw_reg	arith_types	0
swreg/mcount_start	xps:sw_reg	bin_pts	0
swreg/mcount_start	xps:sw_reg	sim_port	on
swreg/mcount_start	xps:sw_reg	show_format	off
swreg/phase_switch	xps:sw_reg	mode	one\_value
swreg/phase_switch	xps:sw_reg	io_dir	From\_Processor
swreg/phase_switch	xps:sw_reg	io_delay	0
swreg/phase_switch	xps:sw_reg	sample_period	1
swreg/phase_switch	xps:sw_reg	names	reg
swreg/phase_switch	xps:sw_reg	bitwidths	32
swreg/phase_switch	xps:sw_reg	arith_types	0
swreg/phase_switch	xps:sw_reg	bin_pts	0
swreg/phase_switch	xps:sw_reg	sim_port	on
swreg/phase_switch	xps:sw_reg	show_format	off
swreg/pkt_fft	xps:sw_reg	mode	one\_value
swreg/pkt_fft	xps:sw_reg	io_dir	From\_Processor
swreg/pkt_fft	xps:sw_reg	io_delay	0
swreg/pkt_fft	xps:sw_reg	sample_period	1
swreg/pkt_fft	xps:sw_reg	names	reg
swreg/pkt_fft	xps:sw_reg	bitwidths	32
swreg/pkt_fft	xps:sw_reg	arith_types	0
swreg/pkt_fft	xps:sw_reg	bin_pts	0
swreg/pkt_fft	xps:sw_reg	sim_port	on
swreg/pkt_fft	xps:sw_reg	show_format	off
swreg/rst	xps:sw_reg	mode	one\_value
swreg/rst	xps:sw_reg	io_dir	From\_Processor
swreg/rst	xps:sw_reg	io_delay	0
swreg/rst	xps:sw_reg	sample_period	1
swreg/rst	xps:sw_reg	names	reg
swreg/rst	xps:sw_reg	bitwidths	32
swreg/rst	xps:sw_reg	arith_types	0
swreg/rst	xps:sw_reg	bin_pts	0
swreg/rst	xps:sw_reg	sim_port	on
swreg/rst	xps:sw_reg	show_format	off
swreg/snap_select	xps:sw_reg	mode	one\_value
swreg/snap_select	xps:sw_reg	io_dir	From\_Processor
swreg/snap_select	xps:sw_reg	io_delay	0
swreg/snap_select	xps:sw_reg	sample_period	1
swreg/snap_select	xps:sw_reg	names	reg
swreg/snap_select	xps:sw_reg	bitwidths	32
swreg/snap_select	xps:sw_reg	arith_types	0
swreg/snap_select	xps:sw_reg	bin_pts	0
swreg/snap_select	xps:sw_reg	sim_port	on
swreg/snap_select	xps:sw_reg	show_format	off
swreg/x_op_select	xps:sw_reg	mode	one\_value
swreg/x_op_select	xps:sw_reg	io_dir	From\_Processor
swreg/x_op_select	xps:sw_reg	io_delay	0
swreg/x_op_select	xps:sw_reg	sample_period	1
swreg/x_op_select	xps:sw_reg	names	reg
swreg/x_op_select	xps:sw_reg	bitwidths	32
swreg/x_op_select	xps:sw_reg	arith_types	0
swreg/x_op_select	xps:sw_reg	bin_pts	0
swreg/x_op_select	xps:sw_reg	sim_port	on
swreg/x_op_select	xps:sw_reg	show_format	off
sync	xps:sw_reg	mode	one\_value
sync	xps:sw_reg	io_dir	To\_Processor
sync	xps:sw_reg	io_delay	0
sync	xps:sw_reg	sample_period	1
sync	xps:sw_reg	names	reg
sync	xps:sw_reg	bitwidths	32
sync	xps:sw_reg	arith_types	0
sync	xps:sw_reg	bin_pts	0
sync	xps:sw_reg	sim_port	on
sync	xps:sw_reg	show_format	off
tx_overflow_fx0	xps:sw_reg	mode	one\_value
tx_overflow_fx0	xps:sw_reg	io_dir	To\_Processor
tx_overflow_fx0	xps:sw_reg	io_delay	0
tx_overflow_fx0	xps:sw_reg	sample_period	1
tx_overflow_fx0	xps:sw_reg	names	reg
tx_overflow_fx0	xps:sw_reg	bitwidths	32
tx_overflow_fx0	xps:sw_reg	arith_types	0
tx_overflow_fx0	xps:sw_reg	bin_pts	0
tx_overflow_fx0	xps:sw_reg	sim_port	on
tx_overflow_fx0	xps:sw_reg	show_format	off
tx_overflow_fx1	xps:sw_reg	mode	one\_value
tx_overflow_fx1	xps:sw_reg	io_dir	To\_Processor
tx_overflow_fx1	xps:sw_reg	io_delay	0
tx_overflow_fx1	xps:sw_reg	sample_period	1
tx_overflow_fx1	xps:sw_reg	names	reg
tx_overflow_fx1	xps:sw_reg	bitwidths	32
tx_overflow_fx1	xps:sw_reg	arith_types	0
tx_overflow_fx1	xps:sw_reg	bin_pts	0
tx_overflow_fx1	xps:sw_reg	sim_port	on
tx_overflow_fx1	xps:sw_reg	show_format	off
tx_p_overflow	xps:sw_reg	mode	one\_value
tx_p_overflow	xps:sw_reg	io_dir	To\_Processor
tx_p_overflow	xps:sw_reg	io_delay	0
tx_p_overflow	xps:sw_reg	sample_period	1
tx_p_overflow	xps:sw_reg	names	reg
tx_p_overflow	xps:sw_reg	bitwidths	32
tx_p_overflow	xps:sw_reg	arith_types	0
tx_p_overflow	xps:sw_reg	bin_pts	0
tx_p_overflow	xps:sw_reg	sim_port	on
tx_p_overflow	xps:sw_reg	show_format	off
tx_packet_count_fx0	xps:sw_reg	mode	one\_value
tx_packet_count_fx0	xps:sw_reg	io_dir	To\_Processor
tx_packet_count_fx0	xps:sw_reg	io_delay	0
tx_packet_count_fx0	xps:sw_reg	sample_period	1
tx_packet_count_fx0	xps:sw_reg	names	reg
tx_packet_count_fx0	xps:sw_reg	bitwidths	32
tx_packet_count_fx0	xps:sw_reg	arith_types	0
tx_packet_count_fx0	xps:sw_reg	bin_pts	0
tx_packet_count_fx0	xps:sw_reg	sim_port	on
tx_packet_count_fx0	xps:sw_reg	show_format	off
tx_packet_count_fx1	xps:sw_reg	mode	one\_value
tx_packet_count_fx1	xps:sw_reg	io_dir	To\_Processor
tx_packet_count_fx1	xps:sw_reg	io_delay	0
tx_packet_count_fx1	xps:sw_reg	sample_period	1
tx_packet_count_fx1	xps:sw_reg	names	reg
tx_packet_count_fx1	xps:sw_reg	bitwidths	32
tx_packet_count_fx1	xps:sw_reg	arith_types	0
tx_packet_count_fx1	xps:sw_reg	bin_pts	0
tx_packet_count_fx1	xps:sw_reg	sim_port	on
tx_packet_count_fx1	xps:sw_reg	show_format	off
tx_pkt/ctrl	xps:sw_reg	mode	one\_value
tx_pkt/ctrl	xps:sw_reg	io_dir	From\_Processor
tx_pkt/ctrl	xps:sw_reg	io_delay	0
tx_pkt/ctrl	xps:sw_reg	sample_period	1
tx_pkt/ctrl	xps:sw_reg	names	reg
tx_pkt/ctrl	xps:sw_reg	bitwidths	32
tx_pkt/ctrl	xps:sw_reg	arith_types	0
tx_pkt/ctrl	xps:sw_reg	bin_pts	0
tx_pkt/ctrl	xps:sw_reg	sim_port	on
tx_pkt/ctrl	xps:sw_reg	show_format	off
tx_pkt/status	xps:sw_reg	mode	one\_value
tx_pkt/status	xps:sw_reg	io_dir	To\_Processor
tx_pkt/status	xps:sw_reg	io_delay	0
tx_pkt/status	xps:sw_reg	sample_period	1
tx_pkt/status	xps:sw_reg	names	reg
tx_pkt/status	xps:sw_reg	bitwidths	32
tx_pkt/status	xps:sw_reg	arith_types	0
tx_pkt/status	xps:sw_reg	bin_pts	0
tx_pkt/status	xps:sw_reg	sim_port	on
tx_pkt/status	xps:sw_reg	show_format	off
tx_x_overflow	xps:sw_reg	mode	one\_value
tx_x_overflow	xps:sw_reg	io_dir	To\_Processor
tx_x_overflow	xps:sw_reg	io_delay	0
tx_x_overflow	xps:sw_reg	sample_period	1
tx_x_overflow	xps:sw_reg	names	reg
tx_x_overflow	xps:sw_reg	bitwidths	32
tx_x_overflow	xps:sw_reg	arith_types	0
tx_x_overflow	xps:sw_reg	bin_pts	0
tx_x_overflow	xps:sw_reg	sim_port	on
tx_x_overflow	xps:sw_reg	show_format	off
vacc_target_mcnt	xps:sw_reg	mode	one\_value
vacc_target_mcnt	xps:sw_reg	io_dir	From\_Processor
vacc_target_mcnt	xps:sw_reg	io_delay	0
vacc_target_mcnt	xps:sw_reg	sample_period	1
vacc_target_mcnt	xps:sw_reg	names	reg
vacc_target_mcnt	xps:sw_reg	bitwidths	32
vacc_target_mcnt	xps:sw_reg	arith_types	0
vacc_target_mcnt	xps:sw_reg	bin_pts	0
vacc_target_mcnt	xps:sw_reg	sim_port	on
vacc_target_mcnt	xps:sw_reg	show_format	off
x_dv_count0	xps:sw_reg	mode	one\_value
x_dv_count0	xps:sw_reg	io_dir	To\_Processor
x_dv_count0	xps:sw_reg	io_delay	0
x_dv_count0	xps:sw_reg	sample_period	1
x_dv_count0	xps:sw_reg	names	reg
x_dv_count0	xps:sw_reg	bitwidths	32
x_dv_count0	xps:sw_reg	arith_types	0
x_dv_count0	xps:sw_reg	bin_pts	0
x_dv_count0	xps:sw_reg	sim_port	on
x_dv_count0	xps:sw_reg	show_format	off
x_dv_count1	xps:sw_reg	mode	one\_value
x_dv_count1	xps:sw_reg	io_dir	To\_Processor
x_dv_count1	xps:sw_reg	io_delay	0
x_dv_count1	xps:sw_reg	sample_period	1
x_dv_count1	xps:sw_reg	names	reg
x_dv_count1	xps:sw_reg	bitwidths	32
x_dv_count1	xps:sw_reg	arith_types	0
x_dv_count1	xps:sw_reg	bin_pts	0
x_dv_count1	xps:sw_reg	sim_port	on
x_dv_count1	xps:sw_reg	show_format	off
x_in_sync_count	xps:sw_reg	mode	one\_value
x_in_sync_count	xps:sw_reg	io_dir	To\_Processor
x_in_sync_count	xps:sw_reg	io_delay	0
x_in_sync_count	xps:sw_reg	sample_period	1
x_in_sync_count	xps:sw_reg	names	reg
x_in_sync_count	xps:sw_reg	bitwidths	32
x_in_sync_count	xps:sw_reg	arith_types	0
x_in_sync_count	xps:sw_reg	bin_pts	0
x_in_sync_count	xps:sw_reg	sim_port	on
x_in_sync_count	xps:sw_reg	show_format	off
x_out_count	xps:sw_reg	mode	one\_value
x_out_count	xps:sw_reg	io_dir	To\_Processor
x_out_count	xps:sw_reg	io_delay	0
x_out_count	xps:sw_reg	sample_period	1
x_out_count	xps:sw_reg	names	reg
x_out_count	xps:sw_reg	bitwidths	32
x_out_count	xps:sw_reg	arith_types	0
x_out_count	xps:sw_reg	bin_pts	0
x_out_count	xps:sw_reg	sim_port	on
x_out_count	xps:sw_reg	show_format	off
x_packet_count	xps:sw_reg	mode	one\_value
x_packet_count	xps:sw_reg	io_dir	To\_Processor
x_packet_count	xps:sw_reg	io_delay	0
x_packet_count	xps:sw_reg	sample_period	1
x_packet_count	xps:sw_reg	names	reg
x_packet_count	xps:sw_reg	bitwidths	32
x_packet_count	xps:sw_reg	arith_types	0
x_packet_count	xps:sw_reg	bin_pts	0
x_packet_count	xps:sw_reg	sim_port	on
x_packet_count	xps:sw_reg	show_format	off
x_packet_err0	xps:sw_reg	mode	one\_value
x_packet_err0	xps:sw_reg	io_dir	To\_Processor
x_packet_err0	xps:sw_reg	io_delay	0
x_packet_err0	xps:sw_reg	sample_period	1
x_packet_err0	xps:sw_reg	names	reg
x_packet_err0	xps:sw_reg	bitwidths	32
x_packet_err0	xps:sw_reg	arith_types	0
x_packet_err0	xps:sw_reg	bin_pts	0
x_packet_err0	xps:sw_reg	sim_port	on
x_packet_err0	xps:sw_reg	show_format	off
x_packet_err1	xps:sw_reg	mode	one\_value
x_packet_err1	xps:sw_reg	io_dir	To\_Processor
x_packet_err1	xps:sw_reg	io_delay	0
x_packet_err1	xps:sw_reg	sample_period	1
x_packet_err1	xps:sw_reg	names	reg
x_packet_err1	xps:sw_reg	bitwidths	32
x_packet_err1	xps:sw_reg	arith_types	0
x_packet_err1	xps:sw_reg	bin_pts	0
x_packet_err1	xps:sw_reg	sim_port	on
x_packet_err1	xps:sw_reg	show_format	off
Rx_Tx_FX0	xps:tengbe_v2	flavour	sfp+
Rx_Tx_FX0	xps:tengbe_v2	slot	0
Rx_Tx_FX0	xps:tengbe_v2	port_r1	0
Rx_Tx_FX0	xps:tengbe_v2	port_r2_cx4	0
Rx_Tx_FX0	xps:tengbe_v2	port_r2_sfpp	2
Rx_Tx_FX0	xps:tengbe_v2	rx_dist_ram	off
Rx_Tx_FX0	xps:tengbe_v2	large_frames	on
Rx_Tx_FX0	xps:tengbe_v2	show_param	on
Rx_Tx_FX0	xps:tengbe_v2	pre_emph_r2	0.74
Rx_Tx_FX0	xps:tengbe_v2	pre_emph	3
Rx_Tx_FX0	xps:tengbe_v2	post_emph_r2	0.18
Rx_Tx_FX0	xps:tengbe_v2	rxeqmix_r2	7
Rx_Tx_FX0	xps:tengbe_v2	swing_r2	940
Rx_Tx_FX0	xps:tengbe_v2	swing	800
Rx_Tx_FX0	xps:tengbe_v2	fab_en	on
Rx_Tx_FX0	xps:tengbe_v2	fab_mac	hex2dec('123456780000')
Rx_Tx_FX0	xps:tengbe_v2	fab_ip	192*(2^24)\_+\_168*(2^16)\_+\_5*(2^8)\_+\_20*(2^0)
Rx_Tx_FX0	xps:tengbe_v2	fab_udp	10000
Rx_Tx_FX0	xps:tengbe_v2	fab_gate	1
Rx_Tx_FX0	xps:tengbe_v2	cpu_rx_en	off
Rx_Tx_FX0	xps:tengbe_v2	cpu_tx_en	off
Rx_Tx_FX0	xps:tengbe_v2	ttl	hex2dec('FF')
Rx_Tx_FX0	xps:tengbe_v2	promisc_mode	off
Rx_Tx_FX0	xps:tengbe_v2	debug_ctr_width	16
Rx_Tx_FX0	xps:tengbe_v2	txctr	off
Rx_Tx_FX0	xps:tengbe_v2	txerrctr	off
Rx_Tx_FX0	xps:tengbe_v2	txerrctr_len	100
Rx_Tx_FX0	xps:tengbe_v2	txofctr	off
Rx_Tx_FX0	xps:tengbe_v2	txfullctr	off
Rx_Tx_FX0	xps:tengbe_v2	txvldctr	off
Rx_Tx_FX0	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
Rx_Tx_FX0	xps:tengbe_v2	rxctr	off
Rx_Tx_FX0	xps:tengbe_v2	rxerrctr	off
Rx_Tx_FX0	xps:tengbe_v2	rxerrctr_len	100
Rx_Tx_FX0	xps:tengbe_v2	rxofctr	off
Rx_Tx_FX0	xps:tengbe_v2	rxbadctr	off
Rx_Tx_FX0	xps:tengbe_v2	rxvldctr	off
Rx_Tx_FX0	xps:tengbe_v2	rxeofctr	off
Rx_Tx_FX0	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
Rx_Tx_FX1	xps:tengbe_v2	flavour	sfp+
Rx_Tx_FX1	xps:tengbe_v2	slot	0
Rx_Tx_FX1	xps:tengbe_v2	port_r1	0
Rx_Tx_FX1	xps:tengbe_v2	port_r2_cx4	2
Rx_Tx_FX1	xps:tengbe_v2	port_r2_sfpp	3
Rx_Tx_FX1	xps:tengbe_v2	rx_dist_ram	off
Rx_Tx_FX1	xps:tengbe_v2	large_frames	on
Rx_Tx_FX1	xps:tengbe_v2	show_param	on
Rx_Tx_FX1	xps:tengbe_v2	pre_emph_r2	0.74
Rx_Tx_FX1	xps:tengbe_v2	pre_emph	3
Rx_Tx_FX1	xps:tengbe_v2	post_emph_r2	0.18
Rx_Tx_FX1	xps:tengbe_v2	rxeqmix_r2	7
Rx_Tx_FX1	xps:tengbe_v2	swing_r2	940
Rx_Tx_FX1	xps:tengbe_v2	swing	800
Rx_Tx_FX1	xps:tengbe_v2	fab_en	on
Rx_Tx_FX1	xps:tengbe_v2	fab_mac	hex2dec('123456780000')
Rx_Tx_FX1	xps:tengbe_v2	fab_ip	192*(2^24)\_+\_168*(2^16)\_+\_5*(2^8)\_+\_20*(2^0)
Rx_Tx_FX1	xps:tengbe_v2	fab_udp	10000
Rx_Tx_FX1	xps:tengbe_v2	fab_gate	1
Rx_Tx_FX1	xps:tengbe_v2	cpu_rx_en	off
Rx_Tx_FX1	xps:tengbe_v2	cpu_tx_en	off
Rx_Tx_FX1	xps:tengbe_v2	ttl	hex2dec('FF')
Rx_Tx_FX1	xps:tengbe_v2	promisc_mode	off
Rx_Tx_FX1	xps:tengbe_v2	debug_ctr_width	16
Rx_Tx_FX1	xps:tengbe_v2	txctr	off
Rx_Tx_FX1	xps:tengbe_v2	txerrctr	off
Rx_Tx_FX1	xps:tengbe_v2	txerrctr_len	100
Rx_Tx_FX1	xps:tengbe_v2	txofctr	off
Rx_Tx_FX1	xps:tengbe_v2	txfullctr	off
Rx_Tx_FX1	xps:tengbe_v2	txvldctr	off
Rx_Tx_FX1	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
Rx_Tx_FX1	xps:tengbe_v2	rxctr	off
Rx_Tx_FX1	xps:tengbe_v2	rxerrctr	off
Rx_Tx_FX1	xps:tengbe_v2	rxerrctr_len	100
Rx_Tx_FX1	xps:tengbe_v2	rxofctr	off
Rx_Tx_FX1	xps:tengbe_v2	rxbadctr	off
Rx_Tx_FX1	xps:tengbe_v2	rxvldctr	off
Rx_Tx_FX1	xps:tengbe_v2	rxeofctr	off
Rx_Tx_FX1	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
Tx_P	xps:tengbe_v2	flavour	sfp+
Tx_P	xps:tengbe_v2	slot	0
Tx_P	xps:tengbe_v2	port_r1	0
Tx_P	xps:tengbe_v2	port_r2_cx4	0
Tx_P	xps:tengbe_v2	port_r2_sfpp	0
Tx_P	xps:tengbe_v2	rx_dist_ram	on
Tx_P	xps:tengbe_v2	large_frames	off
Tx_P	xps:tengbe_v2	show_param	on
Tx_P	xps:tengbe_v2	pre_emph_r2	0.74
Tx_P	xps:tengbe_v2	pre_emph	3
Tx_P	xps:tengbe_v2	post_emph_r2	0.18
Tx_P	xps:tengbe_v2	rxeqmix_r2	7
Tx_P	xps:tengbe_v2	swing_r2	940
Tx_P	xps:tengbe_v2	swing	800
Tx_P	xps:tengbe_v2	fab_en	on
Tx_P	xps:tengbe_v2	fab_mac	hex2dec('123456780000')
Tx_P	xps:tengbe_v2	fab_ip	192*(2^24)\_+\_168*(2^16)\_+\_5*(2^8)\_+\_20*(2^0)
Tx_P	xps:tengbe_v2	fab_udp	10000
Tx_P	xps:tengbe_v2	fab_gate	1
Tx_P	xps:tengbe_v2	cpu_rx_en	off
Tx_P	xps:tengbe_v2	cpu_tx_en	off
Tx_P	xps:tengbe_v2	ttl	hex2dec('FF')
Tx_P	xps:tengbe_v2	promisc_mode	off
Tx_P	xps:tengbe_v2	debug_ctr_width	16
Tx_P	xps:tengbe_v2	txctr	off
Tx_P	xps:tengbe_v2	txerrctr	off
Tx_P	xps:tengbe_v2	txerrctr_len	100
Tx_P	xps:tengbe_v2	txofctr	off
Tx_P	xps:tengbe_v2	txfullctr	off
Tx_P	xps:tengbe_v2	txvldctr	off
Tx_P	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
Tx_P	xps:tengbe_v2	rxctr	off
Tx_P	xps:tengbe_v2	rxerrctr	off
Tx_P	xps:tengbe_v2	rxerrctr_len	100
Tx_P	xps:tengbe_v2	rxofctr	off
Tx_P	xps:tengbe_v2	rxbadctr	off
Tx_P	xps:tengbe_v2	rxvldctr	off
Tx_P	xps:tengbe_v2	rxeofctr	off
Tx_P	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
Tx_X	xps:tengbe_v2	flavour	sfp+
Tx_X	xps:tengbe_v2	slot	0
Tx_X	xps:tengbe_v2	port_r1	0
Tx_X	xps:tengbe_v2	port_r2_cx4	2
Tx_X	xps:tengbe_v2	port_r2_sfpp	1
Tx_X	xps:tengbe_v2	rx_dist_ram	on
Tx_X	xps:tengbe_v2	large_frames	off
Tx_X	xps:tengbe_v2	show_param	on
Tx_X	xps:tengbe_v2	pre_emph_r2	0.74
Tx_X	xps:tengbe_v2	pre_emph	3
Tx_X	xps:tengbe_v2	post_emph_r2	0.18
Tx_X	xps:tengbe_v2	rxeqmix_r2	7
Tx_X	xps:tengbe_v2	swing_r2	940
Tx_X	xps:tengbe_v2	swing	800
Tx_X	xps:tengbe_v2	fab_en	on
Tx_X	xps:tengbe_v2	fab_mac	hex2dec('123456780000')
Tx_X	xps:tengbe_v2	fab_ip	192*(2^24)\_+\_168*(2^16)\_+\_5*(2^8)\_+\_20*(2^0)
Tx_X	xps:tengbe_v2	fab_udp	10000
Tx_X	xps:tengbe_v2	fab_gate	1
Tx_X	xps:tengbe_v2	cpu_rx_en	off
Tx_X	xps:tengbe_v2	cpu_tx_en	off
Tx_X	xps:tengbe_v2	ttl	hex2dec('FF')
Tx_X	xps:tengbe_v2	promisc_mode	off
Tx_X	xps:tengbe_v2	debug_ctr_width	16
Tx_X	xps:tengbe_v2	txctr	off
Tx_X	xps:tengbe_v2	txerrctr	off
Tx_X	xps:tengbe_v2	txerrctr_len	100
Tx_X	xps:tengbe_v2	txofctr	off
Tx_X	xps:tengbe_v2	txfullctr	off
Tx_X	xps:tengbe_v2	txvldctr	off
Tx_X	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
Tx_X	xps:tengbe_v2	rxctr	off
Tx_X	xps:tengbe_v2	rxerrctr	off
Tx_X	xps:tengbe_v2	rxerrctr_len	100
Tx_X	xps:tengbe_v2	rxofctr	off
Tx_X	xps:tengbe_v2	rxbadctr	off
Tx_X	xps:tengbe_v2	rxvldctr	off
Tx_X	xps:tengbe_v2	rxeofctr	off
Tx_X	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
XSG core config	xps:xsg	hw_sys	ROACH2:sx475t
XSG core config	xps:xsg	clk_src	adc1_clk
XSG core config	xps:xsg	roach_clk_src	dac1_clk
XSG core config	xps:xsg	roach2_clk_src	adc1_clk
XSG core config	xps:xsg	mkdig_clk_src	sys_clk
XSG core config	xps:xsg	clk_rate	300
XSG core config	xps:xsg	sample_period	1
XSG core config	xps:xsg	synthesis_tool	XST
adc/data_adc	casper:snapshot	storage	bram
adc/data_adc	casper:snapshot	dram_dimm	1
adc/data_adc	casper:snapshot	dram_clock	200
adc/data_adc	casper:snapshot	nsamples	11
adc/data_adc	casper:snapshot	data_width	32
adc/data_adc	casper:snapshot	offset	off
adc/data_adc	casper:snapshot	circap	off
adc/data_adc	casper:snapshot	value	off
adc/data_adc	casper:snapshot	use_dsp48	on
adc/oflow_adc	casper:snapshot	storage	bram
adc/oflow_adc	casper:snapshot	dram_dimm	1
adc/oflow_adc	casper:snapshot	dram_clock	200
adc/oflow_adc	casper:snapshot	nsamples	11
adc/oflow_adc	casper:snapshot	data_width	16
adc/oflow_adc	casper:snapshot	offset	off
adc/oflow_adc	casper:snapshot	circap	off
adc/oflow_adc	casper:snapshot	value	off
adc/oflow_adc	casper:snapshot	use_dsp48	on
pol_snap	casper:snapshot	storage	bram
pol_snap	casper:snapshot	dram_dimm	1
pol_snap	casper:snapshot	dram_clock	200
pol_snap	casper:snapshot	nsamples	11
pol_snap	casper:snapshot	data_width	64
pol_snap	casper:snapshot	offset	off
pol_snap	casper:snapshot	circap	off
pol_snap	casper:snapshot	value	off
pol_snap	casper:snapshot	use_dsp48	on
rx_hdr	casper:snapshot	storage	bram
rx_hdr	casper:snapshot	dram_dimm	1
rx_hdr	casper:snapshot	dram_clock	200
rx_hdr	casper:snapshot	nsamples	10
rx_hdr	casper:snapshot	data_width	64
rx_hdr	casper:snapshot	offset	off
rx_hdr	casper:snapshot	circap	off
rx_hdr	casper:snapshot	value	off
rx_hdr	casper:snapshot	use_dsp48	on
tx_pkt	casper:snapshot	storage	bram
tx_pkt	casper:snapshot	dram_dimm	1
tx_pkt	casper:snapshot	dram_clock	200
tx_pkt	casper:snapshot	nsamples	10
tx_pkt	casper:snapshot	data_width	64
tx_pkt	casper:snapshot	offset	off
tx_pkt	casper:snapshot	circap	off
tx_pkt	casper:snapshot	value	off
tx_pkt	casper:snapshot	use_dsp48	on
77777	77777	tags	casper:snapshot,xps:bram,xps:katadc,xps:qdr,xps:sw_reg,xps:tengbe_v2,xps:xsg
77777	77777	system	eovsa_corr_300mhz
77777	77777	builddate	26-Nov-2016\_17:05:59
