// Seed: 4139064567
module module_0 (
    output wor   id_0,
    output wor   id_1,
    input  tri   id_2,
    output wire  id_3,
    output tri   id_4,
    input  tri   id_5,
    input  wand  id_6,
    input  wire  id_7,
    output uwire id_8,
    output uwire id_9,
    input  tri0  id_10,
    output wor   id_11
);
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2
    , id_5,
    output wire id_3
    , id_6
);
  module_0(
      id_2, id_2, id_0, id_1, id_2, id_0, id_0, id_0, id_2, id_1, id_0, id_1
  ); id_7(
      .id_0(id_6),
      .id_1(~id_6 == 1),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_3 == 1'b0),
      .id_5(id_0),
      .sum(id_0),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(id_1),
      .id_10(id_6),
      .id_11(~'b0),
      .id_12(id_0),
      .id_13(id_6 ^ 1)
  );
endmodule
