#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct  3 18:06:31 2020
# Process ID: 15616
# Current directory: D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/top.vds
# Journal file: D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top top -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/new/top.vhd:20]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_wrapper' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/imports/hdl/dfx_controller_setup_wrapper.vhd:24]
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-113] binding component instance 'ICAPE2_inst' to cell 'ICAPE2' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/imports/hdl/dfx_controller_setup_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'dfx_controller_setup' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:362' bound to instance 'dfx_controller_setup_i' of component 'dfx_controller_setup' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/imports/hdl/dfx_controller_setup_wrapper.vhd:62]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:380]
INFO: [Synth 8-3491] module 'dfx_controller_setup_axi_bram_ctrl_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'dfx_controller_setup_axi_bram_ctrl_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:619]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_axi_bram_ctrl_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_axi_interconnect_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:248]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_F7J61P' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:55]
INFO: [Synth 8-3491] module 'dfx_controller_setup_s00_data_fifo_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_s00_data_fifo_0_stub.vhdl:5' bound to instance 's00_data_fifo' of component 'dfx_controller_setup_s00_data_fifo_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:165]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_s00_data_fifo_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_s00_data_fifo_0_stub.vhdl:47]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_F7J61P' (1#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'dfx_controller_setup_axi_interconnect_0_0' (2#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:248]
INFO: [Synth 8-3491] module 'dfx_controller_setup_blk_mem_gen_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'dfx_controller_setup_blk_mem_gen_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:699]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_blk_mem_gen_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_blk_mem_gen_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'dfx_controller_setup_dfx_controller_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_dfx_controller_0_0_stub.vhdl:5' bound to instance 'dfx_controller_0' of component 'dfx_controller_setup_dfx_controller_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:711]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_dfx_controller_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_dfx_controller_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'dfx_controller_setup_ila_0_1' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_ila_0_1_stub.vhdl:5' bound to instance 'ila_1' of component 'dfx_controller_setup_ila_0_1' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:744]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_ila_0_1' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_ila_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dfx_controller_setup_ila_1_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_ila_1_0_stub.vhdl:5' bound to instance 'ila_2' of component 'dfx_controller_setup_ila_1_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:750]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_ila_1_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_ila_1_0_stub.vhdl:56]
INFO: [Synth 8-3491] module 'dfx_controller_setup_rst_sys_clock_50M_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_rst_sys_clock_50M_0_stub.vhdl:5' bound to instance 'rst_sys_clock_50M' of component 'dfx_controller_setup_rst_sys_clock_50M_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:798]
INFO: [Synth 8-638] synthesizing module 'dfx_controller_setup_rst_sys_clock_50M_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/dfx_controller_setup_rst_sys_clock_50M_0_stub.vhdl:21]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_0'. This will prevent further optimization [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:662]
INFO: [Synth 8-256] done synthesizing module 'dfx_controller_setup' (3#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/synth/dfx_controller_setup.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'dfx_controller_setup_wrapper' (4#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/imports/hdl/dfx_controller_setup_wrapper.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/new/clock_generator.vhd:14]
	Parameter to_divide bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (5#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/new/clock_generator.vhd:14]
INFO: [Synth 8-3491] module 'light_count_mod' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/light_count_mod_stub.vhdl:5' bound to instance 'light_count' of component 'light_count_mod' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'light_count_mod' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/.Xil/Vivado-15616-KomaroKomp/realtime/light_count_mod_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/new/top.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.223 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1023.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/light_count_mod_synth_1/light_count_mod/light_count_mod_in_context.xdc] for cell 'light_count'
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/light_count_mod_synth_1/light_count_mod/light_count_mod_in_context.xdc] for cell 'light_count'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_dfx_controller_0_0/dfx_controller_setup_dfx_controller_0_0/dfx_controller_setup_dfx_controller_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/dfx_controller_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_dfx_controller_0_0/dfx_controller_setup_dfx_controller_0_0/dfx_controller_setup_dfx_controller_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/dfx_controller_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_blk_mem_gen_0_0/dfx_controller_setup_blk_mem_gen_0_0/dfx_controller_setup_blk_mem_gen_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_blk_mem_gen_0_0/dfx_controller_setup_blk_mem_gen_0_0/dfx_controller_setup_blk_mem_gen_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/blk_mem_gen_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_axi_bram_ctrl_0_0/dfx_controller_setup_axi_bram_ctrl_0_0/dfx_controller_setup_axi_bram_ctrl_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/axi_bram_ctrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_axi_bram_ctrl_0_0/dfx_controller_setup_axi_bram_ctrl_0_0/dfx_controller_setup_axi_bram_ctrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_axi_bram_ctrl_0_0/dfx_controller_setup_axi_bram_ctrl_0_0/dfx_controller_setup_axi_bram_ctrl_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/axi_bram_ctrl_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_rst_sys_clock_50M_0/dfx_controller_setup_rst_sys_clock_50M_0/dfx_controller_setup_rst_sys_clock_50M_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/rst_sys_clock_50M'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_rst_sys_clock_50M_0/dfx_controller_setup_rst_sys_clock_50M_0/dfx_controller_setup_rst_sys_clock_50M_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/rst_sys_clock_50M'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_ila_0_1/dfx_controller_setup_ila_0_1/dfx_controller_setup_ila_0_1_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/ila_1'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_ila_0_1/dfx_controller_setup_ila_0_1/dfx_controller_setup_ila_0_1_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/ila_1'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_ila_1_0/dfx_controller_setup_ila_1_0/dfx_controller_setup_ila_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/ila_2'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_ila_1_0/dfx_controller_setup_ila_1_0/dfx_controller_setup_ila_0_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/ila_2'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_s00_data_fifo_0/dfx_controller_setup_s00_data_fifo_0/dfx_controller_setup_s00_data_fifo_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/sources_1/bd/dfx_controller_setup/ip/dfx_controller_setup_s00_data_fifo_0/dfx_controller_setup_s00_data_fifo_0/dfx_controller_setup_s00_data_fifo_0_in_context.xdc] for cell 'dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1082.594 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dfx/dfx_controller_setup_i/axi_bram_ctrl_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dfx/dfx_controller_setup_i/dfx_controller_0' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dfx/dfx_controller_setup_i/ila_1' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dfx/dfx_controller_setup_i/ila_2' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dfx/dfx_controller_setup_i/rst_sys_clock_50M' at clock pin 'slowest_sync_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1086.563 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1086.563 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for light_count. (constraint file  D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for light_count. (constraint file  D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/dfx_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/rst_sys_clock_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/ila_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1086.563 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1086.563 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.563 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1086.563 ; gain = 63.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1105.305 ; gain = 82.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1105.816 ; gain = 82.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |light_count_mod                          |         1|
|2     |dfx_controller_setup_s00_data_fifo_0     |         1|
|3     |dfx_controller_setup_axi_bram_ctrl_0_0   |         1|
|4     |dfx_controller_setup_blk_mem_gen_0_0     |         1|
|5     |dfx_controller_setup_dfx_controller_0_0  |         1|
|6     |dfx_controller_setup_ila_0_1             |         1|
|7     |dfx_controller_setup_ila_1_0             |         1|
|8     |dfx_controller_setup_rst_sys_clock_50M_0 |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |dfx_controller_setup_axi_bram_ctrl_0_0_bbox   |     1|
|2     |dfx_controller_setup_blk_mem_gen_0_0_bbox     |     1|
|3     |dfx_controller_setup_dfx_controller_0_0_bbox  |     1|
|4     |dfx_controller_setup_ila_0_1_bbox             |     1|
|5     |dfx_controller_setup_ila_1_0_bbox             |     1|
|6     |dfx_controller_setup_rst_sys_clock_50M_0_bbox |     1|
|7     |dfx_controller_setup_s00_data_fifo_0_bbox     |     1|
|8     |light_count_mod_bbox                          |     1|
|9     |BUFG                                          |     1|
|10    |CARRY4                                        |     8|
|11    |ICAPE2                                        |     1|
|12    |LUT1                                          |   123|
|13    |LUT4                                          |     7|
|14    |LUT5                                          |     3|
|15    |LUT6                                          |     2|
|16    |FDRE                                          |    34|
|17    |IBUF                                          |     3|
|18    |OBUFT                                         |     4|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.602 ; gain = 26.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1112.602 ; gain = 89.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1112.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1128.043 ; gain = 104.820
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/CustomFloorplanTest.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 18:07:21 2020...
