/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  wire [12:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire [58:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_2z[1];
  assign celloutsig_0_12z = celloutsig_0_2z[4] ? in_data[83] : celloutsig_0_2z[2];
  assign celloutsig_0_16z = _00_ ? celloutsig_0_0z : celloutsig_0_15z;
  assign celloutsig_0_18z = celloutsig_0_12z ? celloutsig_0_2z[1] : celloutsig_0_14z;
  assign celloutsig_0_28z = celloutsig_0_17z ? celloutsig_0_19z : celloutsig_0_14z;
  assign celloutsig_0_37z = ~((celloutsig_0_18z | celloutsig_0_5z) & (celloutsig_0_18z | celloutsig_0_34z));
  assign celloutsig_1_12z = ~((celloutsig_1_10z | _01_) & (celloutsig_1_5z | celloutsig_1_4z));
  assign celloutsig_0_24z = ~((celloutsig_0_12z | celloutsig_0_19z) & (celloutsig_0_13z | celloutsig_0_21z));
  assign celloutsig_0_29z = ~((celloutsig_0_26z[2] | in_data[42]) & (celloutsig_0_6z[1] | celloutsig_0_15z));
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_10z[35:34], celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_22z };
  reg [12:0] _16_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 13'h0000;
    else _16_ <= { in_data[103:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _04_[12], _02_, _04_[10], _01_, _04_[8:0] } = _16_;
  reg [7:0] _17_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 8'h00;
    else _17_ <= { in_data[33:27], celloutsig_0_8z };
  assign { _05_[7], _00_, _05_[5:0] } = _17_;
  assign celloutsig_0_43z = { celloutsig_0_10z[55:54], celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_28z } / { 1'h1, celloutsig_0_10z[30:26], celloutsig_0_23z };
  assign celloutsig_0_6z = { celloutsig_0_2z[6:2], celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[5], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_10z = in_data[63:5] / { 1'h1, in_data[69:17], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[58:52] / { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_0z } / { 1'h1, celloutsig_0_6z[4:2] };
  assign celloutsig_0_4z = in_data[15] & celloutsig_0_3z;
  assign celloutsig_0_44z = celloutsig_0_38z & celloutsig_0_3z;
  assign celloutsig_1_5z = in_data[154] & celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_12z & celloutsig_1_11z;
  assign celloutsig_1_17z = celloutsig_1_7z & celloutsig_1_13z;
  assign celloutsig_0_7z = celloutsig_0_3z & celloutsig_0_0z;
  assign celloutsig_0_0z = ~^ in_data[37:18];
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_38z = ~^ { celloutsig_0_37z, _03_, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_1_0z = ~^ in_data[147:141];
  assign celloutsig_1_2z = ~^ { _04_[6:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, _04_[12], _02_, _04_[10], _01_, _04_[8:0], celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ { in_data[188:185], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_4z = ~^ { _04_[10], _01_, _04_[8:6], celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ { _04_[7:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = ~^ { _02_, _04_[10], _01_, _04_[8:3], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_18z = ~^ { in_data[180:162], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_19z = ~^ { _02_, _04_[10], _01_, _04_[8], celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_11z = ~^ celloutsig_0_6z[5:2];
  assign celloutsig_0_14z = ~^ celloutsig_0_10z[47:29];
  assign celloutsig_0_15z = ~^ { _05_[7], _00_, celloutsig_0_12z };
  assign celloutsig_0_17z = ~^ { _00_, _05_[5:0] };
  assign celloutsig_0_19z = ~^ { _00_, _05_[5:4], celloutsig_0_4z };
  assign celloutsig_0_20z = ~^ celloutsig_0_10z[41:39];
  assign celloutsig_0_21z = ~^ in_data[36:34];
  assign celloutsig_0_22z = ~^ { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_2z[1:0], celloutsig_0_14z };
  assign celloutsig_0_33z = ~((celloutsig_0_15z & celloutsig_0_6z[1]) | (celloutsig_0_29z & celloutsig_0_14z));
  assign celloutsig_0_34z = ~((celloutsig_0_7z & in_data[86]) | (celloutsig_0_13z & celloutsig_0_16z));
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_3z) | (_04_[5] & celloutsig_1_6z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z[6] & in_data[41]) | (celloutsig_0_0z & celloutsig_0_6z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_3z & celloutsig_0_12z) | (celloutsig_0_4z & _00_));
  assign celloutsig_0_25z = ~((celloutsig_0_20z & celloutsig_0_14z) | (celloutsig_0_6z[3] & celloutsig_0_4z));
  assign celloutsig_0_30z = ~((celloutsig_0_26z[0] & celloutsig_0_10z[36]) | (celloutsig_0_17z & celloutsig_0_21z));
  assign { _04_[11], _04_[9] } = { _02_, _01_ };
  assign _05_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
