<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a88687bee57b98c90d1884fc3cb7035d1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a87e78f5c3b671b055897e16d4a743ba9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae11f6d6ae61893a72e28665829801ae1">Reserved1</a>:3</td></tr>
<tr class="separator:a87e78f5c3b671b055897e16d4a743ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3607e0530119cbad4e641387a9d5ae0e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a65ae088cf7ead7dba77c1199ec4225d8">AutomaticThermalControlCircuit</a>:1</td></tr>
<tr class="separator:a3607e0530119cbad4e641387a9d5ae0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eea06e1f67896ff619df6a3704ffa28"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#abb27603cfbc152d04e96ec74d39c1074">Reserved2</a>:3</td></tr>
<tr class="separator:a7eea06e1f67896ff619df6a3704ffa28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebeb70cfe9fb78332d0c7ebe2f9ee18"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a0ec941237f1130a8c057aba9d18092bc">PerformanceMonitoring</a>:1</td></tr>
<tr class="separator:a4ebeb70cfe9fb78332d0c7ebe2f9ee18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e569a9a87aff705add5e09c1d87f989"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab186ec0d4f1cfe98ac4209ec342ec86e">Reserved3</a>:2</td></tr>
<tr class="separator:a7e569a9a87aff705add5e09c1d87f989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa132751a4941a9e14d47d98a1fc4f52c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a1a83e2def5585b701dba14aaca2ade19">FERR</a>:1</td></tr>
<tr class="separator:aa132751a4941a9e14d47d98a1fc4f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3d80a52b198c266e38e1d25259339b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a8e8a3e2e42b5dc3e1558ab79cc27bf51">BTS</a>:1</td></tr>
<tr class="separator:a1c3d80a52b198c266e38e1d25259339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5220788e77049ed0d341de528679f1a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a96808d159a1ca0070943a9b289a09a4d">PEBS</a>:1</td></tr>
<tr class="separator:aa5220788e77049ed0d341de528679f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90a86c4950af04320614ae4dbe8a908"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ad790755dc9e109f4d8c4e7a43b2a7269">Reserved5</a>:3</td></tr>
<tr class="separator:af90a86c4950af04320614ae4dbe8a908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47ad4dd6f1bd82586404081d7833476"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aaad44bc8d2254f576491e401c945fccf">EIST</a>:1</td></tr>
<tr class="separator:ac47ad4dd6f1bd82586404081d7833476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811acceb813c052509135ca05adc5433"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a4afcb78aa7ece1757f0d5b447a42dc32">Reserved6</a>:6</td></tr>
<tr class="separator:a811acceb813c052509135ca05adc5433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536e608d7b0085ca21584807bfcb86b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a1a914b7282380e1c3568df5566f428b5">xTPR_Message_Disable</a>:1</td></tr>
<tr class="separator:a536e608d7b0085ca21584807bfcb86b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3994a60a79edf0c8f45251494e4927d2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ac9386146dca3219dd6c2a1666b6cfd16">Reserved7</a>:8</td></tr>
<tr class="separator:a3994a60a79edf0c8f45251494e4927d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f76abf47efa19fe129761893318d34"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a0444bf83d1f3fa4b9e05ea5be689c658">Reserved8</a>:32</td></tr>
<tr class="separator:a80f76abf47efa19fe129761893318d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88687bee57b98c90d1884fc3cb7035d1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a88687bee57b98c90d1884fc3cb7035d1">Bits</a></td></tr>
<tr class="separator:a88687bee57b98c90d1884fc3cb7035d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524734ef1965bd8a2a9d19cdac896b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a524734ef1965bd8a2a9d19cdac896b86">Uint32</a></td></tr>
<tr class="separator:a524734ef1965bd8a2a9d19cdac896b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2654f5c0f37c7d6fc921d90f633ce0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae2654f5c0f37c7d6fc921d90f633ce0c">Uint64</a></td></tr>
<tr class="separator:ae2654f5c0f37c7d6fc921d90f633ce0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_pentium_m_msr_8h.html#afd5de698f502984241c48497b607e494">MSR_PENTIUM_M_IA32_MISC_ENABLE</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a65ae088cf7ead7dba77c1199ec4225d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::AutomaticThermalControlCircuit</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] Automatic Thermal Control Circuit Enable (R/W) 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows processor clocks to be automatically modulated based on the processor's thermal sensor operation. 0 = Disabled (default). The automatic thermal control circuit enable bit determines if the thermal control circuit (TCC) will be activated when the processor's internal thermal sensor determines the processor is about to exceed its maximum operating temperature. When the TCC is activated and TM1 is enabled, the processors clocks will be forced to a 50% duty cycle. BIOS must enable this feature. The bit should not be confused with the on-demand thermal control circuit enable bit. </p>

</div>
</div>
<a class="anchor" id="a88687bee57b98c90d1884fc3cb7035d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="a8e8a3e2e42b5dc3e1558ab79cc27bf51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::BTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] Branch Trace Storage Unavailable (RO) 1 = Processor doesn't support branch trace storage (BTS) 0 = BTS is supported </p>

</div>
</div>
<a class="anchor" id="aaad44bc8d2254f576491e401c945fccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::EIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] Enhanced Intel SpeedStep Technology Enable (R/W) 1 = Enhanced Intel SpeedStep Technology enabled. On the Pentium M processor, this bit may be configured to be read-only. </p>

</div>
</div>
<a class="anchor" id="a1a83e2def5585b701dba14aaca2ade19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::FERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 10] FERR# Multiplexing Enable (R/W) 1 = FERR# asserted by the processor to indicate a pending break event within the processor 0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage. <b>Branch Trace Storage Unavailable (RO)</b> 1 = Processor doesn't support branch trace storage (BTS) 0 = BTS is supported </p>

</div>
</div>
<a class="anchor" id="a96808d159a1ca0070943a9b289a09a4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::PEBS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] Processor Event Based Sampling Unavailable (RO) 1 = Processor does not support processor event based sampling (PEBS); 0 = PEBS is supported. The Pentium M processor does not support PEBS. </p>

</div>
</div>
<a class="anchor" id="a0ec941237f1130a8c057aba9d18092bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::PerformanceMonitoring</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] Performance Monitoring Available (R) 1 = Performance monitoring enabled 0 = Performance monitoring disabled. </p>

</div>
</div>
<a class="anchor" id="ae11f6d6ae61893a72e28665829801ae1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb27603cfbc152d04e96ec74d39c1074"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab186ec0d4f1cfe98ac4209ec342ec86e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad790755dc9e109f4d8c4e7a43b2a7269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4afcb78aa7ece1757f0d5b447a42dc32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9386146dca3219dd6c2a1666b6cfd16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0444bf83d1f3fa4b9e05ea5be689c658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a524734ef1965bd8a2a9d19cdac896b86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="ae2654f5c0f37c7d6fc921d90f633ce0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a1a914b7282380e1c3568df5566f428b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER::xTPR_Message_Disable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] xTPR Message Disable (R/W) When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority. The default is processor specific. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:55 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
