vendor_name = ModelSim
source_file = 1, H:/CEG2136/LAB2DemoBCD/clock1Hz.vhd
source_file = 1, H:/CEG2136/LAB2DemoBCD/BCD.bdf
source_file = 1, H:/CEG2136/LAB2DemoBCD/WFBCD.vwf
source_file = 1, H:/CEG2136/LAB2DemoBCD/db/lab2Demo.cbx.xml
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = BCD
instance = comp, \BQ3~output , BQ3~output, BCD, 1
instance = comp, \BQ2~output , BQ2~output, BCD, 1
instance = comp, \BQ1~output , BQ1~output, BCD, 1
instance = comp, \BQ0~output , BQ0~output, BCD, 1
instance = comp, \CLK~input , CLK~input, BCD, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, BCD, 1
instance = comp, \0~0 , 0~0, BCD, 1
instance = comp, \RESETBCD~input , RESETBCD~input, BCD, 1
instance = comp, \RESETBCD~inputclkctrl , RESETBCD~inputclkctrl, BCD, 1
instance = comp, \0 , 0, BCD, 1
instance = comp, \1~0 , 1~0, BCD, 1
instance = comp, \1 , 1, BCD, 1
instance = comp, \2~0 , 2~0, BCD, 1
instance = comp, \2 , 2, BCD, 1
instance = comp, \3~0 , 3~0, BCD, 1
instance = comp, \3 , 3, BCD, 1
