@ARTICLE{IA-edge,
  author={Munir, Arslan and Blasch, Erik and Kwon, Jisu and Kong, Joonho and Aved, Alexander},
  journal={IEEE Aerospace and Electronic Systems Magazine}, 
  title={Artificial Intelligence and Data Fusion at the Edge}, 
  year={2021},
  volume={36},
  number={7},
  pages={62-78},
  keywords={Deep learning;Data integration;Distributed databases;Training data;Computer architecture;Data models},
  doi={10.1109/MAES.2020.3043072}}

@ARTICLE{Efficient-Inference,
  author={Shuvo, Md. Maruf Hossain and Islam, Syed Kamrul and Cheng, Jianlin and Morshed, Bashir I.},
  journal={Proceedings of the IEEE},
  title={{Efficient Acceleration of Deep Learning Inference on Resource-Constrained Edge Devices: A Review}},
  year={2023},
  volume={111},
  number={1},
  pages={42-91},
  keywords={Edge computing;Image edge detection;Real-time systems;Cloud computing;Artificial intelligence;Optimization;Computer architecture;Neural networks;Deep learning;Algorithm–hardware codesign;artificial intelligence (AI);artificial intelligence on edge (edge-AI);deep learning (DL);model compression;neural accelerator},
  doi={10.1109/JPROC.2022.3226481}}

@misc{openrisc,
  author = {Lampret, Damjan and {the OpenRISC Community}},
  title = {{OpenRISC}},
  year = {2000},
  publisher = {GitHub},
  journal = {GitHub organization},
  howpublished = {\href{https://github.com/openrisc}{gh:openrisc}}
}

@misc{opencores,
  author = {{OpenCores Community}},
  title = {{OpenCores}},
  year = {1999},
  publisher = {OpenCores Community},
  journal = {Web page},
  howpublished = {\href{https://opencores.org/}{opencores.org}}
}

@misc{opensparc,
  author = {{Sun Microsystems, Inc.}},
  title = {{OpenSPARC}},
  year = {2005},
  publisher = {Sun Microsystems, Inc.},
  journal = {Web page},
  howpublished = {\href{https://www.oracle.com/servers/technologies/opensparc-overview.html}{oracle.com/servers/technologies/opensparc-overview}}
}

@misc{leon,
  author = {{European Space Research and Technology Centre}},
  title = {{LEON}},
  year = {1997},
  publisher = {ESA},
  journal = {Web page},
  howpublished = {\href{https://www.esa.int/Enabling_Support/Space_Engineering_Technology/LEON_the_space_chip_that_Europe_built}{esa.int/Enabling\_Support    /Space\_Engineering\_Technology/LEON\_the\_space\_chip\_that\_Europe\_built}}
}

@misc{superh,
  author = {{Hitachi/Renesas}},
  title = {{SuperH}},
  year = {1992},
  publisher = {Hitachi},
  journal = {Web page},
  howpublished = {\href{https://www.renesas.com/us/en/products/microcontrollers-microprocessors/other-mcus-mpus/superh-risc-engine-family-mcus}{renesas.com/us/en/products/microcontrollers-micro      processors/other-mcus-mpus/superh-risc-engine-family-mcus}}
}

@misc{new-comp,
  author = {{Hitachi/Mitsubishi}},
  title = {{Hitachi and Mitsubishi Electric to Establish Renesas Technology Corp., a New Company for Semiconductor Operations}},
  year = {2002},
  publisher = {Hitachi},
  journal = {Web page},
  howpublished = {\href{https://www.hitachi.us/press/archive/10032002}{hitachi.us/press/archive    /10032002}}
}

@misc{j-core,
  author = {{Jeff Dionne}},
  title = {{J-Core Open Processor}},
  year = {2015},
  publisher = {J-Core},
  journal = {Web page},
  howpublished = {\href{https://www.j-core.org/}{j-core.org}}
}

@misc{power,
  author = {{OpenPOWER Foundation}},
  title = {{Power ISA}},
  year = {2024},
  publisher = {OpenPOWER Foundation},
  journal = {Web page},
  howpublished = {\href{https://openpowerfoundation.org/specifications/isa/}{openpowerfoundation.org/specifications/isa/}}
}

@misc{open-power,
  author = {{OpenPOWER Foundation}},
  title = {{OpenPOWER}},
  year = {2006},
  publisher = {OpenPOWER Foundation},
  journal = {Web page},
  howpublished = {\href{https://openpower.foundation/}{openpower.foundation}}
}

@misc{gh:microwatt,
  author = {Blanchard, Anton and {Contributors}},
  title = {{Microwatt - A tiny Open POWER ISA softcore}},
  year = {2019},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/antonblanchard/microwatt}{gh:antonblanchard/microwatt}},
  commit = {8be7c53ea07f08153c4537b343c9a3eb70e8da71}
}

@misc{gh:chiselwatt,
  author = {Blanchard, Anton and {Contributors}},
  title = {{Chiselwatt - A tiny POWER Open ISA soft processor}},
  year = {2019},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/antonblanchard/chiselwatt}{gh:antonblanchard/chiselwatt}},
  commit = {61a07a99046f8ffe56f33918c8f9685ab7a75fb5}
}

@misc{libre-soc,
  author = {Leighton, Luke and {Contributors}},
  title = {{Libre-SOC}},
  year = {2019},
  publisher = {Libre-SOC Team},
  journal = {Web page},
  howpublished = {\href{https://libre-soc.org/}{libre-soc.org/}},
}

@INPROCEEDINGS{waterman13,
  author={Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Cook, Henry and Patterson, David and Asanovic, Krste},
  booktitle={2013 IEEE Hot Chips 25 Symposium (HCS)},
  title={{The RISC-V instruction set}},
  year={2013},
  volume={},
  number={},
  pages={1-1},
  keywords={Microarchitecture;Instruction sets;Pipelines},
  doi={10.1109/HOTCHIPS.2013.7478332}
}

@misc{manual-riscv,
  author = {Waterman, Andrew and Lee, Yunsup and Patterson, David and Asanovic, Krste},
  title = {{The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA}},
  year = {2011},
  publisher = {Berkeley},
  journal = {Online manual},
  howpublished = {\href{https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf}{eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf}}
}

@misc{paper-riscv,
  author = {Asanovic, Krste and Patterson, David},
  title = {{Instruction Sets Should Be Free: The Case For RISC-V}},
  year = {2014},
  publisher = {Berkeley},
  journal = {Online paper},
  howpublished = {\href{https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.pdf}{eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.pdf}}
}

@inproceedings{bachrach:2012:chisel,
  author={J. {Bachrach} and H. {Vo} and B. {Richards} and Y. {Lee} and A. {Waterman} and R {Avižienis} and J. {Wawrzynek} and K. {Asanović}},
  booktitle={DAC Design Automation Conference 2012},
  title={Chisel: Constructing hardware in a Scala embedded language},
  year={2012},
  volume={},
  number={},
  pages={1212-1221},
  keywords={application specific integrated circuits;C++ language;field programmable gate arrays;hardware description languages;Chisel;Scala embedded language;hardware construction language;hardware design abstraction;functional programming;type inference;high-speed C++-based cycle-accurate software simulator;low-level Verilog;FPGA;standard ASIC flow;Hardware;Hardware design languages;Generators;Registers;Wires;Vectors;Finite impulse response filter;CAD},
  doi={10.1145/2228360.2228584},
  ISSN={0738-100X},
  month={June},}

@misc{marchid,
  author = {{RISC-V Community}},
  title = {{Open-Source RISC-V Architecture IDs}},
  year = {2024},
  publisher = {GitHub},
  journal = {GitHub document},
  howpublished = {\href{https://github.com/riscv/riscv-isa-manual/blob/main/marchid.md}{gh:riscv/riscv-isa-manual/blob/main/marchid.md}}
}

@misc{gh:rocket-chip,
  author = {Waterman, Andrew and {Contributors}},
  title = {{Rocket Chip}},
  year = {2014},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/chipsalliance/rocket-chip}{gh:chipsalliance/rocket-chip}},
  commit = {dbcb06afe1c76d1129cb6d264949322a34c37185}
}

@misc{gh:VexRiscv,
  author = {Papon, Charles and {Contributors}},
  title = {{VexRiscv - A FPGA friendly 32 bit RISC-V CPU}},
  year = {2016},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/SpinalHDL/VexRiscv}{gh:    SpinalHDL/VexRiscv}},
  commit = {457ae5c7e5c8183f0ba7c51f7f0301d05eb8ced1}
}

@misc{gh:picorv32,
  author = {Xenia Wolf, Claire and {Contributors}},
  title = {{PicoRV32 - A Size-Optimized RISC-V CPU}},
  year = {2021},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/YosysHQ/picorv32}{gh:    YosysHQ/picorv32}},
  commit = {336cfca6e5f1c08788348aadc46b3581b9a5d585}
}

@misc{gh:e203-hbirdv2,
  author = {{Nuclei System Technology}},
  title = {{Hummingbirdv2 E203 Core and SoC}},
  year = {2020},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/riscv-mcu/e203_hbirdv2}{gh:riscv-mcu/    e203\_hbirdv2}},
  commit = {6502cfac733146ec02f6bef96b8f5f5cb006d5e4}
}

@misc{gh:riscv-steel,
  author = {Calcada, Rafael and {contributors}},
  title = {{RISC-V Steel}},
  year = {2024},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/riscv-steel/riscv-steel}{gh:riscv-steel/riscv-steel}},
  commit = {060734de81b7386d9739892992e7f5d6dacc3764}
}

@misc{gh:serv,
  author = {Kindgren, Olof and {contributors}},
  title = {{SERV - The SErial RISC-V CPUl}},
  year = {2024},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/olofk/serv}{gh:olofk/serv}},
  commit = {24006a7297b69caec78a69953ce10d93deeb9106}
}

@misc{gh:neorv32,
  author = {Nolting, Stephan and {Contributors}},
  title = {{NEORV32 - A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC}},
  year = {2024},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/stnolting/neorv32}{gh:stnolting/neorv32}},
  commit = {229b8f17f733170c265540acde9213c5dc1ba940}
}

@misc{gh:ORCA-risc-v,
  author = {Vandergriendt, Joel},
  title = {{ORCA RISC-V RV32IM core}},
  year = {2015},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/kammoh/ORCA-risc-v}{gh:kammoh/ORCA-risc-v}},
  commit = {3a95b265adf7081ad15311aff76f963cd79db649}
}

@misc{gh:potato,
  author = {Klomsten Skordal, Kristian},
  title = {{The Potato Processor}},
  year = {2015},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/skordal/potato}{gh:skordal/potato}},
  commit = {63b08920156cd0a99185b799a8bc18593a829af6}
}

@inproceedings{prakash23,
  title={{CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (TinyML) Acceleration on FPGAs}},
  url={http://dx.doi.org/10.1109/ISPASS57527.2023.00024},
  DOI={10.1109/ispass57527.2023.00024},
  booktitle={2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  publisher={IEEE},
  author={Prakash, Shvetank and Callahan, Tim and Bushagour, Joseph and Banbury, Colby and Green, Alan V. and Warden, Pete and Ansell, Tim and Reddi, Vijay Janapa},
  year={2023},
  month=apr
}

@misc{CFU-draft,
  author = {Gray, Jan},
  title={{Draft Proposed RISC-V Composable Custom Extensions Specification}},
  year = {2019},
  publisher = {GitHub},
  journal = {GitHub content},
  howpublished = {\href{https://raw.githubusercontent.com/grayresearch/CFU/main/spec/spec.pdf}{raw.    github    usercontent.com/grayresearch/CFU/main/spec/spec.pdf}}
}

@misc{axi,
  author = {{ARM}},
  title = {{AXI4-Stream}},
  year = {2010},
  publisher = {ARM},
  journal = {Web page},
  howpublished = {\href{https://developer.arm.com/documentation/ihi0051/latest/}{developer.arm.com/documentation/ihi0051/latest/}}
}

@misc{wb,
  author = {{OpenCores}},
  title = {{Wishbone Bus}},
  year = {2010},
  publisher = {OpenCores},
  journal = {Web page},
  howpublished = {\href{https://cdn.opencores.org/downloads/wbspec_b4.pdf}{cdn.opencores.org/downloads/wbspec\_b4.pdf}}
}

@misc{axi-lite,
  author = {{ARM}},
  title = {{AXI4-Lite}},
  year = {2010},
  publisher = {ARM},
  journal = {Web page},
  howpublished = {\href{https://developer.arm.com/documentation/ihi0022/e/}{developer.arm.com/documentation/ihi0022/e/}}
}

@article{basterretxea1999pwl,
  title={PWL approximation of non-linear functions for the implementation of neuro-fuzzy systems},
  author={Basterretxea, KOLDO and Alonso, ESTHER and Tarela, JOS{\'E} MANUEL and del Campo, IN{\'E}S},
  journal={Proceedings of the IMACS/IEEE CSCC},
  volume={99},
  year={1999}
}

@article{tarela2002optimised,
  title={Optimised PWL recursive approximation and its application to neuro-fuzzy systems},
  author={Tarela, JM and Basterretxea, K and Del Campo, I and Mart{\'\i}nez, MV and Alonso, E},
  journal={Mathematical and computer modelling},
  volume={35},
  number={7-8},
  pages={867--883},
  year={2002},
  publisher={Elsevier}
}

@misc{gh:conatiner-implarty,
  author = {Sainz-Estebanez, Unai},
  title = {GHDL + yosys + GHDL yosys plugin + nextpnr-xilinx + prjxray Container},
  year = {2024},
  publisher = {GitHub},
  journal = {GitHub package},
  howpublished = {\href{https://github.com/Unike267?tab=packages}{ghcr.io/unike267/containers/impl-arty:latest}},
  commit = {224675cf743dc64687d830937b095cd14fe86e60}
}

@misc{microblaze,
  author = {{AMD}},
  title = {{AMD MicroBlaze™ Processor}},
  year = {2024},
  publisher = {AMD},
  journal = {Web page},
  howpublished = {\href{https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/microblaze.html}{amd.com/en/products/software/adaptive-socs-and-fpgas/microblaze.html}}
}

@misc{microblazeV,
  author = {{AMD}},
  title = {{AMD MicroBlaze™ V Processor}},
  year = {2024},
  publisher = {AMD},
  journal = {Web page},
  howpublished = {\href{https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/microblaze-v.html}{amd.com/en/products/software/adaptive-socs-and-fpgas/microblaze-v.html}}
}

@misc{gh:litex,
  author = {Enjoy-Digital},
  title = {{LiteX}},
  year = {2024},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/enjoy-digital/litex}{gh:enjoy-digital/litex}},
  commit = {2a19a61e054a0855e657d3315ff8b72ed9b87133}
}

@misc{gh:migen,
  author = {M-Labs},
  title = {{Migen (Milkymist generator)}},
  year = {2020},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/m-labs/migen}{gh:m-labs/migen}},
  commit = {832a7240ba32af9cbd4fdd519ddcb4f912534726}
}

@misc{gh:neorv32-tool,
  author = {Nolting, Stephan and {Contributors}},
  title = {{Prebuilt RISC-V GCC toolchains for x64 Linux.}},
  year = {2023},
  publisher = {GitHub},
  journal = {GitHub repository},
  howpublished = {\href{https://github.com/stnolting/riscv-gcc-prebuilt}{gh:stnolting/    riscv-gcc-prebuilt}},
  commit = {62a625936938c78fe166ca63ab1f46827b95ab59}
}

@misc{gh:sim-conatiner,
  author = {Nolting, Stephan and {Contributors}},
  title = {Simulation container},
  year = {2024},
  publisher = {GitHub},
  journal = {GitHub package},
  howpublished = {\href{https://github.com/stnolting?tab=packages}{ghcr.io/stnolting/neorv32/sim}}
}

@misc{neorv32-ds,
  author = {Nolting, Stephan and {Contributors}},
  title = {{The NEORV32 RISC-V Processor Datasheet}},
  howpublished = {\href{https://stnolting.github.io/neorv32/}{stnolting.github.io/neorv32/}},
  year = {2020}
}

@misc{neorv32-ug,
  author = {Nolting, Stephan and {Contributors}},
  title = {{The NEORV32 RISC-V Processor User Guide}},
  howpublished = {\href{https://stnolting.github.io/neorv32/ug/}{stnolting.github.io/neorv32/ug/}},
  year = {2020}
}

