# 7. Intro to RISC-V

* Different CPUs implement different sets of instructions. The set of instructions a particular CPU implements is an <mark style="color:red;">Instruction Set Architecture (ISA)</mark>&#x20;
  * Examples: ARM (cell phones), Intel x86 (i9, i7, i5, i3), IBM/Motorola PowerPC (old Macs), MIPS, RISC-V, ...
* <mark style="color:red;">Reduced Instruction Set Computer (RISC)</mark> philosophy:&#x20;
  * Keep the instruction set small and simple, makes it easier to build fast hardware&#x20;
  * Let software <mark style="color:red;">do complicated operations by composing simpler ones</mark>&#x20;

## Conclusion

* In RISC-V Assembly Language:
  * Registers replace C variables
  * One instruction (simple operation) per line
* In <mark style="color:red;">RV32</mark>, words are 32b
* Instructions:
  * instruction: <mark style="color:yellow;">opname rd, rs1, rs2</mark>
  * immediate: <mark style="color:yellow;">opname rd, rs1, imm</mark>
* Registers:
  * Each RISC-V register is 32 bits wide
  * 32 registers, referred to as <mark style="color:red;">x0 â€“ x31</mark>
  * Zero: <mark style="color:red;">x0 (hardware zero)</mark>
    * Assign to reg saved value
      * add x3, x4, x0 # f = g
    * Assign to constant:
      * addi x3, x0, 0xff # f=0xff
    * NOP Command:
      * <mark style="color:red;">add x0,x3,x4 (NOP)</mark>
