$version Generated by VerilatedVcd $end
$date Thu Sep 30 15:46:56 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 3 clock $end
  $var wire  4 C io_output [3:0] $end
  $var wire  1 ; reset $end
  $scope module Counter $end
   $var wire  1 # a_clk $end
   $var wire  4 + a_counter [3:0] $end
   $var wire  1 ; a_reset $end
   $var wire  1 3 clock $end
   $var wire  4 C io_output [3:0] $end
   $var wire  1 ; reset $end
   $scope module a $end
    $var wire  1 # clk $end
    $var wire  4 + counter [3:0] $end
    $var wire  4 + counter_up [3:0] $end
    $var wire  1 ; reset $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b0000 +
03
1;
b0000 C
#1
0#
13
#2
1#
b0001 +
03
0;
b0001 C
#3
0#
13
#4
1#
b0010 +
03
b0010 C
#5
0#
13
#6
1#
b0011 +
03
b0011 C
#7
0#
13
#8
1#
b0100 +
03
b0100 C
#9
0#
13
#10
1#
b0101 +
03
b0101 C
#11
0#
13
#12
1#
b0110 +
03
b0110 C
#13
0#
13
#14
1#
b0111 +
03
b0111 C
#15
0#
13
#16
1#
b1000 +
03
b1000 C
#17
0#
13
#18
1#
b1001 +
03
b1001 C
#19
0#
13
#20
1#
b1010 +
03
b1010 C
#21
0#
13
#22
1#
b1011 +
03
b1011 C
#23
0#
13
#24
1#
b1100 +
03
b1100 C
#25
0#
13
#26
1#
b1101 +
03
b1101 C
#27
0#
13
#28
1#
b1110 +
03
b1110 C
#29
0#
13
#30
1#
b1111 +
03
b1111 C
#31
0#
13
#32
1#
b0000 +
03
b0000 C
#33
0#
13
#34
1#
b0001 +
03
b0001 C
#35
0#
13
#36
1#
b0010 +
03
b0010 C
#37
0#
13
#38
1#
b0011 +
03
b0011 C
#39
0#
13
#40
1#
b0100 +
03
b0100 C
#41
0#
13
#42
1#
b0101 +
03
b0101 C
#43
0#
13
