Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 14 14:04:42 2020
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 78 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.116        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.116        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 2.477ns (50.712%)  route 2.407ns (49.288%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.509    clk_gen/count20_carry__4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__5_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.957 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.957    clk_gen/p_0_in[30]
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.771    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.062    15.073    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.382ns (49.734%)  route 2.407ns (50.266%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.509    clk_gen/count20_carry__4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__5_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.862 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.862    clk_gen/p_0_in[31]
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.771    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.062    15.073    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 2.366ns (49.565%)  route 2.407ns (50.435%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.509    clk_gen/count20_carry__4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__5_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.846 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.846    clk_gen/p_0_in[29]
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.771    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.062    15.073    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 2.363ns (49.534%)  route 2.407ns (50.466%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.509    clk_gen/count20_carry__4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.843    clk_gen/p_0_in[26]
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 2.342ns (49.311%)  route 2.407ns (50.689%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.509    clk_gen/count20_carry__4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.822 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.822    clk_gen/p_0_in[28]
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.268ns (48.508%)  route 2.407ns (51.492%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.509    clk_gen/count20_carry__4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.748 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.748    clk_gen/p_0_in[27]
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.252ns (48.331%)  route 2.407ns (51.668%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.509    clk_gen/count20_carry__4_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.732 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.732    clk_gen/p_0_in[25]
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 2.249ns (48.298%)  route 2.407ns (51.702%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.729 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.729    clk_gen/p_0_in[22]
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.062    15.099    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 2.228ns (48.064%)  route 2.407ns (51.936%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.395    clk_gen/count20_carry__3_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.708    clk_gen/p_0_in[24]
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.062    15.099    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 2.135ns (47.001%)  route 2.407ns (52.999%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           1.119     6.647    clk_gen/count2[21]
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.799 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.306     7.106    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.326     7.432 f  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.982     8.414    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.538 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_gen/count2_0[4]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.939 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.939    clk_gen/count20_carry_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.053 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.053    clk_gen/count20_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.167    clk_gen/count20_carry__1_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.281    clk_gen/count20_carry__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.615 r  clk_gen/count20_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.615    clk_gen/p_0_in[18]
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.434    14.775    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[18]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    clk_gen/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.117     1.696    clk_gen/count2[16]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_gen/p_0_in[16]
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.694    clk_gen/count2[28]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_gen/p_0_in[28]
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.556     1.439    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.118     1.698    clk_gen/count2[12]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.806    clk_gen/p_0_in[12]
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.118     1.696    clk_gen/count2[20]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_gen/p_0_in[20]
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.697    clk_gen/count2[24]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.805    clk_gen/p_0_in[24]
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.820     1.947    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.557     1.440    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.115     1.696    clk_gen/count2[5]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.811    clk_gen/p_0_in[5]
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.824     1.951    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.693    clk_gen/count2[25]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.808    clk_gen/p_0_in[25]
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.556     1.439    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.121     1.701    clk_gen/count2[11]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.812    clk_gen/p_0_in[11]
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.692    clk_gen/count2[29]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.807    clk_gen/p_0_in[29]
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.117     1.695    clk_gen/count2[17]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.810    clk_gen/p_0_in[17]
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y17   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y18   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y18   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y18   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y21   clk_gen/count2_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y21   clk_gen/count2_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y22   clk_gen/count2_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y22   clk_gen/count2_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y22   clk_gen/count2_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   clk_gen/count2_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   clk_gen/count2_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y17   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_gen/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_gen/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   clk_gen/count2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   clk_gen/count2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   clk_gen/count2_reg[6]/C



