#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 12 18:44:48 2024
# Process ID: 11632
# Current directory: D:/FPGA/verilog/adder_BCD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24456 D:\FPGA\verilog\adder_BCD\adder_BCD.xpr
# Log file: D:/FPGA/verilog/adder_BCD/vivado.log
# Journal file: D:/FPGA/verilog/adder_BCD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/verilog/adder_BCD/adder_BCD.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/86138/Desktop/FPGA/verilog/adder_BCD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_BCD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add_BCD_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sources_1/new/adder_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/sim_1/new/add_BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_BCD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
"xelab -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d3e3886604a149e8be3f377b4fae7acb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_BCD_tb_behav xil_defaultlib.add_BCD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_BCD
Compiling module xil_defaultlib.add_BCD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_BCD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/verilog/adder_BCD/adder_BCD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_BCD_tb_behav -key {Behavioral:sim_1:Functional:add_BCD_tb} -tclbatch {add_BCD_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source add_BCD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_BCD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 850.418 ; gain = 23.773
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 18:45:42 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Jun 12 18:46:14 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 18:55:30 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Jun 12 18:56:01 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 18:56:36 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Jun 12 18:57:36 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 19:27:53 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Jun 12 19:28:38 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 19:31:24 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Jun 12 19:32:03 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 19:34:22 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Jun 12 19:35:09 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/add_BCD.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/add_BCD.xdc
file delete -force D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/add_BCD.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 19:49:08 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2473.922 ; gain = 255.664
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[3]} {sw[2]} {sw[1]} {sw[0]}]]
set_property is_loc_fixed true [get_ports [list  {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property is_loc_fixed true [get_ports [list  {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property is_loc_fixed true [get_ports [list  {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]}]]
set_property is_loc_fixed true [get_ports [list  {c_out[6]}]]
set_property is_loc_fixed true [get_ports [list  {c_out[6]}]]
set_property is_loc_fixed true [get_ports [list  {c_out[6]}]]
set_property package_pin "" [get_ports [list  {c_out[6]}]]
set_property package_pin "" [get_ports [list  {c_out[0]}]]
place_ports {sw[0]} V2
place_ports {sw[1]} W1
place_ports {sw[2]} W2
place_ports {sw[3]} W4
place_ports clk Y19
place_ports dp J21
place_ports sw7 Y9
place_ports {an[0]} K21
place_ports {an[1]} H20
place_ports {an[2]} J22
place_ports {an[3]} K22
place_ports {c_out[6]} L21
place_ports {c_out[5]} L20
place_ports {c_out[4]} M22
set_property package_pin "" [get_ports [list  {c_out[3]}]]
startgroup
set_property package_pin "" [get_ports [list  {c_out[6]}]]
place_ports {c_out[0]} L21
endgroup
startgroup
set_property package_pin "" [get_ports [list  {c_out[5]}]]
place_ports {c_out[1]} L20
endgroup
startgroup
set_property package_pin "" [get_ports [list  {c_out[4]}]]
place_ports {c_out[2]} M22
endgroup
place_ports {c_out[3]} M21
place_ports {c_out[4]} T1
place_ports {c_out[5]} U1
place_ports {c_out[6]} G20
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list dp]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sw7]]
close [ open D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/adder_BCD.xdc w ]
add_files -fileset constrs_1 D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/adder_BCD.xdc
set_property target_constrs_file D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/adder_BCD.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 20:02:19 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
[Wed Jun 12 20:02:19 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 20:05:33 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 20:06:00 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 20:06:51 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 20:07:30 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 20:10:01 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 20:10:38 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 20:11:38 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 20:12:44 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun 12 20:19:13 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 20:20:18 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 20:20:44 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 20:50:54 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:00:45 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:02:46 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:05:13 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:06:48 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:10:12 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:14:25 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:15:24 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:16:31 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:25:58 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:26:26 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
place_ports sw7 AA8
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/adder_BCD.xdc]
Finished Parsing XDC File [D:/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/adder_BCD.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
place_ports sw7 AA8
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:30:51 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:31:17 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:36:21 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:36:51 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:38:16 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:39:03 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:40:18 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:41:10 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3118.570 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3118.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Jun 12 21:42:15 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:43:29 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jun 12 21:44:37 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 12 21:45:23 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 23:47:49 2024...
