<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='102' type='static llvm::EVT llvm::AMDGPUTargetLowering::getEquivalentMemType(llvm::LLVMContext &amp; Context, llvm::EVT VT)'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='119' ll='126' type='static llvm::EVT llvm::AMDGPUTargetLowering::getEquivalentMemType(llvm::LLVMContext &amp; Ctx, llvm::EVT VT)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2988' u='c' c='_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3039' u='c' c='_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='118'>// Find a larger type to do a load / store of a vector with.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3958' u='c' c='_ZNK4llvm16SITargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8711' u='c' c='_ZNK4llvm16SITargetLowering30performExtractVectorEltCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
