
../repos/coreutils/src/mkfifo:     file format elf32-littlearm


Disassembly of section .init:

00011400 <.init>:
   11400:	push	{r3, lr}
   11404:	bl	11894 <__assert_fail@plt+0x48>
   11408:	pop	{r3, pc}

Disassembly of section .plt:

0001140c <fstatfs64@plt-0x14>:
   1140c:	push	{lr}		; (str lr, [sp, #-4]!)
   11410:	ldr	lr, [pc, #4]	; 1141c <fstatfs64@plt-0x4>
   11414:	add	lr, pc, lr
   11418:	ldr	pc, [lr, #8]!
   1141c:	andeq	pc, r1, r4, ror #23

00011420 <fstatfs64@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #126976	; 0x1f000
   11428:	ldr	pc, [ip, #3044]!	; 0xbe4

0001142c <selabel_lookup@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #126976	; 0x1f000
   11434:	ldr	pc, [ip, #3036]!	; 0xbdc

00011438 <calloc@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #126976	; 0x1f000
   11440:	ldr	pc, [ip, #3028]!	; 0xbd4

00011444 <fputs_unlocked@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #126976	; 0x1f000
   1144c:	ldr	pc, [ip, #3020]!	; 0xbcc

00011450 <raise@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #126976	; 0x1f000
   11458:	ldr	pc, [ip, #3012]!	; 0xbc4

0001145c <is_selinux_enabled@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #126976	; 0x1f000
   11464:	ldr	pc, [ip, #3004]!	; 0xbbc

00011468 <strcmp@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #126976	; 0x1f000
   11470:	ldr	pc, [ip, #2996]!	; 0xbb4

00011474 <printf@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #126976	; 0x1f000
   1147c:	ldr	pc, [ip, #2988]!	; 0xbac

00011480 <context_type_get@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #126976	; 0x1f000
   11488:	ldr	pc, [ip, #2980]!	; 0xba4

0001148c <fflush@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #126976	; 0x1f000
   11494:	ldr	pc, [ip, #2972]!	; 0xb9c

00011498 <lsetfilecon@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #126976	; 0x1f000
   114a0:	ldr	pc, [ip, #2964]!	; 0xb94

000114a4 <memmove@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #126976	; 0x1f000
   114ac:	ldr	pc, [ip, #2956]!	; 0xb8c

000114b0 <free@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #126976	; 0x1f000
   114b8:	ldr	pc, [ip, #2948]!	; 0xb84

000114bc <faccessat@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #126976	; 0x1f000
   114c4:	ldr	pc, [ip, #2940]!	; 0xb7c

000114c8 <_exit@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #126976	; 0x1f000
   114d0:	ldr	pc, [ip, #2932]!	; 0xb74

000114d4 <memcpy@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #126976	; 0x1f000
   114dc:	ldr	pc, [ip, #2924]!	; 0xb6c

000114e0 <mbsinit@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #126976	; 0x1f000
   114e8:	ldr	pc, [ip, #2916]!	; 0xb64

000114ec <context_new@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #126976	; 0x1f000
   114f4:	ldr	pc, [ip, #2908]!	; 0xb5c

000114f8 <memcmp@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #126976	; 0x1f000
   11500:	ldr	pc, [ip, #2900]!	; 0xb54

00011504 <fputc_unlocked@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #126976	; 0x1f000
   1150c:	ldr	pc, [ip, #2892]!	; 0xb4c

00011510 <context_type_set@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #126976	; 0x1f000
   11518:	ldr	pc, [ip, #2884]!	; 0xb44

0001151c <realloc@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #126976	; 0x1f000
   11524:	ldr	pc, [ip, #2876]!	; 0xb3c

00011528 <fgetfilecon@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #126976	; 0x1f000
   11530:	ldr	pc, [ip, #2868]!	; 0xb34

00011534 <textdomain@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #126976	; 0x1f000
   1153c:	ldr	pc, [ip, #2860]!	; 0xb2c

00011540 <rawmemchr@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #126976	; 0x1f000
   11548:	ldr	pc, [ip, #2852]!	; 0xb24

0001154c <__fxstatat64@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #126976	; 0x1f000
   11554:	ldr	pc, [ip, #2844]!	; 0xb1c

00011558 <iswprint@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #126976	; 0x1f000
   11560:	ldr	pc, [ip, #2836]!	; 0xb14

00011564 <__fxstat64@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #126976	; 0x1f000
   1156c:	ldr	pc, [ip, #2828]!	; 0xb0c

00011570 <readlink@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #126976	; 0x1f000
   11578:	ldr	pc, [ip, #2820]!	; 0xb04

0001157c <fwrite@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #126976	; 0x1f000
   11584:	ldr	pc, [ip, #2812]!	; 0xafc

00011588 <lseek64@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #126976	; 0x1f000
   11590:	ldr	pc, [ip, #2804]!	; 0xaf4

00011594 <__ctype_get_mb_cur_max@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #126976	; 0x1f000
   1159c:	ldr	pc, [ip, #2796]!	; 0xaec

000115a0 <getcon@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #126976	; 0x1f000
   115a8:	ldr	pc, [ip, #2788]!	; 0xae4

000115ac <__fpending@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #126976	; 0x1f000
   115b4:	ldr	pc, [ip, #2780]!	; 0xadc

000115b8 <ferror_unlocked@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #126976	; 0x1f000
   115c0:	ldr	pc, [ip, #2772]!	; 0xad4

000115c4 <mbrtowc@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #126976	; 0x1f000
   115cc:	ldr	pc, [ip, #2764]!	; 0xacc

000115d0 <error@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #126976	; 0x1f000
   115d8:	ldr	pc, [ip, #2756]!	; 0xac4

000115dc <open64@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #126976	; 0x1f000
   115e4:	ldr	pc, [ip, #2748]!	; 0xabc

000115e8 <lgetfilecon@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #126976	; 0x1f000
   115f0:	ldr	pc, [ip, #2740]!	; 0xab4

000115f4 <malloc@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #126976	; 0x1f000
   115fc:	ldr	pc, [ip, #2732]!	; 0xaac

00011600 <__libc_start_main@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #126976	; 0x1f000
   11608:	ldr	pc, [ip, #2724]!	; 0xaa4

0001160c <__freading@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #126976	; 0x1f000
   11614:	ldr	pc, [ip, #2716]!	; 0xa9c

00011618 <__gmon_start__@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #126976	; 0x1f000
   11620:	ldr	pc, [ip, #2708]!	; 0xa94

00011624 <context_free@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #126976	; 0x1f000
   1162c:	ldr	pc, [ip, #2700]!	; 0xa8c

00011630 <mempcpy@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #126976	; 0x1f000
   11638:	ldr	pc, [ip, #2692]!	; 0xa84

0001163c <getopt_long@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #126976	; 0x1f000
   11644:	ldr	pc, [ip, #2684]!	; 0xa7c

00011648 <__ctype_b_loc@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #126976	; 0x1f000
   11650:	ldr	pc, [ip, #2676]!	; 0xa74

00011654 <getcwd@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #126976	; 0x1f000
   1165c:	ldr	pc, [ip, #2668]!	; 0xa6c

00011660 <exit@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #126976	; 0x1f000
   11668:	ldr	pc, [ip, #2660]!	; 0xa64

0001166c <gettext@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #126976	; 0x1f000
   11674:	ldr	pc, [ip, #2652]!	; 0xa5c

00011678 <getfilecon@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #126976	; 0x1f000
   11680:	ldr	pc, [ip, #2644]!	; 0xa54

00011684 <strlen@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #126976	; 0x1f000
   1168c:	ldr	pc, [ip, #2636]!	; 0xa4c

00011690 <selabel_open@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #126976	; 0x1f000
   11698:	ldr	pc, [ip, #2628]!	; 0xa44

0001169c <openat64@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #126976	; 0x1f000
   116a4:	ldr	pc, [ip, #2620]!	; 0xa3c

000116a8 <setfscreatecon@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #126976	; 0x1f000
   116b0:	ldr	pc, [ip, #2612]!	; 0xa34

000116b4 <fprintf@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #126976	; 0x1f000
   116bc:	ldr	pc, [ip, #2604]!	; 0xa2c

000116c0 <__errno_location@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #126976	; 0x1f000
   116c8:	ldr	pc, [ip, #2596]!	; 0xa24

000116cc <__cxa_atexit@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #126976	; 0x1f000
   116d4:	ldr	pc, [ip, #2588]!	; 0xa1c

000116d8 <memset@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #126976	; 0x1f000
   116e0:	ldr	pc, [ip, #2580]!	; 0xa14

000116e4 <fileno@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #126976	; 0x1f000
   116ec:	ldr	pc, [ip, #2572]!	; 0xa0c

000116f0 <fclose@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #126976	; 0x1f000
   116f8:	ldr	pc, [ip, #2564]!	; 0xa04

000116fc <fseeko64@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #126976	; 0x1f000
   11704:	ldr	pc, [ip, #2556]!	; 0x9fc

00011708 <fcntl64@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #126976	; 0x1f000
   11710:	ldr	pc, [ip, #2548]!	; 0x9f4

00011714 <setlocale@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #126976	; 0x1f000
   1171c:	ldr	pc, [ip, #2540]!	; 0x9ec

00011720 <fsetfilecon@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #126976	; 0x1f000
   11728:	ldr	pc, [ip, #2532]!	; 0x9e4

0001172c <strrchr@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #126976	; 0x1f000
   11734:	ldr	pc, [ip, #2524]!	; 0x9dc

00011738 <nl_langinfo@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #126976	; 0x1f000
   11740:	ldr	pc, [ip, #2516]!	; 0x9d4

00011744 <sprintf@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #126976	; 0x1f000
   1174c:	ldr	pc, [ip, #2508]!	; 0x9cc

00011750 <readdir64@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #126976	; 0x1f000
   11758:	ldr	pc, [ip, #2500]!	; 0x9c4

0001175c <fdopendir@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #126976	; 0x1f000
   11764:	ldr	pc, [ip, #2492]!	; 0x9bc

00011768 <security_compute_create@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #126976	; 0x1f000
   11770:	ldr	pc, [ip, #2484]!	; 0x9b4

00011774 <dirfd@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #126976	; 0x1f000
   1177c:	ldr	pc, [ip, #2476]!	; 0x9ac

00011780 <fchdir@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #126976	; 0x1f000
   11788:	ldr	pc, [ip, #2468]!	; 0x9a4

0001178c <qsort@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #126976	; 0x1f000
   11794:	ldr	pc, [ip, #2460]!	; 0x99c

00011798 <freecon@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #126976	; 0x1f000
   117a0:	ldr	pc, [ip, #2452]!	; 0x994

000117a4 <bindtextdomain@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #126976	; 0x1f000
   117ac:	ldr	pc, [ip, #2444]!	; 0x98c

000117b0 <getfscreatecon@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #126976	; 0x1f000
   117b8:	ldr	pc, [ip, #2436]!	; 0x984

000117bc <umask@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #126976	; 0x1f000
   117c4:	ldr	pc, [ip, #2428]!	; 0x97c

000117c8 <context_str@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #126976	; 0x1f000
   117d0:	ldr	pc, [ip, #2420]!	; 0x974

000117d4 <chmod@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #126976	; 0x1f000
   117dc:	ldr	pc, [ip, #2412]!	; 0x96c

000117e0 <__xstat64@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #126976	; 0x1f000
   117e8:	ldr	pc, [ip, #2404]!	; 0x964

000117ec <strncmp@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #126976	; 0x1f000
   117f4:	ldr	pc, [ip, #2396]!	; 0x95c

000117f8 <abort@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #126976	; 0x1f000
   11800:	ldr	pc, [ip, #2388]!	; 0x954

00011804 <close@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #126976	; 0x1f000
   1180c:	ldr	pc, [ip, #2380]!	; 0x94c

00011810 <__lxstat64@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #126976	; 0x1f000
   11818:	ldr	pc, [ip, #2372]!	; 0x944

0001181c <mkfifo@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #126976	; 0x1f000
   11824:	ldr	pc, [ip, #2364]!	; 0x93c

00011828 <mode_to_security_class@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #126976	; 0x1f000
   11830:	ldr	pc, [ip, #2356]!	; 0x934

00011834 <closedir@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #126976	; 0x1f000
   1183c:	ldr	pc, [ip, #2348]!	; 0x92c

00011840 <strspn@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #126976	; 0x1f000
   11848:	ldr	pc, [ip, #2340]!	; 0x924

0001184c <__assert_fail@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #126976	; 0x1f000
   11854:	ldr	pc, [ip, #2332]!	; 0x91c

Disassembly of section .text:

00011858 <lchmod@@Base-0x7978>:
   11858:	mov	fp, #0
   1185c:	mov	lr, #0
   11860:	pop	{r1}		; (ldr r1, [sp], #4)
   11864:	mov	r2, sp
   11868:	push	{r2}		; (str r2, [sp, #-4]!)
   1186c:	push	{r0}		; (str r0, [sp, #-4]!)
   11870:	ldr	ip, [pc, #16]	; 11888 <__assert_fail@plt+0x3c>
   11874:	push	{ip}		; (str ip, [sp, #-4]!)
   11878:	ldr	r0, [pc, #12]	; 1188c <__assert_fail@plt+0x40>
   1187c:	ldr	r3, [pc, #12]	; 11890 <__assert_fail@plt+0x44>
   11880:	bl	11600 <__libc_start_main@plt>
   11884:	bl	117f8 <abort@plt>
   11888:	strdeq	pc, [r1], -r0
   1188c:	strdeq	r1, [r1], -r8
   11890:	muleq	r1, r0, sp
   11894:	ldr	r3, [pc, #20]	; 118b0 <__assert_fail@plt+0x64>
   11898:	ldr	r2, [pc, #20]	; 118b4 <__assert_fail@plt+0x68>
   1189c:	add	r3, pc, r3
   118a0:	ldr	r2, [r3, r2]
   118a4:	cmp	r2, #0
   118a8:	bxeq	lr
   118ac:	b	11618 <__gmon_start__@plt>
   118b0:	andeq	pc, r1, ip, asr r7	; <UNPREDICTABLE>
   118b4:	andeq	r0, r0, r4, ror r1
   118b8:	ldr	r0, [pc, #24]	; 118d8 <__assert_fail@plt+0x8c>
   118bc:	ldr	r3, [pc, #24]	; 118dc <__assert_fail@plt+0x90>
   118c0:	cmp	r3, r0
   118c4:	bxeq	lr
   118c8:	ldr	r3, [pc, #16]	; 118e0 <__assert_fail@plt+0x94>
   118cc:	cmp	r3, #0
   118d0:	bxeq	lr
   118d4:	bx	r3
   118d8:	andeq	r1, r3, r8, asr #3
   118dc:	andeq	r1, r3, r8, asr #3
   118e0:	andeq	r0, r0, r0
   118e4:	ldr	r0, [pc, #36]	; 11910 <__assert_fail@plt+0xc4>
   118e8:	ldr	r1, [pc, #36]	; 11914 <__assert_fail@plt+0xc8>
   118ec:	sub	r1, r1, r0
   118f0:	asr	r1, r1, #2
   118f4:	add	r1, r1, r1, lsr #31
   118f8:	asrs	r1, r1, #1
   118fc:	bxeq	lr
   11900:	ldr	r3, [pc, #16]	; 11918 <__assert_fail@plt+0xcc>
   11904:	cmp	r3, #0
   11908:	bxeq	lr
   1190c:	bx	r3
   11910:	andeq	r1, r3, r8, asr #3
   11914:	andeq	r1, r3, r8, asr #3
   11918:	andeq	r0, r0, r0
   1191c:	push	{r4, lr}
   11920:	ldr	r4, [pc, #24]	; 11940 <__assert_fail@plt+0xf4>
   11924:	ldrb	r3, [r4]
   11928:	cmp	r3, #0
   1192c:	popne	{r4, pc}
   11930:	bl	118b8 <__assert_fail@plt+0x6c>
   11934:	mov	r3, #1
   11938:	strb	r3, [r4]
   1193c:	pop	{r4, pc}
   11940:	andeq	r1, r3, r4, ror #3
   11944:	b	118e4 <__assert_fail@plt+0x98>
   11948:	str	fp, [sp, #-8]!
   1194c:	str	lr, [sp, #4]
   11950:	add	fp, sp, #4
   11954:	movw	r0, #65136	; 0xfe70
   11958:	movt	r0, #1
   1195c:	bl	1166c <gettext@plt>
   11960:	mov	r2, r0
   11964:	movw	r3, #4572	; 0x11dc
   11968:	movt	r3, #3
   1196c:	ldr	r3, [r3]
   11970:	mov	r1, r3
   11974:	mov	r0, r2
   11978:	bl	11444 <fputs_unlocked@plt>
   1197c:	nop	{0}
   11980:	sub	sp, fp, #4
   11984:	ldr	fp, [sp]
   11988:	add	sp, sp, #4
   1198c:	pop	{pc}		; (ldr pc, [sp], #4)
   11990:	str	fp, [sp, #-8]!
   11994:	str	lr, [sp, #4]
   11998:	add	fp, sp, #4
   1199c:	sub	sp, sp, #80	; 0x50
   119a0:	str	r0, [fp, #-80]	; 0xffffffb0
   119a4:	movw	r2, #48	; 0x30
   119a8:	movt	r2, #2
   119ac:	sub	r3, fp, #72	; 0x48
   119b0:	ldrd	r0, [r2]
   119b4:	strd	r0, [r3]
   119b8:	ldrd	r0, [r2, #8]
   119bc:	strd	r0, [r3, #8]
   119c0:	ldrd	r0, [r2, #16]
   119c4:	strd	r0, [r3, #16]
   119c8:	ldrd	r0, [r2, #24]
   119cc:	strd	r0, [r3, #24]
   119d0:	ldrd	r0, [r2, #32]
   119d4:	strd	r0, [r3, #32]
   119d8:	ldrd	r0, [r2, #40]	; 0x28
   119dc:	strd	r0, [r3, #40]	; 0x28
   119e0:	ldrd	r0, [r2, #48]	; 0x30
   119e4:	strd	r0, [r3, #48]	; 0x30
   119e8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   119ec:	str	r3, [fp, #-8]
   119f0:	sub	r3, fp, #72	; 0x48
   119f4:	str	r3, [fp, #-12]
   119f8:	b	11a08 <__assert_fail@plt+0x1bc>
   119fc:	ldr	r3, [fp, #-12]
   11a00:	add	r3, r3, #8
   11a04:	str	r3, [fp, #-12]
   11a08:	ldr	r3, [fp, #-12]
   11a0c:	ldr	r3, [r3]
   11a10:	cmp	r3, #0
   11a14:	beq	11a38 <__assert_fail@plt+0x1ec>
   11a18:	ldr	r3, [fp, #-12]
   11a1c:	ldr	r3, [r3]
   11a20:	mov	r1, r3
   11a24:	ldr	r0, [fp, #-80]	; 0xffffffb0
   11a28:	bl	11468 <strcmp@plt>
   11a2c:	mov	r3, r0
   11a30:	cmp	r3, #0
   11a34:	bne	119fc <__assert_fail@plt+0x1b0>
   11a38:	ldr	r3, [fp, #-12]
   11a3c:	ldr	r3, [r3, #4]
   11a40:	cmp	r3, #0
   11a44:	beq	11a54 <__assert_fail@plt+0x208>
   11a48:	ldr	r3, [fp, #-12]
   11a4c:	ldr	r3, [r3, #4]
   11a50:	str	r3, [fp, #-8]
   11a54:	movw	r0, #65212	; 0xfebc
   11a58:	movt	r0, #1
   11a5c:	bl	1166c <gettext@plt>
   11a60:	mov	r3, r0
   11a64:	movw	r2, #65236	; 0xfed4
   11a68:	movt	r2, #1
   11a6c:	movw	r1, #65276	; 0xfefc
   11a70:	movt	r1, #1
   11a74:	mov	r0, r3
   11a78:	bl	11474 <printf@plt>
   11a7c:	mov	r1, #0
   11a80:	mov	r0, #5
   11a84:	bl	11714 <setlocale@plt>
   11a88:	str	r0, [fp, #-16]
   11a8c:	ldr	r3, [fp, #-16]
   11a90:	cmp	r3, #0
   11a94:	beq	11ae0 <__assert_fail@plt+0x294>
   11a98:	mov	r2, #3
   11a9c:	movw	r1, #65292	; 0xff0c
   11aa0:	movt	r1, #1
   11aa4:	ldr	r0, [fp, #-16]
   11aa8:	bl	117ec <strncmp@plt>
   11aac:	mov	r3, r0
   11ab0:	cmp	r3, #0
   11ab4:	beq	11ae0 <__assert_fail@plt+0x294>
   11ab8:	movw	r0, #65296	; 0xff10
   11abc:	movt	r0, #1
   11ac0:	bl	1166c <gettext@plt>
   11ac4:	mov	r2, r0
   11ac8:	movw	r3, #4572	; 0x11dc
   11acc:	movt	r3, #3
   11ad0:	ldr	r3, [r3]
   11ad4:	mov	r1, r3
   11ad8:	mov	r0, r2
   11adc:	bl	11444 <fputs_unlocked@plt>
   11ae0:	movw	r0, #65368	; 0xff58
   11ae4:	movt	r0, #1
   11ae8:	bl	1166c <gettext@plt>
   11aec:	mov	r3, r0
   11af0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   11af4:	movw	r1, #65236	; 0xfed4
   11af8:	movt	r1, #1
   11afc:	mov	r0, r3
   11b00:	bl	11474 <printf@plt>
   11b04:	movw	r0, #65396	; 0xff74
   11b08:	movt	r0, #1
   11b0c:	bl	1166c <gettext@plt>
   11b10:	ldr	r2, [fp, #-8]
   11b14:	ldr	r3, [fp, #-80]	; 0xffffffb0
   11b18:	cmp	r2, r3
   11b1c:	bne	11b2c <__assert_fail@plt+0x2e0>
   11b20:	movw	r3, #65448	; 0xffa8
   11b24:	movt	r3, #1
   11b28:	b	11b34 <__assert_fail@plt+0x2e8>
   11b2c:	movw	r3, #65460	; 0xffb4
   11b30:	movt	r3, #1
   11b34:	mov	r2, r3
   11b38:	ldr	r1, [fp, #-8]
   11b3c:	bl	11474 <printf@plt>
   11b40:	nop	{0}
   11b44:	sub	sp, fp, #4
   11b48:	ldr	fp, [sp]
   11b4c:	add	sp, sp, #4
   11b50:	pop	{pc}		; (ldr pc, [sp], #4)
   11b54:	push	{fp}		; (str fp, [sp, #-4]!)
   11b58:	add	fp, sp, #0
   11b5c:	sub	sp, sp, #12
   11b60:	str	r0, [fp, #-8]
   11b64:	mvn	r3, #0
   11b68:	mov	r0, r3
   11b6c:	add	sp, fp, #0
   11b70:	pop	{fp}		; (ldr fp, [sp], #4)
   11b74:	bx	lr
   11b78:	push	{fp}		; (str fp, [sp, #-4]!)
   11b7c:	add	fp, sp, #0
   11b80:	mov	r3, #0
   11b84:	mov	r0, r3
   11b88:	add	sp, fp, #0
   11b8c:	pop	{fp}		; (ldr fp, [sp], #4)
   11b90:	bx	lr
   11b94:	str	r4, [sp, #-12]!
   11b98:	str	fp, [sp, #4]
   11b9c:	str	lr, [sp, #8]
   11ba0:	add	fp, sp, #8
   11ba4:	sub	sp, sp, #12
   11ba8:	str	r0, [fp, #-16]
   11bac:	ldr	r3, [fp, #-16]
   11bb0:	cmp	r3, #0
   11bb4:	beq	11bf0 <__assert_fail@plt+0x3a4>
   11bb8:	movw	r3, #4568	; 0x11d8
   11bbc:	movt	r3, #3
   11bc0:	ldr	r4, [r3]
   11bc4:	movw	r0, #216	; 0xd8
   11bc8:	movt	r0, #2
   11bcc:	bl	1166c <gettext@plt>
   11bd0:	mov	r1, r0
   11bd4:	movw	r3, #4592	; 0x11f0
   11bd8:	movt	r3, #3
   11bdc:	ldr	r3, [r3]
   11be0:	mov	r2, r3
   11be4:	mov	r0, r4
   11be8:	bl	116b4 <fprintf@plt>
   11bec:	b	11cf0 <__assert_fail@plt+0x4a4>
   11bf0:	movw	r0, #256	; 0x100
   11bf4:	movt	r0, #2
   11bf8:	bl	1166c <gettext@plt>
   11bfc:	mov	r2, r0
   11c00:	movw	r3, #4592	; 0x11f0
   11c04:	movt	r3, #3
   11c08:	ldr	r3, [r3]
   11c0c:	mov	r1, r3
   11c10:	mov	r0, r2
   11c14:	bl	11474 <printf@plt>
   11c18:	movw	r0, #288	; 0x120
   11c1c:	movt	r0, #2
   11c20:	bl	1166c <gettext@plt>
   11c24:	mov	r2, r0
   11c28:	movw	r3, #4572	; 0x11dc
   11c2c:	movt	r3, #3
   11c30:	ldr	r3, [r3]
   11c34:	mov	r1, r3
   11c38:	mov	r0, r2
   11c3c:	bl	11444 <fputs_unlocked@plt>
   11c40:	bl	11948 <__assert_fail@plt+0xfc>
   11c44:	movw	r0, #340	; 0x154
   11c48:	movt	r0, #2
   11c4c:	bl	1166c <gettext@plt>
   11c50:	mov	r2, r0
   11c54:	movw	r3, #4572	; 0x11dc
   11c58:	movt	r3, #3
   11c5c:	ldr	r3, [r3]
   11c60:	mov	r1, r3
   11c64:	mov	r0, r2
   11c68:	bl	11444 <fputs_unlocked@plt>
   11c6c:	movw	r0, #416	; 0x1a0
   11c70:	movt	r0, #2
   11c74:	bl	1166c <gettext@plt>
   11c78:	mov	r2, r0
   11c7c:	movw	r3, #4572	; 0x11dc
   11c80:	movt	r3, #3
   11c84:	ldr	r3, [r3]
   11c88:	mov	r1, r3
   11c8c:	mov	r0, r2
   11c90:	bl	11444 <fputs_unlocked@plt>
   11c94:	movw	r0, #624	; 0x270
   11c98:	movt	r0, #2
   11c9c:	bl	1166c <gettext@plt>
   11ca0:	mov	r2, r0
   11ca4:	movw	r3, #4572	; 0x11dc
   11ca8:	movt	r3, #3
   11cac:	ldr	r3, [r3]
   11cb0:	mov	r1, r3
   11cb4:	mov	r0, r2
   11cb8:	bl	11444 <fputs_unlocked@plt>
   11cbc:	movw	r0, #672	; 0x2a0
   11cc0:	movt	r0, #2
   11cc4:	bl	1166c <gettext@plt>
   11cc8:	mov	r2, r0
   11ccc:	movw	r3, #4572	; 0x11dc
   11cd0:	movt	r3, #3
   11cd4:	ldr	r3, [r3]
   11cd8:	mov	r1, r3
   11cdc:	mov	r0, r2
   11ce0:	bl	11444 <fputs_unlocked@plt>
   11ce4:	movw	r0, #728	; 0x2d8
   11ce8:	movt	r0, #2
   11cec:	bl	11990 <__assert_fail@plt+0x144>
   11cf0:	ldr	r0, [fp, #-16]
   11cf4:	bl	11660 <exit@plt>
   11cf8:	strd	r4, [sp, #-16]!
   11cfc:	str	fp, [sp, #8]
   11d00:	str	lr, [sp, #12]
   11d04:	add	fp, sp, #12
   11d08:	sub	sp, sp, #56	; 0x38
   11d0c:	str	r0, [fp, #-56]	; 0xffffffc8
   11d10:	str	r1, [fp, #-60]	; 0xffffffc4
   11d14:	mov	r3, #0
   11d18:	str	r3, [fp, #-20]	; 0xffffffec
   11d1c:	mov	r3, #0
   11d20:	str	r3, [fp, #-24]	; 0xffffffe8
   11d24:	mov	r3, #0
   11d28:	str	r3, [fp, #-28]	; 0xffffffe4
   11d2c:	mov	r3, #0
   11d30:	str	r3, [fp, #-32]	; 0xffffffe0
   11d34:	ldr	r3, [fp, #-60]	; 0xffffffc4
   11d38:	ldr	r3, [r3]
   11d3c:	mov	r0, r3
   11d40:	bl	19e24 <lchmod@@Base+0xc54>
   11d44:	movw	r1, #65460	; 0xffb4
   11d48:	movt	r1, #1
   11d4c:	mov	r0, #6
   11d50:	bl	11714 <setlocale@plt>
   11d54:	movw	r1, #736	; 0x2e0
   11d58:	movt	r1, #2
   11d5c:	movw	r0, #65484	; 0xffcc
   11d60:	movt	r0, #1
   11d64:	bl	117a4 <bindtextdomain@plt>
   11d68:	movw	r0, #65484	; 0xffcc
   11d6c:	movt	r0, #1
   11d70:	bl	11534 <textdomain@plt>
   11d74:	movw	r0, #14556	; 0x38dc
   11d78:	movt	r0, #1
   11d7c:	bl	1fdf4 <lchmod@@Base+0x6c24>
   11d80:	b	11f18 <__assert_fail@plt+0x6cc>
   11d84:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11d88:	cmn	r3, #2
   11d8c:	beq	11ebc <__assert_fail@plt+0x670>
   11d90:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11d94:	cmn	r3, #2
   11d98:	bgt	11dac <__assert_fail@plt+0x560>
   11d9c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11da0:	cmn	r3, #3
   11da4:	beq	11ec4 <__assert_fail@plt+0x678>
   11da8:	b	11f10 <__assert_fail@plt+0x6c4>
   11dac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11db0:	cmp	r3, #90	; 0x5a
   11db4:	beq	11dd8 <__assert_fail@plt+0x58c>
   11db8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11dbc:	cmp	r3, #109	; 0x6d
   11dc0:	bne	11f10 <__assert_fail@plt+0x6c4>
   11dc4:	movw	r3, #4576	; 0x11e0
   11dc8:	movt	r3, #3
   11dcc:	ldr	r3, [r3]
   11dd0:	str	r3, [fp, #-20]	; 0xffffffec
   11dd4:	b	11f18 <__assert_fail@plt+0x6cc>
   11dd8:	bl	11b78 <__assert_fail@plt+0x32c>
   11ddc:	mov	r3, r0
   11de0:	cmp	r3, #0
   11de4:	beq	11dfc <__assert_fail@plt+0x5b0>
   11de8:	movw	r3, #4576	; 0x11e0
   11dec:	movt	r3, #3
   11df0:	ldr	r3, [r3]
   11df4:	str	r3, [fp, #-28]	; 0xffffffe4
   11df8:	b	11f18 <__assert_fail@plt+0x6cc>
   11dfc:	bl	1145c <is_selinux_enabled@plt>
   11e00:	mov	r3, r0
   11e04:	cmp	r3, #0
   11e08:	ble	11e84 <__assert_fail@plt+0x638>
   11e0c:	movw	r3, #4576	; 0x11e0
   11e10:	movt	r3, #3
   11e14:	ldr	r3, [r3]
   11e18:	cmp	r3, #0
   11e1c:	beq	11e34 <__assert_fail@plt+0x5e8>
   11e20:	movw	r3, #4576	; 0x11e0
   11e24:	movt	r3, #3
   11e28:	ldr	r3, [r3]
   11e2c:	str	r3, [fp, #-28]	; 0xffffffe4
   11e30:	b	11f18 <__assert_fail@plt+0x6cc>
   11e34:	mov	r2, #0
   11e38:	mov	r1, #0
   11e3c:	mov	r0, #0
   11e40:	bl	11690 <selabel_open@plt>
   11e44:	str	r0, [fp, #-32]	; 0xffffffe0
   11e48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e4c:	cmp	r3, #0
   11e50:	bne	11f18 <__assert_fail@plt+0x6cc>
   11e54:	bl	116c0 <__errno_location@plt>
   11e58:	mov	r3, r0
   11e5c:	ldr	r4, [r3]
   11e60:	movw	r0, #760	; 0x2f8
   11e64:	movt	r0, #2
   11e68:	bl	1166c <gettext@plt>
   11e6c:	mov	r3, r0
   11e70:	mov	r2, r3
   11e74:	mov	r1, r4
   11e78:	mov	r0, #0
   11e7c:	bl	115d0 <error@plt>
   11e80:	b	11f18 <__assert_fail@plt+0x6cc>
   11e84:	movw	r3, #4576	; 0x11e0
   11e88:	movt	r3, #3
   11e8c:	ldr	r3, [r3]
   11e90:	cmp	r3, #0
   11e94:	beq	11f18 <__assert_fail@plt+0x6cc>
   11e98:	movw	r0, #788	; 0x314
   11e9c:	movt	r0, #2
   11ea0:	bl	1166c <gettext@plt>
   11ea4:	mov	r3, r0
   11ea8:	mov	r2, r3
   11eac:	mov	r1, #0
   11eb0:	mov	r0, #0
   11eb4:	bl	115d0 <error@plt>
   11eb8:	b	11f18 <__assert_fail@plt+0x6cc>
   11ebc:	mov	r0, #0
   11ec0:	bl	11b94 <__assert_fail@plt+0x348>
   11ec4:	movw	r3, #4572	; 0x11dc
   11ec8:	movt	r3, #3
   11ecc:	ldr	r0, [r3]
   11ed0:	movw	r3, #4480	; 0x1180
   11ed4:	movt	r3, #3
   11ed8:	ldr	r2, [r3]
   11edc:	mov	r3, #0
   11ee0:	str	r3, [sp, #4]
   11ee4:	movw	r3, #864	; 0x360
   11ee8:	movt	r3, #2
   11eec:	str	r3, [sp]
   11ef0:	mov	r3, r2
   11ef4:	movw	r2, #65276	; 0xfefc
   11ef8:	movt	r2, #1
   11efc:	movw	r1, #728	; 0x2d8
   11f00:	movt	r1, #2
   11f04:	bl	1d43c <lchmod@@Base+0x426c>
   11f08:	mov	r0, #0
   11f0c:	bl	11660 <exit@plt>
   11f10:	mov	r0, #1
   11f14:	bl	11b94 <__assert_fail@plt+0x348>
   11f18:	mov	r3, #0
   11f1c:	str	r3, [sp]
   11f20:	movw	r3, #136	; 0x88
   11f24:	movt	r3, #2
   11f28:	movw	r2, #880	; 0x370
   11f2c:	movt	r2, #2
   11f30:	ldr	r1, [fp, #-60]	; 0xffffffc4
   11f34:	ldr	r0, [fp, #-56]	; 0xffffffc8
   11f38:	bl	1163c <getopt_long@plt>
   11f3c:	str	r0, [fp, #-40]	; 0xffffffd8
   11f40:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11f44:	cmn	r3, #1
   11f48:	bne	11d84 <__assert_fail@plt+0x538>
   11f4c:	movw	r3, #4560	; 0x11d0
   11f50:	movt	r3, #3
   11f54:	ldr	r3, [r3]
   11f58:	ldr	r2, [fp, #-56]	; 0xffffffc8
   11f5c:	cmp	r2, r3
   11f60:	bne	11f8c <__assert_fail@plt+0x740>
   11f64:	movw	r0, #884	; 0x374
   11f68:	movt	r0, #2
   11f6c:	bl	1166c <gettext@plt>
   11f70:	mov	r3, r0
   11f74:	mov	r2, r3
   11f78:	mov	r1, #0
   11f7c:	mov	r0, #0
   11f80:	bl	115d0 <error@plt>
   11f84:	mov	r0, #1
   11f88:	bl	11b94 <__assert_fail@plt+0x348>
   11f8c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11f90:	cmp	r3, #0
   11f94:	beq	12010 <__assert_fail@plt+0x7c4>
   11f98:	mov	r3, #0
   11f9c:	str	r3, [fp, #-36]	; 0xffffffdc
   11fa0:	bl	11b78 <__assert_fail@plt+0x32c>
   11fa4:	mov	r3, r0
   11fa8:	cmp	r3, #0
   11fac:	beq	11fc0 <__assert_fail@plt+0x774>
   11fb0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11fb4:	bl	11b54 <__assert_fail@plt+0x308>
   11fb8:	str	r0, [fp, #-36]	; 0xffffffdc
   11fbc:	b	11fcc <__assert_fail@plt+0x780>
   11fc0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11fc4:	bl	116a8 <setfscreatecon@plt>
   11fc8:	str	r0, [fp, #-36]	; 0xffffffdc
   11fcc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   11fd0:	cmp	r3, #0
   11fd4:	bge	12010 <__assert_fail@plt+0x7c4>
   11fd8:	bl	116c0 <__errno_location@plt>
   11fdc:	mov	r3, r0
   11fe0:	ldr	r4, [r3]
   11fe4:	movw	r0, #900	; 0x384
   11fe8:	movt	r0, #2
   11fec:	bl	1166c <gettext@plt>
   11ff0:	mov	r5, r0
   11ff4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11ff8:	bl	1c784 <lchmod@@Base+0x35b4>
   11ffc:	mov	r3, r0
   12000:	mov	r2, r5
   12004:	mov	r1, r4
   12008:	mov	r0, #1
   1200c:	bl	115d0 <error@plt>
   12010:	movw	r3, #438	; 0x1b6
   12014:	str	r3, [fp, #-16]
   12018:	ldr	r3, [fp, #-20]	; 0xffffffec
   1201c:	cmp	r3, #0
   12020:	beq	1225c <__assert_fail@plt+0xa10>
   12024:	ldr	r0, [fp, #-20]	; 0xffffffec
   12028:	bl	193e0 <lchmod@@Base+0x210>
   1202c:	mov	r3, r0
   12030:	str	r3, [fp, #-44]	; 0xffffffd4
   12034:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12038:	cmp	r3, #0
   1203c:	bne	12060 <__assert_fail@plt+0x814>
   12040:	movw	r0, #952	; 0x3b8
   12044:	movt	r0, #2
   12048:	bl	1166c <gettext@plt>
   1204c:	mov	r3, r0
   12050:	mov	r2, r3
   12054:	mov	r1, #0
   12058:	mov	r0, #1
   1205c:	bl	115d0 <error@plt>
   12060:	mov	r0, #0
   12064:	bl	117bc <umask@plt>
   12068:	str	r0, [fp, #-48]	; 0xffffffd0
   1206c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12070:	bl	117bc <umask@plt>
   12074:	mov	r3, #0
   12078:	str	r3, [sp]
   1207c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12080:	ldr	r2, [fp, #-48]	; 0xffffffd0
   12084:	mov	r1, #0
   12088:	ldr	r0, [fp, #-16]
   1208c:	bl	19a48 <lchmod@@Base+0x878>
   12090:	str	r0, [fp, #-16]
   12094:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12098:	bl	13d58 <__assert_fail@plt+0x250c>
   1209c:	ldr	r3, [fp, #-16]
   120a0:	bic	r3, r3, #508	; 0x1fc
   120a4:	bic	r3, r3, #3
   120a8:	cmp	r3, #0
   120ac:	beq	1225c <__assert_fail@plt+0xa10>
   120b0:	movw	r0, #968	; 0x3c8
   120b4:	movt	r0, #2
   120b8:	bl	1166c <gettext@plt>
   120bc:	mov	r3, r0
   120c0:	mov	r2, r3
   120c4:	mov	r1, #0
   120c8:	mov	r0, #1
   120cc:	bl	115d0 <error@plt>
   120d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   120d4:	cmp	r3, #0
   120d8:	beq	12108 <__assert_fail@plt+0x8bc>
   120dc:	movw	r3, #4560	; 0x11d0
   120e0:	movt	r3, #3
   120e4:	ldr	r3, [r3]
   120e8:	lsl	r3, r3, #2
   120ec:	ldr	r2, [fp, #-60]	; 0xffffffc4
   120f0:	add	r3, r2, r3
   120f4:	ldr	r3, [r3]
   120f8:	mov	r2, #4096	; 0x1000
   120fc:	mov	r1, r3
   12100:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12104:	bl	123c0 <__assert_fail@plt+0xb74>
   12108:	movw	r3, #4560	; 0x11d0
   1210c:	movt	r3, #3
   12110:	ldr	r3, [r3]
   12114:	lsl	r3, r3, #2
   12118:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1211c:	add	r3, r2, r3
   12120:	ldr	r3, [r3]
   12124:	ldr	r1, [fp, #-16]
   12128:	mov	r0, r3
   1212c:	bl	1181c <mkfifo@plt>
   12130:	mov	r3, r0
   12134:	cmp	r3, #0
   12138:	beq	121a0 <__assert_fail@plt+0x954>
   1213c:	bl	116c0 <__errno_location@plt>
   12140:	mov	r3, r0
   12144:	ldr	r4, [r3]
   12148:	movw	r0, #1012	; 0x3f4
   1214c:	movt	r0, #2
   12150:	bl	1166c <gettext@plt>
   12154:	mov	r5, r0
   12158:	movw	r3, #4560	; 0x11d0
   1215c:	movt	r3, #3
   12160:	ldr	r3, [r3]
   12164:	lsl	r3, r3, #2
   12168:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1216c:	add	r3, r2, r3
   12170:	ldr	r3, [r3]
   12174:	mov	r1, r3
   12178:	mov	r0, #4
   1217c:	bl	1c2a4 <lchmod@@Base+0x30d4>
   12180:	mov	r3, r0
   12184:	mov	r2, r5
   12188:	mov	r1, r4
   1218c:	mov	r0, #0
   12190:	bl	115d0 <error@plt>
   12194:	mov	r3, #1
   12198:	str	r3, [fp, #-24]	; 0xffffffe8
   1219c:	b	12240 <__assert_fail@plt+0x9f4>
   121a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   121a4:	cmp	r3, #0
   121a8:	beq	12240 <__assert_fail@plt+0x9f4>
   121ac:	movw	r3, #4560	; 0x11d0
   121b0:	movt	r3, #3
   121b4:	ldr	r3, [r3]
   121b8:	lsl	r3, r3, #2
   121bc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   121c0:	add	r3, r2, r3
   121c4:	ldr	r3, [r3]
   121c8:	ldr	r1, [fp, #-16]
   121cc:	mov	r0, r3
   121d0:	bl	191d0 <lchmod@@Base>
   121d4:	mov	r3, r0
   121d8:	cmp	r3, #0
   121dc:	beq	12240 <__assert_fail@plt+0x9f4>
   121e0:	bl	116c0 <__errno_location@plt>
   121e4:	mov	r3, r0
   121e8:	ldr	r4, [r3]
   121ec:	movw	r0, #1036	; 0x40c
   121f0:	movt	r0, #2
   121f4:	bl	1166c <gettext@plt>
   121f8:	mov	r5, r0
   121fc:	movw	r3, #4560	; 0x11d0
   12200:	movt	r3, #3
   12204:	ldr	r3, [r3]
   12208:	lsl	r3, r3, #2
   1220c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   12210:	add	r3, r2, r3
   12214:	ldr	r3, [r3]
   12218:	mov	r1, r3
   1221c:	mov	r0, #4
   12220:	bl	1c2a4 <lchmod@@Base+0x30d4>
   12224:	mov	r3, r0
   12228:	mov	r2, r5
   1222c:	mov	r1, r4
   12230:	mov	r0, #0
   12234:	bl	115d0 <error@plt>
   12238:	mov	r3, #1
   1223c:	str	r3, [fp, #-24]	; 0xffffffe8
   12240:	movw	r3, #4560	; 0x11d0
   12244:	movt	r3, #3
   12248:	ldr	r3, [r3]
   1224c:	add	r2, r3, #1
   12250:	movw	r3, #4560	; 0x11d0
   12254:	movt	r3, #3
   12258:	str	r2, [r3]
   1225c:	movw	r3, #4560	; 0x11d0
   12260:	movt	r3, #3
   12264:	ldr	r3, [r3]
   12268:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1226c:	cmp	r2, r3
   12270:	bgt	120d0 <__assert_fail@plt+0x884>
   12274:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12278:	mov	r0, r3
   1227c:	sub	sp, fp, #12
   12280:	ldrd	r4, [sp]
   12284:	ldr	fp, [sp, #8]
   12288:	add	sp, sp, #12
   1228c:	pop	{pc}		; (ldr pc, [sp], #4)
   12290:	str	fp, [sp, #-8]!
   12294:	str	lr, [sp, #4]
   12298:	add	fp, sp, #4
   1229c:	sub	sp, sp, #40	; 0x28
   122a0:	str	r0, [fp, #-32]	; 0xffffffe0
   122a4:	str	r1, [fp, #-36]	; 0xffffffdc
   122a8:	str	r2, [fp, #-40]	; 0xffffffd8
   122ac:	mov	r3, #0
   122b0:	str	r3, [fp, #-24]	; 0xffffffe8
   122b4:	mov	r3, #0
   122b8:	str	r3, [fp, #-28]	; 0xffffffe4
   122bc:	mvn	r3, #0
   122c0:	str	r3, [fp, #-8]
   122c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   122c8:	bl	13a2c <__assert_fail@plt+0x21e0>
   122cc:	mov	r3, r0
   122d0:	str	r3, [fp, #-12]
   122d4:	ldr	r3, [fp, #-12]
   122d8:	cmp	r3, #0
   122dc:	beq	1234c <__assert_fail@plt+0xb00>
   122e0:	sub	r3, fp, #24
   122e4:	mov	r0, r3
   122e8:	bl	115a0 <getcon@plt>
   122ec:	mov	r3, r0
   122f0:	cmp	r3, #0
   122f4:	blt	12354 <__assert_fail@plt+0xb08>
   122f8:	sub	r3, fp, #28
   122fc:	mov	r1, r3
   12300:	ldr	r0, [fp, #-12]
   12304:	bl	1cc08 <lchmod@@Base+0x3a38>
   12308:	mov	r3, r0
   1230c:	cmp	r3, #0
   12310:	blt	1235c <__assert_fail@plt+0xb10>
   12314:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12318:	bl	11828 <mode_to_security_class@plt>
   1231c:	mov	r3, r0
   12320:	strh	r3, [fp, #-14]
   12324:	ldrh	r3, [fp, #-14]
   12328:	cmp	r3, #0
   1232c:	beq	12364 <__assert_fail@plt+0xb18>
   12330:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12334:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12338:	ldrh	r2, [fp, #-14]
   1233c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12340:	bl	11768 <security_compute_create@plt>
   12344:	str	r0, [fp, #-8]
   12348:	b	12368 <__assert_fail@plt+0xb1c>
   1234c:	nop	{0}
   12350:	b	12368 <__assert_fail@plt+0xb1c>
   12354:	nop	{0}
   12358:	b	12368 <__assert_fail@plt+0xb1c>
   1235c:	nop	{0}
   12360:	b	12368 <__assert_fail@plt+0xb1c>
   12364:	nop	{0}
   12368:	bl	116c0 <__errno_location@plt>
   1236c:	mov	r3, r0
   12370:	ldr	r3, [r3]
   12374:	str	r3, [fp, #-20]	; 0xffffffec
   12378:	ldr	r0, [fp, #-12]
   1237c:	bl	13d58 <__assert_fail@plt+0x250c>
   12380:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12384:	mov	r0, r3
   12388:	bl	11798 <freecon@plt>
   1238c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12390:	mov	r0, r3
   12394:	bl	11798 <freecon@plt>
   12398:	bl	116c0 <__errno_location@plt>
   1239c:	mov	r2, r0
   123a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   123a4:	str	r3, [r2]
   123a8:	ldr	r3, [fp, #-8]
   123ac:	mov	r0, r3
   123b0:	sub	sp, fp, #4
   123b4:	ldr	fp, [sp]
   123b8:	add	sp, sp, #4
   123bc:	pop	{pc}		; (ldr pc, [sp], #4)
   123c0:	str	fp, [sp, #-8]!
   123c4:	str	lr, [sp, #4]
   123c8:	add	fp, sp, #4
   123cc:	sub	sp, sp, #56	; 0x38
   123d0:	str	r0, [fp, #-48]	; 0xffffffd0
   123d4:	str	r1, [fp, #-52]	; 0xffffffcc
   123d8:	str	r2, [fp, #-56]	; 0xffffffc8
   123dc:	mvn	r3, #0
   123e0:	str	r3, [fp, #-8]
   123e4:	mov	r3, #0
   123e8:	str	r3, [fp, #-36]	; 0xffffffdc
   123ec:	mov	r3, #0
   123f0:	str	r3, [fp, #-40]	; 0xffffffd8
   123f4:	mov	r3, #0
   123f8:	str	r3, [fp, #-12]
   123fc:	mov	r3, #0
   12400:	str	r3, [fp, #-16]
   12404:	mov	r3, #0
   12408:	str	r3, [fp, #-20]	; 0xffffffec
   1240c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12410:	ldrb	r3, [r3]
   12414:	cmp	r3, #47	; 0x2f
   12418:	beq	12444 <__assert_fail@plt+0xbf8>
   1241c:	mov	r1, #2
   12420:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12424:	bl	1382c <__assert_fail@plt+0x1fe0>
   12428:	mov	r3, r0
   1242c:	str	r3, [fp, #-20]	; 0xffffffec
   12430:	ldr	r3, [fp, #-20]	; 0xffffffec
   12434:	cmp	r3, #0
   12438:	beq	1253c <__assert_fail@plt+0xcf0>
   1243c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12440:	str	r3, [fp, #-52]	; 0xffffffcc
   12444:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12448:	sub	r1, fp, #36	; 0x24
   1244c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12450:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12454:	bl	1142c <selabel_lookup@plt>
   12458:	mov	r3, r0
   1245c:	cmp	r3, #0
   12460:	bge	1248c <__assert_fail@plt+0xc40>
   12464:	bl	116c0 <__errno_location@plt>
   12468:	mov	r3, r0
   1246c:	ldr	r3, [r3]
   12470:	cmp	r3, #2
   12474:	bne	12544 <__assert_fail@plt+0xcf8>
   12478:	bl	116c0 <__errno_location@plt>
   1247c:	mov	r2, r0
   12480:	mov	r3, #61	; 0x3d
   12484:	str	r3, [r2]
   12488:	b	12544 <__assert_fail@plt+0xcf8>
   1248c:	sub	r3, fp, #40	; 0x28
   12490:	mov	r2, r3
   12494:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12498:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1249c:	bl	12290 <__assert_fail@plt+0xa44>
   124a0:	mov	r3, r0
   124a4:	cmp	r3, #0
   124a8:	blt	1254c <__assert_fail@plt+0xd00>
   124ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   124b0:	mov	r0, r3
   124b4:	bl	114ec <context_new@plt>
   124b8:	str	r0, [fp, #-12]
   124bc:	ldr	r3, [fp, #-12]
   124c0:	cmp	r3, #0
   124c4:	beq	12554 <__assert_fail@plt+0xd08>
   124c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   124cc:	mov	r0, r3
   124d0:	bl	114ec <context_new@plt>
   124d4:	str	r0, [fp, #-16]
   124d8:	ldr	r3, [fp, #-16]
   124dc:	cmp	r3, #0
   124e0:	beq	1255c <__assert_fail@plt+0xd10>
   124e4:	ldr	r0, [fp, #-12]
   124e8:	bl	11480 <context_type_get@plt>
   124ec:	str	r0, [fp, #-24]	; 0xffffffe8
   124f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   124f4:	cmp	r3, #0
   124f8:	beq	12564 <__assert_fail@plt+0xd18>
   124fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12500:	ldr	r0, [fp, #-16]
   12504:	bl	11510 <context_type_set@plt>
   12508:	mov	r3, r0
   1250c:	cmp	r3, #0
   12510:	bne	1256c <__assert_fail@plt+0xd20>
   12514:	ldr	r0, [fp, #-16]
   12518:	bl	117c8 <context_str@plt>
   1251c:	str	r0, [fp, #-28]	; 0xffffffe4
   12520:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12524:	cmp	r3, #0
   12528:	beq	12574 <__assert_fail@plt+0xd28>
   1252c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12530:	bl	116a8 <setfscreatecon@plt>
   12534:	str	r0, [fp, #-8]
   12538:	b	12578 <__assert_fail@plt+0xd2c>
   1253c:	nop	{0}
   12540:	b	12578 <__assert_fail@plt+0xd2c>
   12544:	nop	{0}
   12548:	b	12578 <__assert_fail@plt+0xd2c>
   1254c:	nop	{0}
   12550:	b	12578 <__assert_fail@plt+0xd2c>
   12554:	nop	{0}
   12558:	b	12578 <__assert_fail@plt+0xd2c>
   1255c:	nop	{0}
   12560:	b	12578 <__assert_fail@plt+0xd2c>
   12564:	nop	{0}
   12568:	b	12578 <__assert_fail@plt+0xd2c>
   1256c:	nop	{0}
   12570:	b	12578 <__assert_fail@plt+0xd2c>
   12574:	nop	{0}
   12578:	bl	116c0 <__errno_location@plt>
   1257c:	mov	r3, r0
   12580:	ldr	r3, [r3]
   12584:	str	r3, [fp, #-32]	; 0xffffffe0
   12588:	ldr	r0, [fp, #-12]
   1258c:	bl	11624 <context_free@plt>
   12590:	ldr	r0, [fp, #-16]
   12594:	bl	11624 <context_free@plt>
   12598:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1259c:	mov	r0, r3
   125a0:	bl	11798 <freecon@plt>
   125a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   125a8:	mov	r0, r3
   125ac:	bl	11798 <freecon@plt>
   125b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   125b4:	bl	13d58 <__assert_fail@plt+0x250c>
   125b8:	bl	116c0 <__errno_location@plt>
   125bc:	mov	r2, r0
   125c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   125c4:	str	r3, [r2]
   125c8:	ldr	r3, [fp, #-8]
   125cc:	mov	r0, r3
   125d0:	sub	sp, fp, #4
   125d4:	ldr	fp, [sp]
   125d8:	add	sp, sp, #4
   125dc:	pop	{pc}		; (ldr pc, [sp], #4)
   125e0:	str	fp, [sp, #-8]!
   125e4:	str	lr, [sp, #4]
   125e8:	add	fp, sp, #4
   125ec:	sub	sp, sp, #152	; 0x98
   125f0:	str	r0, [fp, #-152]	; 0xffffff68
   125f4:	str	r1, [fp, #-156]	; 0xffffff64
   125f8:	mvn	r3, #0
   125fc:	str	r3, [fp, #-8]
   12600:	mov	r3, #0
   12604:	str	r3, [fp, #-144]	; 0xffffff70
   12608:	mov	r3, #0
   1260c:	str	r3, [fp, #-148]	; 0xffffff6c
   12610:	mov	r3, #0
   12614:	str	r3, [fp, #-12]
   12618:	mov	r3, #0
   1261c:	str	r3, [fp, #-16]
   12620:	ldr	r3, [fp, #-152]	; 0xffffff68
   12624:	cmp	r3, #0
   12628:	bne	126b8 <__assert_fail@plt+0xe6c>
   1262c:	sub	r3, fp, #148	; 0x94
   12630:	mov	r0, r3
   12634:	bl	117b0 <getfscreatecon@plt>
   12638:	mov	r3, r0
   1263c:	cmp	r3, #0
   12640:	bge	1264c <__assert_fail@plt+0xe00>
   12644:	ldr	r3, [fp, #-8]
   12648:	b	12918 <__assert_fail@plt+0x10cc>
   1264c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12650:	cmp	r3, #0
   12654:	bne	12670 <__assert_fail@plt+0xe24>
   12658:	bl	116c0 <__errno_location@plt>
   1265c:	mov	r2, r0
   12660:	mov	r3, #61	; 0x3d
   12664:	str	r3, [r2]
   12668:	ldr	r3, [fp, #-8]
   1266c:	b	12918 <__assert_fail@plt+0x10cc>
   12670:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12674:	mov	r1, r3
   12678:	ldr	r0, [fp, #-156]	; 0xffffff64
   1267c:	bl	11498 <lsetfilecon@plt>
   12680:	str	r0, [fp, #-8]
   12684:	bl	116c0 <__errno_location@plt>
   12688:	mov	r3, r0
   1268c:	ldr	r3, [r3]
   12690:	str	r3, [fp, #-20]	; 0xffffffec
   12694:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12698:	mov	r0, r3
   1269c:	bl	11798 <freecon@plt>
   126a0:	bl	116c0 <__errno_location@plt>
   126a4:	mov	r2, r0
   126a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   126ac:	str	r3, [r2]
   126b0:	ldr	r3, [fp, #-8]
   126b4:	b	12918 <__assert_fail@plt+0x10cc>
   126b8:	mov	r1, #32768	; 0x8000
   126bc:	ldr	r0, [fp, #-156]	; 0xffffff64
   126c0:	bl	115dc <open64@plt>
   126c4:	str	r0, [fp, #-24]	; 0xffffffe8
   126c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   126cc:	cmn	r3, #1
   126d0:	bne	126e8 <__assert_fail@plt+0xe9c>
   126d4:	bl	116c0 <__errno_location@plt>
   126d8:	mov	r3, r0
   126dc:	ldr	r3, [r3]
   126e0:	cmp	r3, #40	; 0x28
   126e4:	bne	12874 <__assert_fail@plt+0x1028>
   126e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   126ec:	cmn	r3, #1
   126f0:	beq	12714 <__assert_fail@plt+0xec8>
   126f4:	sub	r3, fp, #140	; 0x8c
   126f8:	mov	r1, r3
   126fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12700:	bl	1fe1c <lchmod@@Base+0x6c4c>
   12704:	mov	r3, r0
   12708:	cmp	r3, #0
   1270c:	bge	12730 <__assert_fail@plt+0xee4>
   12710:	b	128b8 <__assert_fail@plt+0x106c>
   12714:	sub	r3, fp, #140	; 0x8c
   12718:	mov	r1, r3
   1271c:	ldr	r0, [fp, #-156]	; 0xffffff64
   12720:	bl	1fe2c <lchmod@@Base+0x6c5c>
   12724:	mov	r3, r0
   12728:	cmp	r3, #0
   1272c:	blt	1287c <__assert_fail@plt+0x1030>
   12730:	ldr	r3, [fp, #-124]	; 0xffffff84
   12734:	sub	r1, fp, #144	; 0x90
   12738:	ldr	r2, [fp, #-156]	; 0xffffff64
   1273c:	ldr	r0, [fp, #-152]	; 0xffffff68
   12740:	bl	1142c <selabel_lookup@plt>
   12744:	mov	r3, r0
   12748:	cmp	r3, #0
   1274c:	bge	12778 <__assert_fail@plt+0xf2c>
   12750:	bl	116c0 <__errno_location@plt>
   12754:	mov	r3, r0
   12758:	ldr	r3, [r3]
   1275c:	cmp	r3, #2
   12760:	bne	12884 <__assert_fail@plt+0x1038>
   12764:	bl	116c0 <__errno_location@plt>
   12768:	mov	r2, r0
   1276c:	mov	r3, #61	; 0x3d
   12770:	str	r3, [r2]
   12774:	b	12884 <__assert_fail@plt+0x1038>
   12778:	ldr	r3, [fp, #-144]	; 0xffffff70
   1277c:	mov	r0, r3
   12780:	bl	114ec <context_new@plt>
   12784:	str	r0, [fp, #-12]
   12788:	ldr	r3, [fp, #-12]
   1278c:	cmp	r3, #0
   12790:	beq	1288c <__assert_fail@plt+0x1040>
   12794:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12798:	cmn	r3, #1
   1279c:	beq	127c0 <__assert_fail@plt+0xf74>
   127a0:	sub	r3, fp, #148	; 0x94
   127a4:	mov	r1, r3
   127a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127ac:	bl	1cca0 <lchmod@@Base+0x3ad0>
   127b0:	mov	r3, r0
   127b4:	cmp	r3, #0
   127b8:	bge	127dc <__assert_fail@plt+0xf90>
   127bc:	b	128b8 <__assert_fail@plt+0x106c>
   127c0:	sub	r3, fp, #148	; 0x94
   127c4:	mov	r1, r3
   127c8:	ldr	r0, [fp, #-156]	; 0xffffff64
   127cc:	bl	1cc54 <lchmod@@Base+0x3a84>
   127d0:	mov	r3, r0
   127d4:	cmp	r3, #0
   127d8:	blt	12894 <__assert_fail@plt+0x1048>
   127dc:	ldr	r3, [fp, #-148]	; 0xffffff6c
   127e0:	mov	r0, r3
   127e4:	bl	114ec <context_new@plt>
   127e8:	str	r0, [fp, #-16]
   127ec:	ldr	r3, [fp, #-16]
   127f0:	cmp	r3, #0
   127f4:	beq	1289c <__assert_fail@plt+0x1050>
   127f8:	ldr	r0, [fp, #-12]
   127fc:	bl	11480 <context_type_get@plt>
   12800:	str	r0, [fp, #-28]	; 0xffffffe4
   12804:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12808:	cmp	r3, #0
   1280c:	beq	128a4 <__assert_fail@plt+0x1058>
   12810:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12814:	ldr	r0, [fp, #-16]
   12818:	bl	11510 <context_type_set@plt>
   1281c:	mov	r3, r0
   12820:	cmp	r3, #0
   12824:	bne	128ac <__assert_fail@plt+0x1060>
   12828:	ldr	r0, [fp, #-16]
   1282c:	bl	117c8 <context_str@plt>
   12830:	str	r0, [fp, #-32]	; 0xffffffe0
   12834:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12838:	cmp	r3, #0
   1283c:	beq	128b4 <__assert_fail@plt+0x1068>
   12840:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12844:	cmn	r3, #1
   12848:	beq	12860 <__assert_fail@plt+0x1014>
   1284c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12850:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12854:	bl	11720 <fsetfilecon@plt>
   12858:	str	r0, [fp, #-8]
   1285c:	b	128b8 <__assert_fail@plt+0x106c>
   12860:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12864:	ldr	r0, [fp, #-156]	; 0xffffff64
   12868:	bl	11498 <lsetfilecon@plt>
   1286c:	str	r0, [fp, #-8]
   12870:	b	128b8 <__assert_fail@plt+0x106c>
   12874:	nop	{0}
   12878:	b	128b8 <__assert_fail@plt+0x106c>
   1287c:	nop	{0}
   12880:	b	128b8 <__assert_fail@plt+0x106c>
   12884:	nop	{0}
   12888:	b	128b8 <__assert_fail@plt+0x106c>
   1288c:	nop	{0}
   12890:	b	128b8 <__assert_fail@plt+0x106c>
   12894:	nop	{0}
   12898:	b	128b8 <__assert_fail@plt+0x106c>
   1289c:	nop	{0}
   128a0:	b	128b8 <__assert_fail@plt+0x106c>
   128a4:	nop	{0}
   128a8:	b	128b8 <__assert_fail@plt+0x106c>
   128ac:	nop	{0}
   128b0:	b	128b8 <__assert_fail@plt+0x106c>
   128b4:	nop	{0}
   128b8:	bl	116c0 <__errno_location@plt>
   128bc:	mov	r3, r0
   128c0:	ldr	r3, [r3]
   128c4:	str	r3, [fp, #-36]	; 0xffffffdc
   128c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   128cc:	cmn	r3, #1
   128d0:	beq	128dc <__assert_fail@plt+0x1090>
   128d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128d8:	bl	11804 <close@plt>
   128dc:	ldr	r0, [fp, #-12]
   128e0:	bl	11624 <context_free@plt>
   128e4:	ldr	r0, [fp, #-16]
   128e8:	bl	11624 <context_free@plt>
   128ec:	ldr	r3, [fp, #-144]	; 0xffffff70
   128f0:	mov	r0, r3
   128f4:	bl	11798 <freecon@plt>
   128f8:	ldr	r3, [fp, #-148]	; 0xffffff6c
   128fc:	mov	r0, r3
   12900:	bl	11798 <freecon@plt>
   12904:	bl	116c0 <__errno_location@plt>
   12908:	mov	r2, r0
   1290c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12910:	str	r3, [r2]
   12914:	ldr	r3, [fp, #-8]
   12918:	mov	r0, r3
   1291c:	sub	sp, fp, #4
   12920:	ldr	fp, [sp]
   12924:	add	sp, sp, #4
   12928:	pop	{pc}		; (ldr pc, [sp], #4)
   1292c:	str	fp, [sp, #-8]!
   12930:	str	lr, [sp, #4]
   12934:	add	fp, sp, #4
   12938:	sub	sp, sp, #48	; 0x30
   1293c:	str	r0, [fp, #-40]	; 0xffffffd8
   12940:	str	r1, [fp, #-44]	; 0xffffffd4
   12944:	mov	r3, r2
   12948:	strb	r3, [fp, #-45]	; 0xffffffd3
   1294c:	mov	r3, #0
   12950:	str	r3, [fp, #-8]
   12954:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12958:	ldrb	r3, [r3]
   1295c:	cmp	r3, #47	; 0x2f
   12960:	beq	12994 <__assert_fail@plt+0x1148>
   12964:	mov	r1, #2
   12968:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1296c:	bl	1382c <__assert_fail@plt+0x1fe0>
   12970:	mov	r3, r0
   12974:	str	r3, [fp, #-8]
   12978:	ldr	r3, [fp, #-8]
   1297c:	cmp	r3, #0
   12980:	bne	1298c <__assert_fail@plt+0x1140>
   12984:	mov	r3, #0
   12988:	b	12adc <__assert_fail@plt+0x1290>
   1298c:	ldr	r3, [fp, #-8]
   12990:	str	r3, [fp, #-44]	; 0xffffffd4
   12994:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   12998:	eor	r3, r3, #1
   1299c:	uxtb	r3, r3
   129a0:	cmp	r3, #0
   129a4:	beq	129f8 <__assert_fail@plt+0x11ac>
   129a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   129ac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   129b0:	bl	125e0 <__assert_fail@plt+0xd94>
   129b4:	mov	r3, r0
   129b8:	cmn	r3, #1
   129bc:	movne	r3, #1
   129c0:	moveq	r3, #0
   129c4:	strb	r3, [fp, #-13]
   129c8:	bl	116c0 <__errno_location@plt>
   129cc:	mov	r3, r0
   129d0:	ldr	r3, [r3]
   129d4:	str	r3, [fp, #-20]	; 0xffffffec
   129d8:	ldr	r0, [fp, #-8]
   129dc:	bl	13d58 <__assert_fail@plt+0x250c>
   129e0:	bl	116c0 <__errno_location@plt>
   129e4:	mov	r2, r0
   129e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   129ec:	str	r3, [r2]
   129f0:	ldrb	r3, [fp, #-13]
   129f4:	b	12adc <__assert_fail@plt+0x1290>
   129f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   129fc:	str	r3, [fp, #-36]	; 0xffffffdc
   12a00:	mov	r3, #0
   12a04:	str	r3, [fp, #-32]	; 0xffffffe0
   12a08:	sub	r3, fp, #36	; 0x24
   12a0c:	mov	r2, #0
   12a10:	mov	r1, #16
   12a14:	mov	r0, r3
   12a18:	bl	1de74 <lchmod@@Base+0x4ca4>
   12a1c:	mov	r3, r0
   12a20:	str	r3, [fp, #-24]	; 0xffffffe8
   12a24:	mov	r3, #0
   12a28:	str	r3, [fp, #-12]
   12a2c:	b	12a60 <__assert_fail@plt+0x1214>
   12a30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12a34:	ldr	r3, [r3, #24]
   12a38:	mov	r1, r3
   12a3c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12a40:	bl	125e0 <__assert_fail@plt+0xd94>
   12a44:	mov	r3, r0
   12a48:	cmp	r3, #0
   12a4c:	bge	12a60 <__assert_fail@plt+0x1214>
   12a50:	bl	116c0 <__errno_location@plt>
   12a54:	mov	r3, r0
   12a58:	ldr	r3, [r3]
   12a5c:	str	r3, [fp, #-12]
   12a60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a64:	bl	15098 <__assert_fail@plt+0x384c>
   12a68:	str	r0, [fp, #-28]	; 0xffffffe4
   12a6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12a70:	cmp	r3, #0
   12a74:	bne	12a30 <__assert_fail@plt+0x11e4>
   12a78:	bl	116c0 <__errno_location@plt>
   12a7c:	mov	r3, r0
   12a80:	ldr	r3, [r3]
   12a84:	cmp	r3, #0
   12a88:	beq	12a9c <__assert_fail@plt+0x1250>
   12a8c:	bl	116c0 <__errno_location@plt>
   12a90:	mov	r3, r0
   12a94:	ldr	r3, [r3]
   12a98:	str	r3, [fp, #-12]
   12a9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12aa0:	bl	14b34 <__assert_fail@plt+0x32e8>
   12aa4:	mov	r3, r0
   12aa8:	cmp	r3, #0
   12aac:	beq	12ac0 <__assert_fail@plt+0x1274>
   12ab0:	bl	116c0 <__errno_location@plt>
   12ab4:	mov	r3, r0
   12ab8:	ldr	r3, [r3]
   12abc:	str	r3, [fp, #-12]
   12ac0:	ldr	r0, [fp, #-8]
   12ac4:	bl	13d58 <__assert_fail@plt+0x250c>
   12ac8:	ldr	r3, [fp, #-12]
   12acc:	cmp	r3, #0
   12ad0:	moveq	r3, #1
   12ad4:	movne	r3, #0
   12ad8:	uxtb	r3, r3
   12adc:	mov	r0, r3
   12ae0:	sub	sp, fp, #4
   12ae4:	ldr	fp, [sp]
   12ae8:	add	sp, sp, #4
   12aec:	pop	{pc}		; (ldr pc, [sp], #4)
   12af0:	push	{fp}		; (str fp, [sp, #-4]!)
   12af4:	add	fp, sp, #0
   12af8:	sub	sp, sp, #12
   12afc:	str	r0, [fp, #-8]
   12b00:	ldr	r3, [fp, #-8]
   12b04:	add	r2, r3, #8
   12b08:	ldr	r3, [fp, #-8]
   12b0c:	str	r2, [r3]
   12b10:	ldr	r3, [fp, #-8]
   12b14:	mov	r2, #1024	; 0x400
   12b18:	str	r2, [r3, #4]
   12b1c:	nop	{0}
   12b20:	add	sp, fp, #0
   12b24:	pop	{fp}		; (ldr fp, [sp], #4)
   12b28:	bx	lr
   12b2c:	str	fp, [sp, #-8]!
   12b30:	str	lr, [sp, #4]
   12b34:	add	fp, sp, #4
   12b38:	sub	sp, sp, #8
   12b3c:	str	r0, [fp, #-8]
   12b40:	ldr	r3, [fp, #-8]
   12b44:	ldr	r2, [r3]
   12b48:	ldr	r3, [fp, #-8]
   12b4c:	add	r3, r3, #8
   12b50:	cmp	r2, r3
   12b54:	beq	12b68 <__assert_fail@plt+0x131c>
   12b58:	ldr	r3, [fp, #-8]
   12b5c:	ldr	r3, [r3]
   12b60:	mov	r0, r3
   12b64:	bl	13d58 <__assert_fail@plt+0x250c>
   12b68:	nop	{0}
   12b6c:	sub	sp, fp, #4
   12b70:	ldr	fp, [sp]
   12b74:	add	sp, sp, #4
   12b78:	pop	{pc}		; (ldr pc, [sp], #4)
   12b7c:	str	fp, [sp, #-8]!
   12b80:	str	lr, [sp, #4]
   12b84:	add	fp, sp, #4
   12b88:	sub	sp, sp, #8
   12b8c:	str	r0, [fp, #-8]
   12b90:	mov	r3, #512	; 0x200
   12b94:	mov	r2, #0
   12b98:	ldr	r1, [fp, #-8]
   12b9c:	mvn	r0, #99	; 0x63
   12ba0:	bl	114bc <faccessat@plt>
   12ba4:	mov	r3, r0
   12ba8:	cmp	r3, #0
   12bac:	moveq	r3, #1
   12bb0:	movne	r3, #0
   12bb4:	uxtb	r3, r3
   12bb8:	mov	r0, r3
   12bbc:	sub	sp, fp, #4
   12bc0:	ldr	fp, [sp]
   12bc4:	add	sp, sp, #4
   12bc8:	pop	{pc}		; (ldr pc, [sp], #4)
   12bcc:	push	{fp}		; (str fp, [sp, #-4]!)
   12bd0:	add	fp, sp, #0
   12bd4:	sub	sp, sp, #12
   12bd8:	str	r0, [fp, #-8]
   12bdc:	b	12c7c <__assert_fail@plt+0x1430>
   12be0:	ldr	r3, [fp, #-8]
   12be4:	add	r3, r3, #1
   12be8:	str	r3, [fp, #-8]
   12bec:	ldr	r3, [fp, #-8]
   12bf0:	ldrb	r3, [r3]
   12bf4:	cmp	r3, #47	; 0x2f
   12bf8:	beq	12be0 <__assert_fail@plt+0x1394>
   12bfc:	ldr	r3, [fp, #-8]
   12c00:	add	r2, r3, #1
   12c04:	str	r2, [fp, #-8]
   12c08:	ldrb	r3, [r3]
   12c0c:	cmp	r3, #0
   12c10:	beq	12c24 <__assert_fail@plt+0x13d8>
   12c14:	cmp	r3, #46	; 0x2e
   12c18:	beq	12c2c <__assert_fail@plt+0x13e0>
   12c1c:	mov	r3, #0
   12c20:	b	12c90 <__assert_fail@plt+0x1444>
   12c24:	mov	r3, #1
   12c28:	b	12c90 <__assert_fail@plt+0x1444>
   12c2c:	ldr	r3, [fp, #-8]
   12c30:	ldrb	r3, [r3]
   12c34:	cmp	r3, #0
   12c38:	beq	12c74 <__assert_fail@plt+0x1428>
   12c3c:	ldr	r3, [fp, #-8]
   12c40:	ldrb	r3, [r3]
   12c44:	cmp	r3, #46	; 0x2e
   12c48:	bne	12c7c <__assert_fail@plt+0x1430>
   12c4c:	ldr	r3, [fp, #-8]
   12c50:	add	r3, r3, #1
   12c54:	ldrb	r3, [r3]
   12c58:	cmp	r3, #0
   12c5c:	beq	12c74 <__assert_fail@plt+0x1428>
   12c60:	ldr	r3, [fp, #-8]
   12c64:	add	r3, r3, #1
   12c68:	ldrb	r3, [r3]
   12c6c:	cmp	r3, #47	; 0x2f
   12c70:	bne	12c7c <__assert_fail@plt+0x1430>
   12c74:	mov	r3, #1
   12c78:	b	12c90 <__assert_fail@plt+0x1444>
   12c7c:	ldr	r3, [fp, #-8]
   12c80:	ldrb	r3, [r3]
   12c84:	cmp	r3, #47	; 0x2f
   12c88:	beq	12be0 <__assert_fail@plt+0x1394>
   12c8c:	mov	r3, #0
   12c90:	mov	r0, r3
   12c94:	add	sp, fp, #0
   12c98:	pop	{fp}		; (ldr fp, [sp], #4)
   12c9c:	bx	lr
   12ca0:	str	fp, [sp, #-8]!
   12ca4:	str	lr, [sp, #4]
   12ca8:	add	fp, sp, #4
   12cac:	sub	sp, sp, #8
   12cb0:	str	r0, [fp, #-8]
   12cb4:	str	r1, [fp, #-12]
   12cb8:	ldr	r2, [fp, #-12]
   12cbc:	movw	r3, #1084	; 0x43c
   12cc0:	movt	r3, #2
   12cc4:	ldrh	r3, [r3]
   12cc8:	strh	r3, [r2]
   12ccc:	ldr	r0, [fp, #-8]
   12cd0:	bl	12b7c <__assert_fail@plt+0x1330>
   12cd4:	mov	r3, r0
   12cd8:	mov	r0, r3
   12cdc:	sub	sp, fp, #4
   12ce0:	ldr	fp, [sp]
   12ce4:	add	sp, sp, #4
   12ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   12cec:	push	{fp}		; (str fp, [sp, #-4]!)
   12cf0:	add	fp, sp, #0
   12cf4:	sub	sp, sp, #12
   12cf8:	str	r0, [fp, #-8]
   12cfc:	ldr	r3, [fp, #-8]
   12d00:	sub	r2, r3, #1
   12d04:	ldr	r3, [fp, #-8]
   12d08:	and	r3, r3, r2
   12d0c:	cmp	r3, #0
   12d10:	movne	r3, #1
   12d14:	moveq	r3, #0
   12d18:	uxtb	r3, r3
   12d1c:	mov	r0, r3
   12d20:	add	sp, fp, #0
   12d24:	pop	{fp}		; (ldr fp, [sp], #4)
   12d28:	bx	lr
   12d2c:	str	fp, [sp, #-8]!
   12d30:	str	lr, [sp, #4]
   12d34:	add	fp, sp, #4
   12d38:	sub	sp, sp, #32
   12d3c:	str	r0, [fp, #-16]
   12d40:	str	r1, [fp, #-20]	; 0xffffffec
   12d44:	str	r2, [fp, #-24]	; 0xffffffe8
   12d48:	ldr	r3, [fp, #-16]
   12d4c:	ldr	r3, [r3]
   12d50:	cmp	r3, #0
   12d54:	bne	12dac <__assert_fail@plt+0x1560>
   12d58:	mov	r3, #7
   12d5c:	str	r3, [fp, #-8]
   12d60:	ldr	r0, [fp, #-8]
   12d64:	movw	r3, #36712	; 0x8f68
   12d68:	movt	r3, #1
   12d6c:	str	r3, [sp]
   12d70:	movw	r3, #36536	; 0x8eb8
   12d74:	movt	r3, #1
   12d78:	movw	r2, #36396	; 0x8e2c
   12d7c:	movt	r2, #1
   12d80:	mov	r1, #0
   12d84:	bl	17dec <__assert_fail@plt+0x65a0>
   12d88:	mov	r3, r0
   12d8c:	mov	r2, r3
   12d90:	ldr	r3, [fp, #-16]
   12d94:	str	r2, [r3]
   12d98:	ldr	r3, [fp, #-16]
   12d9c:	ldr	r3, [r3]
   12da0:	cmp	r3, #0
   12da4:	bne	12dac <__assert_fail@plt+0x1560>
   12da8:	bl	1de30 <lchmod@@Base+0x4c60>
   12dac:	ldr	r3, [fp, #-16]
   12db0:	ldr	r3, [r3]
   12db4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12db8:	ldr	r1, [fp, #-20]	; 0xffffffec
   12dbc:	mov	r0, r3
   12dc0:	bl	13cd0 <__assert_fail@plt+0x2484>
   12dc4:	mov	r3, r0
   12dc8:	cmp	r3, #0
   12dcc:	beq	12dd8 <__assert_fail@plt+0x158c>
   12dd0:	mov	r3, #1
   12dd4:	b	12df4 <__assert_fail@plt+0x15a8>
   12dd8:	ldr	r3, [fp, #-16]
   12ddc:	ldr	r3, [r3]
   12de0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12de4:	ldr	r1, [fp, #-20]	; 0xffffffec
   12de8:	mov	r0, r3
   12dec:	bl	13c10 <__assert_fail@plt+0x23c4>
   12df0:	mov	r3, #0
   12df4:	mov	r0, r3
   12df8:	sub	sp, fp, #4
   12dfc:	ldr	fp, [sp]
   12e00:	add	sp, sp, #4
   12e04:	pop	{pc}		; (ldr pc, [sp], #4)
   12e08:	str	fp, [sp, #-8]!
   12e0c:	str	lr, [sp, #4]
   12e10:	add	fp, sp, #4
   12e14:	sub	sp, sp, #2288	; 0x8f0
   12e18:	sub	sp, sp, #8
   12e1c:	str	r0, [fp, #-2288]	; 0xfffff710
   12e20:	str	r1, [fp, #-2292]	; 0xfffff70c
   12e24:	str	r2, [fp, #-2296]	; 0xfffff708
   12e28:	mov	r3, #0
   12e2c:	str	r3, [fp, #-116]	; 0xffffff8c
   12e30:	ldr	r3, [fp, #-2292]	; 0xfffff70c
   12e34:	and	r3, r3, #4
   12e38:	cmp	r3, #0
   12e3c:	movne	r3, #1
   12e40:	moveq	r3, #0
   12e44:	strb	r3, [fp, #-49]	; 0xffffffcf
   12e48:	mov	r3, #0
   12e4c:	str	r3, [fp, #-20]	; 0xffffffec
   12e50:	ldr	r3, [fp, #-2292]	; 0xfffff70c
   12e54:	and	r3, r3, #3
   12e58:	str	r3, [fp, #-56]	; 0xffffffc8
   12e5c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12e60:	bl	12cec <__assert_fail@plt+0x14a0>
   12e64:	mov	r3, r0
   12e68:	cmp	r3, #0
   12e6c:	beq	12e88 <__assert_fail@plt+0x163c>
   12e70:	bl	116c0 <__errno_location@plt>
   12e74:	mov	r2, r0
   12e78:	mov	r3, #22
   12e7c:	str	r3, [r2]
   12e80:	mov	r3, #0
   12e84:	b	13818 <__assert_fail@plt+0x1fcc>
   12e88:	ldr	r3, [fp, #-2288]	; 0xfffff710
   12e8c:	cmp	r3, #0
   12e90:	bne	12eac <__assert_fail@plt+0x1660>
   12e94:	bl	116c0 <__errno_location@plt>
   12e98:	mov	r2, r0
   12e9c:	mov	r3, #22
   12ea0:	str	r3, [r2]
   12ea4:	mov	r3, #0
   12ea8:	b	13818 <__assert_fail@plt+0x1fcc>
   12eac:	ldr	r3, [fp, #-2288]	; 0xfffff710
   12eb0:	ldrb	r3, [r3]
   12eb4:	cmp	r3, #0
   12eb8:	bne	12ed4 <__assert_fail@plt+0x1688>
   12ebc:	bl	116c0 <__errno_location@plt>
   12ec0:	mov	r2, r0
   12ec4:	mov	r3, #2
   12ec8:	str	r3, [r2]
   12ecc:	mov	r3, #0
   12ed0:	b	13818 <__assert_fail@plt+0x1fcc>
   12ed4:	sub	r3, fp, #1136	; 0x470
   12ed8:	sub	r3, r3, #4
   12edc:	sub	r3, r3, #8
   12ee0:	mov	r0, r3
   12ee4:	bl	12af0 <__assert_fail@plt+0x12a4>
   12ee8:	sub	r3, fp, #2176	; 0x880
   12eec:	sub	r3, r3, #4
   12ef0:	mov	r0, r3
   12ef4:	bl	12af0 <__assert_fail@plt+0x12a4>
   12ef8:	ldr	r0, [fp, #-2296]	; 0xfffff708
   12efc:	bl	12af0 <__assert_fail@plt+0x12a4>
   12f00:	ldr	r3, [fp, #-2296]	; 0xfffff708
   12f04:	ldr	r3, [r3]
   12f08:	str	r3, [fp, #-60]	; 0xffffffc4
   12f0c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   12f10:	str	r3, [fp, #-24]	; 0xffffffe8
   12f14:	mov	r3, #0
   12f18:	strb	r3, [fp, #-25]	; 0xffffffe7
   12f1c:	mov	r3, #1
   12f20:	strb	r3, [fp, #-26]	; 0xffffffe6
   12f24:	mov	r3, #0
   12f28:	str	r3, [fp, #-32]	; 0xffffffe0
   12f2c:	ldr	r3, [fp, #-2288]	; 0xfffff710
   12f30:	ldrb	r3, [r3]
   12f34:	cmp	r3, #47	; 0x2f
   12f38:	beq	12fec <__assert_fail@plt+0x17a0>
   12f3c:	b	12fa8 <__assert_fail@plt+0x175c>
   12f40:	bl	116c0 <__errno_location@plt>
   12f44:	mov	r3, r0
   12f48:	ldr	r3, [r3]
   12f4c:	cmp	r3, #12
   12f50:	beq	12f88 <__assert_fail@plt+0x173c>
   12f54:	cmp	r3, #34	; 0x22
   12f58:	bne	12f8c <__assert_fail@plt+0x1740>
   12f5c:	ldr	r3, [fp, #-2296]	; 0xfffff708
   12f60:	str	r3, [fp, #-88]	; 0xffffffa8
   12f64:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12f68:	bl	1c8f8 <lchmod@@Base+0x3728>
   12f6c:	mov	r3, r0
   12f70:	cmp	r3, #0
   12f74:	movne	r3, #1
   12f78:	moveq	r3, #0
   12f7c:	uxtb	r3, r3
   12f80:	cmp	r3, #0
   12f84:	bne	12f98 <__assert_fail@plt+0x174c>
   12f88:	bl	1de30 <lchmod@@Base+0x4c60>
   12f8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12f90:	str	r3, [fp, #-8]
   12f94:	b	13740 <__assert_fail@plt+0x1ef4>
   12f98:	nop	{0}
   12f9c:	ldr	r3, [fp, #-2296]	; 0xfffff708
   12fa0:	ldr	r3, [r3]
   12fa4:	str	r3, [fp, #-24]	; 0xffffffe8
   12fa8:	ldr	r3, [fp, #-2296]	; 0xfffff708
   12fac:	ldr	r3, [r3, #4]
   12fb0:	mov	r1, r3
   12fb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12fb8:	bl	11654 <getcwd@plt>
   12fbc:	mov	r3, r0
   12fc0:	cmp	r3, #0
   12fc4:	beq	12f40 <__assert_fail@plt+0x16f4>
   12fc8:	mov	r1, #0
   12fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12fd0:	bl	11540 <rawmemchr@plt>
   12fd4:	str	r0, [fp, #-8]
   12fd8:	ldr	r3, [fp, #-2288]	; 0xfffff710
   12fdc:	str	r3, [fp, #-12]
   12fe0:	mov	r3, #0
   12fe4:	str	r3, [fp, #-32]	; 0xffffffe0
   12fe8:	b	136d4 <__assert_fail@plt+0x1e88>
   12fec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12ff0:	mov	r2, r3
   12ff4:	ldr	r1, [fp, #-2288]	; 0xfffff710
   12ff8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ffc:	bl	11630 <mempcpy@plt>
   13000:	str	r0, [fp, #-8]
   13004:	ldr	r3, [fp, #-8]
   13008:	add	r2, r3, #1
   1300c:	str	r2, [fp, #-8]
   13010:	mov	r2, #47	; 0x2f
   13014:	strb	r2, [r3]
   13018:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1301c:	ldr	r2, [fp, #-2288]	; 0xfffff710
   13020:	add	r3, r2, r3
   13024:	str	r3, [fp, #-12]
   13028:	b	136d4 <__assert_fail@plt+0x1e88>
   1302c:	ldr	r3, [fp, #-12]
   13030:	add	r3, r3, #1
   13034:	str	r3, [fp, #-12]
   13038:	ldr	r3, [fp, #-12]
   1303c:	ldrb	r3, [r3]
   13040:	cmp	r3, #47	; 0x2f
   13044:	beq	1302c <__assert_fail@plt+0x17e0>
   13048:	ldr	r3, [fp, #-12]
   1304c:	str	r3, [fp, #-16]
   13050:	b	13060 <__assert_fail@plt+0x1814>
   13054:	ldr	r3, [fp, #-16]
   13058:	add	r3, r3, #1
   1305c:	str	r3, [fp, #-16]
   13060:	ldr	r3, [fp, #-16]
   13064:	ldrb	r3, [r3]
   13068:	cmp	r3, #0
   1306c:	beq	13080 <__assert_fail@plt+0x1834>
   13070:	ldr	r3, [fp, #-16]
   13074:	ldrb	r3, [r3]
   13078:	cmp	r3, #47	; 0x2f
   1307c:	bne	13054 <__assert_fail@plt+0x1808>
   13080:	ldr	r2, [fp, #-16]
   13084:	ldr	r3, [fp, #-12]
   13088:	sub	r3, r2, r3
   1308c:	str	r3, [fp, #-64]	; 0xffffffc0
   13090:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13094:	cmp	r3, #0
   13098:	beq	136e8 <__assert_fail@plt+0x1e9c>
   1309c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   130a0:	cmp	r3, #1
   130a4:	bne	130b8 <__assert_fail@plt+0x186c>
   130a8:	ldr	r3, [fp, #-12]
   130ac:	ldrb	r3, [r3]
   130b0:	cmp	r3, #46	; 0x2e
   130b4:	beq	136cc <__assert_fail@plt+0x1e80>
   130b8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   130bc:	cmp	r3, #2
   130c0:	bne	13148 <__assert_fail@plt+0x18fc>
   130c4:	ldr	r3, [fp, #-12]
   130c8:	ldrb	r3, [r3]
   130cc:	cmp	r3, #46	; 0x2e
   130d0:	bne	13148 <__assert_fail@plt+0x18fc>
   130d4:	ldr	r3, [fp, #-12]
   130d8:	add	r3, r3, #1
   130dc:	ldrb	r3, [r3]
   130e0:	cmp	r3, #46	; 0x2e
   130e4:	bne	13148 <__assert_fail@plt+0x18fc>
   130e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   130ec:	add	r3, r3, #1
   130f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   130f4:	add	r3, r2, r3
   130f8:	ldr	r2, [fp, #-8]
   130fc:	cmp	r2, r3
   13100:	bls	136c0 <__assert_fail@plt+0x1e74>
   13104:	ldr	r3, [fp, #-8]
   13108:	sub	r3, r3, #1
   1310c:	str	r3, [fp, #-8]
   13110:	b	13120 <__assert_fail@plt+0x18d4>
   13114:	ldr	r3, [fp, #-8]
   13118:	sub	r3, r3, #1
   1311c:	str	r3, [fp, #-8]
   13120:	ldr	r2, [fp, #-8]
   13124:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13128:	cmp	r2, r3
   1312c:	bls	136c0 <__assert_fail@plt+0x1e74>
   13130:	ldr	r3, [fp, #-8]
   13134:	sub	r3, r3, #1
   13138:	ldrb	r3, [r3]
   1313c:	cmp	r3, #47	; 0x2f
   13140:	bne	13114 <__assert_fail@plt+0x18c8>
   13144:	b	136c0 <__assert_fail@plt+0x1e74>
   13148:	ldr	r3, [fp, #-8]
   1314c:	sub	r3, r3, #1
   13150:	ldrb	r3, [r3]
   13154:	cmp	r3, #47	; 0x2f
   13158:	beq	131d8 <__assert_fail@plt+0x198c>
   1315c:	ldr	r3, [fp, #-8]
   13160:	add	r2, r3, #1
   13164:	str	r2, [fp, #-8]
   13168:	mov	r2, #47	; 0x2f
   1316c:	strb	r2, [r3]
   13170:	b	131d8 <__assert_fail@plt+0x198c>
   13174:	ldr	r2, [fp, #-8]
   13178:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1317c:	sub	r3, r2, r3
   13180:	str	r3, [fp, #-68]	; 0xffffffbc
   13184:	ldr	r3, [fp, #-2296]	; 0xfffff708
   13188:	str	r3, [fp, #-92]	; 0xffffffa4
   1318c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   13190:	bl	1ca0c <lchmod@@Base+0x383c>
   13194:	mov	r3, r0
   13198:	cmp	r3, #0
   1319c:	movne	r3, #1
   131a0:	moveq	r3, #0
   131a4:	uxtb	r3, r3
   131a8:	eor	r3, r3, #1
   131ac:	uxtb	r3, r3
   131b0:	cmp	r3, #0
   131b4:	beq	131bc <__assert_fail@plt+0x1970>
   131b8:	bl	1de30 <lchmod@@Base+0x4c60>
   131bc:	ldr	r3, [fp, #-2296]	; 0xfffff708
   131c0:	ldr	r3, [r3]
   131c4:	str	r3, [fp, #-24]	; 0xffffffe8
   131c8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   131cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   131d0:	add	r3, r2, r3
   131d4:	str	r3, [fp, #-8]
   131d8:	ldr	r3, [fp, #-2296]	; 0xfffff708
   131dc:	ldr	r3, [r3, #4]
   131e0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   131e4:	add	r2, r2, r3
   131e8:	ldr	r3, [fp, #-8]
   131ec:	sub	r3, r2, r3
   131f0:	mov	r2, r3
   131f4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   131f8:	add	r3, r3, #2
   131fc:	cmp	r2, r3
   13200:	bcc	13174 <__assert_fail@plt+0x1928>
   13204:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13208:	mov	r2, r3
   1320c:	ldr	r1, [fp, #-12]
   13210:	ldr	r0, [fp, #-8]
   13214:	bl	11630 <mempcpy@plt>
   13218:	str	r0, [fp, #-8]
   1321c:	ldr	r3, [fp, #-8]
   13220:	mov	r2, #0
   13224:	strb	r2, [r3]
   13228:	mvn	r3, #0
   1322c:	str	r3, [fp, #-40]	; 0xffffffd8
   13230:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   13234:	eor	r3, r3, #1
   13238:	uxtb	r3, r3
   1323c:	cmp	r3, #0
   13240:	beq	132c4 <__assert_fail@plt+0x1a78>
   13244:	ldr	r3, [fp, #-2180]	; 0xfffff77c
   13248:	str	r3, [fp, #-36]	; 0xffffffdc
   1324c:	ldr	r3, [fp, #-2176]	; 0xfffff780
   13250:	str	r3, [fp, #-72]	; 0xffffffb8
   13254:	ldr	r3, [fp, #-72]	; 0xffffffb8
   13258:	sub	r3, r3, #1
   1325c:	mov	r2, r3
   13260:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13264:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13268:	bl	11570 <readlink@plt>
   1326c:	str	r0, [fp, #-40]	; 0xffffffd8
   13270:	ldr	r3, [fp, #-72]	; 0xffffffb8
   13274:	sub	r3, r3, #1
   13278:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1327c:	cmp	r2, r3
   13280:	blt	132c0 <__assert_fail@plt+0x1a74>
   13284:	sub	r3, fp, #2176	; 0x880
   13288:	sub	r3, r3, #4
   1328c:	str	r3, [fp, #-96]	; 0xffffffa0
   13290:	ldr	r0, [fp, #-96]	; 0xffffffa0
   13294:	bl	1c8f8 <lchmod@@Base+0x3728>
   13298:	mov	r3, r0
   1329c:	cmp	r3, #0
   132a0:	movne	r3, #1
   132a4:	moveq	r3, #0
   132a8:	uxtb	r3, r3
   132ac:	eor	r3, r3, #1
   132b0:	uxtb	r3, r3
   132b4:	cmp	r3, #0
   132b8:	beq	13244 <__assert_fail@plt+0x19f8>
   132bc:	bl	1de30 <lchmod@@Base+0x4c60>
   132c0:	nop	{0}
   132c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   132c8:	cmp	r3, #0
   132cc:	blt	135bc <__assert_fail@plt+0x1d70>
   132d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   132d4:	cmp	r3, #19
   132d8:	bgt	132ec <__assert_fail@plt+0x1aa0>
   132dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   132e0:	add	r3, r3, #1
   132e4:	str	r3, [fp, #-20]	; 0xffffffec
   132e8:	b	133c8 <__assert_fail@plt+0x1b7c>
   132ec:	ldr	r3, [fp, #-12]
   132f0:	ldrb	r3, [r3]
   132f4:	cmp	r3, #0
   132f8:	beq	133c8 <__assert_fail@plt+0x1b7c>
   132fc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13300:	rsb	r3, r3, #0
   13304:	mov	r2, r3
   13308:	ldr	r3, [fp, #-8]
   1330c:	add	r3, r3, r2
   13310:	mov	r2, #0
   13314:	strb	r2, [r3]
   13318:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1331c:	ldrb	r3, [r3]
   13320:	cmp	r3, #0
   13324:	beq	13330 <__assert_fail@plt+0x1ae4>
   13328:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1332c:	b	13338 <__assert_fail@plt+0x1aec>
   13330:	movw	r3, #1088	; 0x440
   13334:	movt	r3, #2
   13338:	sub	r2, fp, #2272	; 0x8e0
   1333c:	sub	r2, r2, #4
   13340:	sub	r2, r2, #8
   13344:	mov	r1, r2
   13348:	mov	r0, r3
   1334c:	bl	1fe0c <lchmod@@Base+0x6c3c>
   13350:	mov	r3, r0
   13354:	cmp	r3, #0
   13358:	bne	13734 <__assert_fail@plt+0x1ee8>
   1335c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13360:	rsb	r3, r3, #0
   13364:	mov	r2, r3
   13368:	ldr	r3, [fp, #-8]
   1336c:	add	r3, r3, r2
   13370:	ldr	r2, [fp, #-12]
   13374:	ldrb	r2, [r2]
   13378:	strb	r2, [r3]
   1337c:	sub	r3, fp, #2272	; 0x8e0
   13380:	sub	r3, r3, #4
   13384:	sub	r3, r3, #8
   13388:	sub	r0, fp, #116	; 0x74
   1338c:	mov	r2, r3
   13390:	ldr	r1, [fp, #-12]
   13394:	bl	12d2c <__assert_fail@plt+0x14e0>
   13398:	mov	r3, r0
   1339c:	cmp	r3, #0
   133a0:	beq	133c8 <__assert_fail@plt+0x1b7c>
   133a4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   133a8:	cmp	r3, #2
   133ac:	beq	136c8 <__assert_fail@plt+0x1e7c>
   133b0:	bl	116c0 <__errno_location@plt>
   133b4:	mov	r2, r0
   133b8:	mov	r3, #40	; 0x28
   133bc:	str	r3, [r2]
   133c0:	nop	{0}
   133c4:	b	13740 <__assert_fail@plt+0x1ef4>
   133c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   133cc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   133d0:	add	r3, r2, r3
   133d4:	mov	r2, #0
   133d8:	strb	r2, [r3]
   133dc:	ldr	r3, [fp, #-1148]	; 0xfffffb84
   133e0:	str	r3, [fp, #-44]	; 0xffffffd4
   133e4:	mov	r3, #0
   133e8:	str	r3, [fp, #-48]	; 0xffffffd0
   133ec:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   133f0:	cmp	r3, #0
   133f4:	beq	13408 <__assert_fail@plt+0x1bbc>
   133f8:	ldr	r2, [fp, #-16]
   133fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13400:	sub	r3, r2, r3
   13404:	str	r3, [fp, #-48]	; 0xffffffd0
   13408:	ldr	r0, [fp, #-16]
   1340c:	bl	11684 <strlen@plt>
   13410:	str	r0, [fp, #-76]	; 0xffffffb4
   13414:	mov	r1, #0
   13418:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1341c:	add	r3, r3, #-2147483648	; 0x80000000
   13420:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13424:	adds	r3, r2, r3
   13428:	bvc	13430 <__assert_fail@plt+0x1be4>
   1342c:	mov	r1, #1
   13430:	mov	r3, r1
   13434:	and	r3, r3, #1
   13438:	uxtb	r3, r3
   1343c:	cmp	r3, #0
   13440:	beq	13490 <__assert_fail@plt+0x1c44>
   13444:	bl	1de30 <lchmod@@Base+0x4c60>
   13448:	sub	r3, fp, #1136	; 0x470
   1344c:	sub	r3, r3, #4
   13450:	sub	r3, r3, #8
   13454:	str	r3, [fp, #-100]	; 0xffffff9c
   13458:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1345c:	bl	1ca0c <lchmod@@Base+0x383c>
   13460:	mov	r3, r0
   13464:	cmp	r3, #0
   13468:	movne	r3, #1
   1346c:	moveq	r3, #0
   13470:	uxtb	r3, r3
   13474:	eor	r3, r3, #1
   13478:	uxtb	r3, r3
   1347c:	cmp	r3, #0
   13480:	beq	13488 <__assert_fail@plt+0x1c3c>
   13484:	bl	1de30 <lchmod@@Base+0x4c60>
   13488:	ldr	r3, [fp, #-1148]	; 0xfffffb84
   1348c:	str	r3, [fp, #-44]	; 0xffffffd4
   13490:	ldr	r2, [fp, #-1144]	; 0xfffffb88
   13494:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13498:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1349c:	add	r3, r1, r3
   134a0:	cmp	r2, r3
   134a4:	bls	13448 <__assert_fail@plt+0x1bfc>
   134a8:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   134ac:	cmp	r3, #0
   134b0:	beq	134c4 <__assert_fail@plt+0x1c78>
   134b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   134b8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   134bc:	add	r3, r2, r3
   134c0:	str	r3, [fp, #-16]
   134c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   134c8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   134cc:	add	r0, r2, r3
   134d0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   134d4:	add	r3, r3, #1
   134d8:	mov	r2, r3
   134dc:	ldr	r1, [fp, #-16]
   134e0:	bl	114a4 <memmove@plt>
   134e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   134e8:	mov	r2, r3
   134ec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   134f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   134f4:	bl	114d4 <memcpy@plt>
   134f8:	str	r0, [fp, #-16]
   134fc:	ldr	r3, [fp, #-16]
   13500:	str	r3, [fp, #-2288]	; 0xfffff710
   13504:	mov	r3, #1
   13508:	strb	r3, [fp, #-25]	; 0xffffffe7
   1350c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13510:	ldrb	r3, [r3]
   13514:	cmp	r3, #47	; 0x2f
   13518:	bne	1355c <__assert_fail@plt+0x1d10>
   1351c:	mov	r3, #0
   13520:	str	r3, [fp, #-80]	; 0xffffffb0
   13524:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13528:	mov	r2, r3
   1352c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13530:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13534:	bl	11630 <mempcpy@plt>
   13538:	str	r0, [fp, #-8]
   1353c:	ldr	r3, [fp, #-8]
   13540:	add	r2, r3, #1
   13544:	str	r2, [fp, #-8]
   13548:	mov	r2, #47	; 0x2f
   1354c:	strb	r2, [r3]
   13550:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13554:	str	r3, [fp, #-32]	; 0xffffffe0
   13558:	b	136cc <__assert_fail@plt+0x1e80>
   1355c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13560:	add	r3, r3, #1
   13564:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13568:	add	r3, r2, r3
   1356c:	ldr	r2, [fp, #-8]
   13570:	cmp	r2, r3
   13574:	bls	136cc <__assert_fail@plt+0x1e80>
   13578:	ldr	r3, [fp, #-8]
   1357c:	sub	r3, r3, #1
   13580:	str	r3, [fp, #-8]
   13584:	b	13594 <__assert_fail@plt+0x1d48>
   13588:	ldr	r3, [fp, #-8]
   1358c:	sub	r3, r3, #1
   13590:	str	r3, [fp, #-8]
   13594:	ldr	r2, [fp, #-8]
   13598:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1359c:	cmp	r2, r3
   135a0:	bls	136cc <__assert_fail@plt+0x1e80>
   135a4:	ldr	r3, [fp, #-8]
   135a8:	sub	r3, r3, #1
   135ac:	ldrb	r3, [r3]
   135b0:	cmp	r3, #47	; 0x2f
   135b4:	bne	13588 <__assert_fail@plt+0x1d3c>
   135b8:	b	136cc <__assert_fail@plt+0x1e80>
   135bc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   135c0:	cmp	r3, #2
   135c4:	beq	136cc <__assert_fail@plt+0x1e80>
   135c8:	ldr	r0, [fp, #-16]
   135cc:	bl	12bcc <__assert_fail@plt+0x1380>
   135d0:	mov	r3, r0
   135d4:	cmp	r3, #0
   135d8:	beq	135f8 <__assert_fail@plt+0x1dac>
   135dc:	ldr	r1, [fp, #-8]
   135e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   135e4:	bl	12ca0 <__assert_fail@plt+0x1454>
   135e8:	mov	r3, r0
   135ec:	eor	r3, r3, #1
   135f0:	uxtb	r3, r3
   135f4:	b	1366c <__assert_fail@plt+0x1e20>
   135f8:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   135fc:	eor	r3, r3, #1
   13600:	uxtb	r3, r3
   13604:	cmp	r3, #0
   13608:	beq	1362c <__assert_fail@plt+0x1de0>
   1360c:	bl	116c0 <__errno_location@plt>
   13610:	mov	r3, r0
   13614:	ldr	r3, [r3]
   13618:	cmp	r3, #22
   1361c:	movne	r3, #1
   13620:	moveq	r3, #0
   13624:	uxtb	r3, r3
   13628:	b	1366c <__assert_fail@plt+0x1e20>
   1362c:	ldr	r3, [fp, #-16]
   13630:	ldrb	r3, [r3]
   13634:	cmp	r3, #0
   13638:	bne	13660 <__assert_fail@plt+0x1e14>
   1363c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13640:	bl	12b7c <__assert_fail@plt+0x1330>
   13644:	mov	r3, r0
   13648:	eor	r3, r3, #1
   1364c:	uxtb	r3, r3
   13650:	cmp	r3, #0
   13654:	beq	13660 <__assert_fail@plt+0x1e14>
   13658:	mov	r3, #1
   1365c:	b	13664 <__assert_fail@plt+0x1e18>
   13660:	mov	r3, #0
   13664:	and	r3, r3, #1
   13668:	uxtb	r3, r3
   1366c:	cmp	r3, #0
   13670:	beq	136cc <__assert_fail@plt+0x1e80>
   13674:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13678:	cmp	r3, #1
   1367c:	bne	1373c <__assert_fail@plt+0x1ef0>
   13680:	bl	116c0 <__errno_location@plt>
   13684:	mov	r3, r0
   13688:	ldr	r3, [r3]
   1368c:	cmp	r3, #2
   13690:	bne	1373c <__assert_fail@plt+0x1ef0>
   13694:	movw	r1, #1092	; 0x444
   13698:	movt	r1, #2
   1369c:	ldr	r0, [fp, #-16]
   136a0:	bl	11840 <strspn@plt>
   136a4:	mov	r2, r0
   136a8:	ldr	r3, [fp, #-16]
   136ac:	add	r3, r3, r2
   136b0:	ldrb	r3, [r3]
   136b4:	cmp	r3, #0
   136b8:	bne	1373c <__assert_fail@plt+0x1ef0>
   136bc:	b	136cc <__assert_fail@plt+0x1e80>
   136c0:	nop	{0}
   136c4:	b	136cc <__assert_fail@plt+0x1e80>
   136c8:	nop	{0}
   136cc:	ldr	r3, [fp, #-16]
   136d0:	str	r3, [fp, #-12]
   136d4:	ldr	r3, [fp, #-12]
   136d8:	ldrb	r3, [r3]
   136dc:	cmp	r3, #0
   136e0:	bne	13038 <__assert_fail@plt+0x17ec>
   136e4:	b	136ec <__assert_fail@plt+0x1ea0>
   136e8:	nop	{0}
   136ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   136f0:	add	r3, r3, #1
   136f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   136f8:	add	r3, r2, r3
   136fc:	ldr	r2, [fp, #-8]
   13700:	cmp	r2, r3
   13704:	bls	13728 <__assert_fail@plt+0x1edc>
   13708:	ldr	r3, [fp, #-8]
   1370c:	sub	r3, r3, #1
   13710:	ldrb	r3, [r3]
   13714:	cmp	r3, #47	; 0x2f
   13718:	bne	13728 <__assert_fail@plt+0x1edc>
   1371c:	ldr	r3, [fp, #-8]
   13720:	sub	r3, r3, #1
   13724:	str	r3, [fp, #-8]
   13728:	mov	r3, #0
   1372c:	strb	r3, [fp, #-26]	; 0xffffffe6
   13730:	b	13740 <__assert_fail@plt+0x1ef4>
   13734:	nop	{0}
   13738:	b	13740 <__assert_fail@plt+0x1ef4>
   1373c:	nop	{0}
   13740:	ldr	r3, [fp, #-116]	; 0xffffff8c
   13744:	cmp	r3, #0
   13748:	beq	13758 <__assert_fail@plt+0x1f0c>
   1374c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   13750:	mov	r0, r3
   13754:	bl	180e0 <__assert_fail@plt+0x6894>
   13758:	sub	r3, fp, #1136	; 0x470
   1375c:	sub	r3, r3, #4
   13760:	sub	r3, r3, #8
   13764:	mov	r0, r3
   13768:	bl	12b2c <__assert_fail@plt+0x12e0>
   1376c:	sub	r3, fp, #2176	; 0x880
   13770:	sub	r3, r3, #4
   13774:	mov	r0, r3
   13778:	bl	12b2c <__assert_fail@plt+0x12e0>
   1377c:	ldrb	r3, [fp, #-26]	; 0xffffffe6
   13780:	cmp	r3, #0
   13784:	beq	13798 <__assert_fail@plt+0x1f4c>
   13788:	ldr	r0, [fp, #-2296]	; 0xfffff708
   1378c:	bl	12b2c <__assert_fail@plt+0x12e0>
   13790:	mov	r3, #0
   13794:	b	13818 <__assert_fail@plt+0x1fcc>
   13798:	ldr	r3, [fp, #-8]
   1379c:	add	r2, r3, #1
   137a0:	str	r2, [fp, #-8]
   137a4:	mov	r2, #0
   137a8:	strb	r2, [r3]
   137ac:	ldr	r2, [fp, #-8]
   137b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   137b4:	sub	r3, r2, r3
   137b8:	mov	r2, r3
   137bc:	ldr	r3, [fp, #-2296]	; 0xfffff708
   137c0:	str	r3, [fp, #-104]	; 0xffffff98
   137c4:	str	r2, [fp, #-108]	; 0xffffff94
   137c8:	ldr	r1, [fp, #-108]	; 0xffffff94
   137cc:	ldr	r0, [fp, #-104]	; 0xffffff98
   137d0:	bl	1c7bc <lchmod@@Base+0x35ec>
   137d4:	str	r0, [fp, #-112]	; 0xffffff90
   137d8:	ldr	r3, [fp, #-112]	; 0xffffff90
   137dc:	cmp	r3, #0
   137e0:	movne	r3, #1
   137e4:	moveq	r3, #0
   137e8:	uxtb	r3, r3
   137ec:	cmp	r3, #0
   137f0:	beq	137fc <__assert_fail@plt+0x1fb0>
   137f4:	ldr	r3, [fp, #-112]	; 0xffffff90
   137f8:	b	13800 <__assert_fail@plt+0x1fb4>
   137fc:	mov	r3, #0
   13800:	str	r3, [fp, #-84]	; 0xffffffac
   13804:	ldr	r3, [fp, #-84]	; 0xffffffac
   13808:	cmp	r3, #0
   1380c:	bne	13814 <__assert_fail@plt+0x1fc8>
   13810:	bl	1de30 <lchmod@@Base+0x4c60>
   13814:	ldr	r3, [fp, #-84]	; 0xffffffac
   13818:	mov	r0, r3
   1381c:	sub	sp, fp, #4
   13820:	ldr	fp, [sp]
   13824:	add	sp, sp, #4
   13828:	pop	{pc}		; (ldr pc, [sp], #4)
   1382c:	str	fp, [sp, #-8]!
   13830:	str	lr, [sp, #4]
   13834:	add	fp, sp, #4
   13838:	sub	sp, sp, #1040	; 0x410
   1383c:	str	r0, [fp, #-1040]	; 0xfffffbf0
   13840:	str	r1, [fp, #-1044]	; 0xfffffbec
   13844:	sub	r3, fp, #1024	; 0x400
   13848:	sub	r3, r3, #4
   1384c:	sub	r3, r3, #8
   13850:	mov	r2, r3
   13854:	ldr	r1, [fp, #-1044]	; 0xfffffbec
   13858:	ldr	r0, [fp, #-1040]	; 0xfffffbf0
   1385c:	bl	12e08 <__assert_fail@plt+0x15bc>
   13860:	mov	r3, r0
   13864:	mov	r0, r3
   13868:	sub	sp, fp, #4
   1386c:	ldr	fp, [sp]
   13870:	add	sp, sp, #4
   13874:	pop	{pc}		; (ldr pc, [sp], #4)
   13878:	push	{fp}		; (str fp, [sp, #-4]!)
   1387c:	add	fp, sp, #0
   13880:	sub	sp, sp, #12
   13884:	str	r0, [fp, #-8]
   13888:	movw	r3, #4584	; 0x11e8
   1388c:	movt	r3, #3
   13890:	ldr	r2, [fp, #-8]
   13894:	str	r2, [r3]
   13898:	nop	{0}
   1389c:	add	sp, fp, #0
   138a0:	pop	{fp}		; (ldr fp, [sp], #4)
   138a4:	bx	lr
   138a8:	push	{fp}		; (str fp, [sp, #-4]!)
   138ac:	add	fp, sp, #0
   138b0:	sub	sp, sp, #12
   138b4:	mov	r3, r0
   138b8:	strb	r3, [fp, #-5]
   138bc:	movw	r3, #4588	; 0x11ec
   138c0:	movt	r3, #3
   138c4:	ldrb	r2, [fp, #-5]
   138c8:	strb	r2, [r3]
   138cc:	nop	{0}
   138d0:	add	sp, fp, #0
   138d4:	pop	{fp}		; (ldr fp, [sp], #4)
   138d8:	bx	lr
   138dc:	str	r4, [sp, #-12]!
   138e0:	str	fp, [sp, #4]
   138e4:	str	lr, [sp, #8]
   138e8:	add	fp, sp, #8
   138ec:	sub	sp, sp, #20
   138f0:	movw	r3, #4572	; 0x11dc
   138f4:	movt	r3, #3
   138f8:	ldr	r3, [r3]
   138fc:	mov	r0, r3
   13900:	bl	1e6e8 <lchmod@@Base+0x5518>
   13904:	mov	r3, r0
   13908:	cmp	r3, #0
   1390c:	beq	139e0 <__assert_fail@plt+0x2194>
   13910:	movw	r3, #4588	; 0x11ec
   13914:	movt	r3, #3
   13918:	ldrb	r3, [r3]
   1391c:	eor	r3, r3, #1
   13920:	uxtb	r3, r3
   13924:	cmp	r3, #0
   13928:	bne	13940 <__assert_fail@plt+0x20f4>
   1392c:	bl	116c0 <__errno_location@plt>
   13930:	mov	r3, r0
   13934:	ldr	r3, [r3]
   13938:	cmp	r3, #32
   1393c:	beq	139e0 <__assert_fail@plt+0x2194>
   13940:	movw	r0, #1096	; 0x448
   13944:	movt	r0, #2
   13948:	bl	1166c <gettext@plt>
   1394c:	str	r0, [fp, #-16]
   13950:	movw	r3, #4584	; 0x11e8
   13954:	movt	r3, #3
   13958:	ldr	r3, [r3]
   1395c:	cmp	r3, #0
   13960:	beq	139ac <__assert_fail@plt+0x2160>
   13964:	bl	116c0 <__errno_location@plt>
   13968:	mov	r3, r0
   1396c:	ldr	r4, [r3]
   13970:	movw	r3, #4584	; 0x11e8
   13974:	movt	r3, #3
   13978:	ldr	r3, [r3]
   1397c:	mov	r0, r3
   13980:	bl	1c410 <lchmod@@Base+0x3240>
   13984:	mov	r2, r0
   13988:	ldr	r3, [fp, #-16]
   1398c:	str	r3, [sp]
   13990:	mov	r3, r2
   13994:	movw	r2, #1108	; 0x454
   13998:	movt	r2, #2
   1399c:	mov	r1, r4
   139a0:	mov	r0, #0
   139a4:	bl	115d0 <error@plt>
   139a8:	b	139cc <__assert_fail@plt+0x2180>
   139ac:	bl	116c0 <__errno_location@plt>
   139b0:	mov	r3, r0
   139b4:	ldr	r1, [r3]
   139b8:	ldr	r3, [fp, #-16]
   139bc:	movw	r2, #1116	; 0x45c
   139c0:	movt	r2, #2
   139c4:	mov	r0, #0
   139c8:	bl	115d0 <error@plt>
   139cc:	movw	r3, #4484	; 0x1184
   139d0:	movt	r3, #3
   139d4:	ldr	r3, [r3]
   139d8:	mov	r0, r3
   139dc:	bl	114c8 <_exit@plt>
   139e0:	movw	r3, #4568	; 0x11d8
   139e4:	movt	r3, #3
   139e8:	ldr	r3, [r3]
   139ec:	mov	r0, r3
   139f0:	bl	1e6e8 <lchmod@@Base+0x5518>
   139f4:	mov	r3, r0
   139f8:	cmp	r3, #0
   139fc:	beq	13a14 <__assert_fail@plt+0x21c8>
   13a00:	movw	r3, #4484	; 0x1184
   13a04:	movt	r3, #3
   13a08:	ldr	r3, [r3]
   13a0c:	mov	r0, r3
   13a10:	bl	114c8 <_exit@plt>
   13a14:	nop	{0}
   13a18:	sub	sp, fp, #8
   13a1c:	ldr	r4, [sp]
   13a20:	ldr	fp, [sp, #4]
   13a24:	add	sp, sp, #8
   13a28:	pop	{pc}		; (ldr pc, [sp], #4)
   13a2c:	str	fp, [sp, #-8]!
   13a30:	str	lr, [sp, #4]
   13a34:	add	fp, sp, #4
   13a38:	sub	sp, sp, #16
   13a3c:	str	r0, [fp, #-16]
   13a40:	ldr	r0, [fp, #-16]
   13a44:	bl	13b44 <__assert_fail@plt+0x22f8>
   13a48:	mov	r3, r0
   13a4c:	str	r3, [fp, #-8]
   13a50:	ldr	r3, [fp, #-8]
   13a54:	cmp	r3, #0
   13a58:	bne	13a60 <__assert_fail@plt+0x2214>
   13a5c:	bl	1de30 <lchmod@@Base+0x4c60>
   13a60:	ldr	r3, [fp, #-8]
   13a64:	mov	r0, r3
   13a68:	sub	sp, fp, #4
   13a6c:	ldr	fp, [sp]
   13a70:	add	sp, sp, #4
   13a74:	pop	{pc}		; (ldr pc, [sp], #4)
   13a78:	str	fp, [sp, #-8]!
   13a7c:	str	lr, [sp, #4]
   13a80:	add	fp, sp, #4
   13a84:	sub	sp, sp, #16
   13a88:	str	r0, [fp, #-16]
   13a8c:	mov	r3, #0
   13a90:	str	r3, [fp, #-12]
   13a94:	ldr	r3, [fp, #-12]
   13a98:	cmp	r3, #0
   13a9c:	bne	13ac0 <__assert_fail@plt+0x2274>
   13aa0:	ldr	r3, [fp, #-16]
   13aa4:	ldrb	r3, [r3]
   13aa8:	cmp	r3, #47	; 0x2f
   13aac:	bne	13ab8 <__assert_fail@plt+0x226c>
   13ab0:	mov	r3, #1
   13ab4:	b	13ac4 <__assert_fail@plt+0x2278>
   13ab8:	mov	r3, #0
   13abc:	b	13ac4 <__assert_fail@plt+0x2278>
   13ac0:	mov	r3, #0
   13ac4:	ldr	r2, [fp, #-12]
   13ac8:	add	r3, r2, r3
   13acc:	str	r3, [fp, #-12]
   13ad0:	ldr	r0, [fp, #-16]
   13ad4:	bl	1e1b8 <lchmod@@Base+0x4fe8>
   13ad8:	mov	r2, r0
   13adc:	ldr	r3, [fp, #-16]
   13ae0:	sub	r3, r2, r3
   13ae4:	str	r3, [fp, #-8]
   13ae8:	b	13b14 <__assert_fail@plt+0x22c8>
   13aec:	ldr	r3, [fp, #-8]
   13af0:	sub	r3, r3, #1
   13af4:	ldr	r2, [fp, #-16]
   13af8:	add	r3, r2, r3
   13afc:	ldrb	r3, [r3]
   13b00:	cmp	r3, #47	; 0x2f
   13b04:	bne	13b28 <__assert_fail@plt+0x22dc>
   13b08:	ldr	r3, [fp, #-8]
   13b0c:	sub	r3, r3, #1
   13b10:	str	r3, [fp, #-8]
   13b14:	ldr	r2, [fp, #-12]
   13b18:	ldr	r3, [fp, #-8]
   13b1c:	cmp	r2, r3
   13b20:	bcc	13aec <__assert_fail@plt+0x22a0>
   13b24:	b	13b2c <__assert_fail@plt+0x22e0>
   13b28:	nop	{0}
   13b2c:	ldr	r3, [fp, #-8]
   13b30:	mov	r0, r3
   13b34:	sub	sp, fp, #4
   13b38:	ldr	fp, [sp]
   13b3c:	add	sp, sp, #4
   13b40:	pop	{pc}		; (ldr pc, [sp], #4)
   13b44:	str	fp, [sp, #-8]!
   13b48:	str	lr, [sp, #4]
   13b4c:	add	fp, sp, #4
   13b50:	sub	sp, sp, #24
   13b54:	str	r0, [fp, #-24]	; 0xffffffe8
   13b58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13b5c:	bl	13a78 <__assert_fail@plt+0x222c>
   13b60:	str	r0, [fp, #-8]
   13b64:	ldr	r3, [fp, #-8]
   13b68:	cmp	r3, #0
   13b6c:	moveq	r3, #1
   13b70:	movne	r3, #0
   13b74:	strb	r3, [fp, #-9]
   13b78:	ldrb	r2, [fp, #-9]
   13b7c:	ldr	r3, [fp, #-8]
   13b80:	add	r3, r2, r3
   13b84:	add	r3, r3, #1
   13b88:	mov	r0, r3
   13b8c:	bl	1e070 <lchmod@@Base+0x4ea0>
   13b90:	mov	r3, r0
   13b94:	str	r3, [fp, #-16]
   13b98:	ldr	r3, [fp, #-16]
   13b9c:	cmp	r3, #0
   13ba0:	bne	13bac <__assert_fail@plt+0x2360>
   13ba4:	mov	r3, #0
   13ba8:	b	13bfc <__assert_fail@plt+0x23b0>
   13bac:	ldr	r2, [fp, #-8]
   13bb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13bb4:	ldr	r0, [fp, #-16]
   13bb8:	bl	114d4 <memcpy@plt>
   13bbc:	ldrb	r3, [fp, #-9]
   13bc0:	cmp	r3, #0
   13bc4:	beq	13be4 <__assert_fail@plt+0x2398>
   13bc8:	ldr	r3, [fp, #-8]
   13bcc:	add	r2, r3, #1
   13bd0:	str	r2, [fp, #-8]
   13bd4:	ldr	r2, [fp, #-16]
   13bd8:	add	r3, r2, r3
   13bdc:	mov	r2, #46	; 0x2e
   13be0:	strb	r2, [r3]
   13be4:	ldr	r2, [fp, #-16]
   13be8:	ldr	r3, [fp, #-8]
   13bec:	add	r3, r2, r3
   13bf0:	mov	r2, #0
   13bf4:	strb	r2, [r3]
   13bf8:	ldr	r3, [fp, #-16]
   13bfc:	mov	r0, r3
   13c00:	sub	sp, fp, #4
   13c04:	ldr	fp, [sp]
   13c08:	add	sp, sp, #4
   13c0c:	pop	{pc}		; (ldr pc, [sp], #4)
   13c10:	str	fp, [sp, #-8]!
   13c14:	str	lr, [sp, #4]
   13c18:	add	fp, sp, #4
   13c1c:	sub	sp, sp, #24
   13c20:	str	r0, [fp, #-16]
   13c24:	str	r1, [fp, #-20]	; 0xffffffec
   13c28:	str	r2, [fp, #-24]	; 0xffffffe8
   13c2c:	ldr	r3, [fp, #-16]
   13c30:	cmp	r3, #0
   13c34:	beq	13cbc <__assert_fail@plt+0x2470>
   13c38:	mov	r0, #24
   13c3c:	bl	1d5bc <lchmod@@Base+0x43ec>
   13c40:	mov	r3, r0
   13c44:	str	r3, [fp, #-8]
   13c48:	ldr	r0, [fp, #-20]	; 0xffffffec
   13c4c:	bl	1dde8 <lchmod@@Base+0x4c18>
   13c50:	mov	r3, r0
   13c54:	mov	r2, r3
   13c58:	ldr	r3, [fp, #-8]
   13c5c:	str	r2, [r3]
   13c60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13c64:	ldrd	r2, [r3, #96]	; 0x60
   13c68:	ldr	r1, [fp, #-8]
   13c6c:	strd	r2, [r1, #8]
   13c70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13c74:	ldrd	r2, [r3]
   13c78:	ldr	r1, [fp, #-8]
   13c7c:	strd	r2, [r1, #16]
   13c80:	ldr	r1, [fp, #-8]
   13c84:	ldr	r0, [fp, #-16]
   13c88:	bl	18b98 <__assert_fail@plt+0x734c>
   13c8c:	str	r0, [fp, #-12]
   13c90:	ldr	r3, [fp, #-12]
   13c94:	cmp	r3, #0
   13c98:	bne	13ca0 <__assert_fail@plt+0x2454>
   13c9c:	bl	1de30 <lchmod@@Base+0x4c60>
   13ca0:	ldr	r2, [fp, #-12]
   13ca4:	ldr	r3, [fp, #-8]
   13ca8:	cmp	r2, r3
   13cac:	beq	13cc0 <__assert_fail@plt+0x2474>
   13cb0:	ldr	r0, [fp, #-8]
   13cb4:	bl	18f68 <__assert_fail@plt+0x771c>
   13cb8:	b	13cc0 <__assert_fail@plt+0x2474>
   13cbc:	nop	{0}
   13cc0:	sub	sp, fp, #4
   13cc4:	ldr	fp, [sp]
   13cc8:	add	sp, sp, #4
   13ccc:	pop	{pc}		; (ldr pc, [sp], #4)
   13cd0:	str	fp, [sp, #-8]!
   13cd4:	str	lr, [sp, #4]
   13cd8:	add	fp, sp, #4
   13cdc:	sub	sp, sp, #40	; 0x28
   13ce0:	str	r0, [fp, #-32]	; 0xffffffe0
   13ce4:	str	r1, [fp, #-36]	; 0xffffffdc
   13ce8:	str	r2, [fp, #-40]	; 0xffffffd8
   13cec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13cf0:	cmp	r3, #0
   13cf4:	bne	13d00 <__assert_fail@plt+0x24b4>
   13cf8:	mov	r3, #0
   13cfc:	b	13d44 <__assert_fail@plt+0x24f8>
   13d00:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13d04:	str	r3, [fp, #-28]	; 0xffffffe4
   13d08:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13d0c:	ldrd	r2, [r3, #96]	; 0x60
   13d10:	strd	r2, [fp, #-20]	; 0xffffffec
   13d14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13d18:	ldrd	r2, [r3]
   13d1c:	strd	r2, [fp, #-12]
   13d20:	sub	r3, fp, #28
   13d24:	mov	r1, r3
   13d28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d2c:	bl	17548 <__assert_fail@plt+0x5cfc>
   13d30:	mov	r3, r0
   13d34:	cmp	r3, #0
   13d38:	movne	r3, #1
   13d3c:	moveq	r3, #0
   13d40:	uxtb	r3, r3
   13d44:	mov	r0, r3
   13d48:	sub	sp, fp, #4
   13d4c:	ldr	fp, [sp]
   13d50:	add	sp, sp, #4
   13d54:	pop	{pc}		; (ldr pc, [sp], #4)
   13d58:	str	r4, [sp, #-12]!
   13d5c:	str	fp, [sp, #4]
   13d60:	str	lr, [sp, #8]
   13d64:	add	fp, sp, #8
   13d68:	sub	sp, sp, #20
   13d6c:	str	r0, [fp, #-24]	; 0xffffffe8
   13d70:	bl	116c0 <__errno_location@plt>
   13d74:	mov	r3, r0
   13d78:	ldr	r3, [r3]
   13d7c:	str	r3, [fp, #-20]	; 0xffffffec
   13d80:	bl	116c0 <__errno_location@plt>
   13d84:	mov	r3, r0
   13d88:	ldr	r3, [r3]
   13d8c:	str	r3, [fp, #-16]
   13d90:	bl	116c0 <__errno_location@plt>
   13d94:	mov	r2, r0
   13d98:	mov	r3, #0
   13d9c:	str	r3, [r2]
   13da0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13da4:	bl	114b0 <free@plt>
   13da8:	bl	116c0 <__errno_location@plt>
   13dac:	mov	r3, r0
   13db0:	ldr	r3, [r3]
   13db4:	cmp	r3, #0
   13db8:	moveq	r3, #1
   13dbc:	movne	r3, #0
   13dc0:	uxtb	r3, r3
   13dc4:	mov	r4, r3
   13dc8:	bl	116c0 <__errno_location@plt>
   13dcc:	mov	r2, r0
   13dd0:	lsl	r3, r4, #2
   13dd4:	sub	r1, fp, #12
   13dd8:	add	r3, r1, r3
   13ddc:	ldr	r3, [r3, #-8]
   13de0:	str	r3, [r2]
   13de4:	nop	{0}
   13de8:	sub	sp, fp, #8
   13dec:	ldr	r4, [sp]
   13df0:	ldr	fp, [sp, #4]
   13df4:	add	sp, sp, #8
   13df8:	pop	{pc}		; (ldr pc, [sp], #4)
   13dfc:	push	{fp}		; (str fp, [sp, #-4]!)
   13e00:	add	fp, sp, #0
   13e04:	sub	sp, sp, #20
   13e08:	str	r0, [fp, #-16]
   13e0c:	str	r1, [fp, #-20]	; 0xffffffec
   13e10:	ldr	r3, [fp, #-16]
   13e14:	str	r3, [fp, #-8]
   13e18:	ldr	r3, [fp, #-20]	; 0xffffffec
   13e1c:	str	r3, [fp, #-12]
   13e20:	ldr	r3, [fp, #-8]
   13e24:	ldrd	r0, [r3, #8]
   13e28:	ldr	r3, [fp, #-12]
   13e2c:	ldrd	r2, [r3, #8]
   13e30:	cmp	r1, r3
   13e34:	cmpeq	r0, r2
   13e38:	bne	13e60 <__assert_fail@plt+0x2614>
   13e3c:	ldr	r3, [fp, #-8]
   13e40:	ldrd	r0, [r3]
   13e44:	ldr	r3, [fp, #-12]
   13e48:	ldrd	r2, [r3]
   13e4c:	cmp	r1, r3
   13e50:	cmpeq	r0, r2
   13e54:	bne	13e60 <__assert_fail@plt+0x2614>
   13e58:	mov	r3, #1
   13e5c:	b	13e64 <__assert_fail@plt+0x2618>
   13e60:	mov	r3, #0
   13e64:	and	r3, r3, #1
   13e68:	uxtb	r3, r3
   13e6c:	mov	r0, r3
   13e70:	add	sp, fp, #0
   13e74:	pop	{fp}		; (ldr fp, [sp], #4)
   13e78:	bx	lr
   13e7c:	str	fp, [sp, #-8]!
   13e80:	str	lr, [sp, #4]
   13e84:	add	fp, sp, #4
   13e88:	sub	sp, sp, #16
   13e8c:	str	r0, [fp, #-16]
   13e90:	str	r1, [fp, #-20]	; 0xffffffec
   13e94:	ldr	r3, [fp, #-16]
   13e98:	str	r3, [fp, #-8]
   13e9c:	ldr	r3, [fp, #-8]
   13ea0:	ldrd	r0, [r3, #8]
   13ea4:	ldr	r3, [fp, #-20]	; 0xffffffec
   13ea8:	mov	r2, r3
   13eac:	mov	r3, #0
   13eb0:	bl	1fc1c <lchmod@@Base+0x6a4c>
   13eb4:	mov	r3, r2
   13eb8:	mov	r0, r3
   13ebc:	sub	sp, fp, #4
   13ec0:	ldr	fp, [sp]
   13ec4:	add	sp, sp, #4
   13ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   13ecc:	str	fp, [sp, #-8]!
   13ed0:	str	lr, [sp, #4]
   13ed4:	add	fp, sp, #4
   13ed8:	sub	sp, sp, #16
   13edc:	str	r0, [fp, #-8]
   13ee0:	ldr	r3, [fp, #-8]
   13ee4:	ldr	r2, [r3, #48]	; 0x30
   13ee8:	movw	r3, #258	; 0x102
   13eec:	and	r3, r3, r2
   13ef0:	cmp	r3, #0
   13ef4:	beq	13f48 <__assert_fail@plt+0x26fc>
   13ef8:	movw	r3, #15704	; 0x3d58
   13efc:	movt	r3, #1
   13f00:	str	r3, [sp]
   13f04:	movw	r3, #15868	; 0x3dfc
   13f08:	movt	r3, #1
   13f0c:	movw	r2, #15996	; 0x3e7c
   13f10:	movt	r2, #1
   13f14:	mov	r1, #0
   13f18:	mov	r0, #31
   13f1c:	bl	17dec <__assert_fail@plt+0x65a0>
   13f20:	mov	r3, r0
   13f24:	mov	r2, r3
   13f28:	ldr	r3, [fp, #-8]
   13f2c:	str	r2, [r3, #56]	; 0x38
   13f30:	ldr	r3, [fp, #-8]
   13f34:	ldr	r3, [r3, #56]	; 0x38
   13f38:	cmp	r3, #0
   13f3c:	bne	13f88 <__assert_fail@plt+0x273c>
   13f40:	mov	r3, #0
   13f44:	b	13f8c <__assert_fail@plt+0x2740>
   13f48:	mov	r0, #32
   13f4c:	bl	1e070 <lchmod@@Base+0x4ea0>
   13f50:	mov	r3, r0
   13f54:	mov	r2, r3
   13f58:	ldr	r3, [fp, #-8]
   13f5c:	str	r2, [r3, #56]	; 0x38
   13f60:	ldr	r3, [fp, #-8]
   13f64:	ldr	r3, [r3, #56]	; 0x38
   13f68:	cmp	r3, #0
   13f6c:	bne	13f78 <__assert_fail@plt+0x272c>
   13f70:	mov	r3, #0
   13f74:	b	13f8c <__assert_fail@plt+0x2740>
   13f78:	ldr	r3, [fp, #-8]
   13f7c:	ldr	r3, [r3, #56]	; 0x38
   13f80:	mov	r0, r3
   13f84:	bl	1e824 <lchmod@@Base+0x5654>
   13f88:	mov	r3, #1
   13f8c:	mov	r0, r3
   13f90:	sub	sp, fp, #4
   13f94:	ldr	fp, [sp]
   13f98:	add	sp, sp, #4
   13f9c:	pop	{pc}		; (ldr pc, [sp], #4)
   13fa0:	str	fp, [sp, #-8]!
   13fa4:	str	lr, [sp, #4]
   13fa8:	add	fp, sp, #4
   13fac:	sub	sp, sp, #24
   13fb0:	str	r0, [fp, #-24]	; 0xffffffe8
   13fb4:	str	r1, [fp, #-28]	; 0xffffffe4
   13fb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13fbc:	ldr	r2, [r3, #48]	; 0x30
   13fc0:	movw	r3, #258	; 0x102
   13fc4:	and	r3, r3, r2
   13fc8:	cmp	r3, #0
   13fcc:	beq	14090 <__assert_fail@plt+0x2844>
   13fd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13fd4:	add	r3, r3, #64	; 0x40
   13fd8:	str	r3, [fp, #-8]
   13fdc:	mov	r0, #24
   13fe0:	bl	1e070 <lchmod@@Base+0x4ea0>
   13fe4:	mov	r3, r0
   13fe8:	str	r3, [fp, #-12]
   13fec:	ldr	r3, [fp, #-12]
   13ff0:	cmp	r3, #0
   13ff4:	bne	14000 <__assert_fail@plt+0x27b4>
   13ff8:	mov	r3, #0
   13ffc:	b	140d4 <__assert_fail@plt+0x2888>
   14000:	ldr	r3, [fp, #-8]
   14004:	ldrd	r2, [r3]
   14008:	ldr	r1, [fp, #-12]
   1400c:	strd	r2, [r1]
   14010:	ldr	r3, [fp, #-8]
   14014:	ldrd	r2, [r3, #96]	; 0x60
   14018:	ldr	r1, [fp, #-12]
   1401c:	strd	r2, [r1, #8]
   14020:	ldr	r3, [fp, #-12]
   14024:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14028:	str	r2, [r3, #16]
   1402c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14030:	ldr	r3, [r3, #56]	; 0x38
   14034:	ldr	r1, [fp, #-12]
   14038:	mov	r0, r3
   1403c:	bl	18b98 <__assert_fail@plt+0x734c>
   14040:	str	r0, [fp, #-16]
   14044:	ldr	r2, [fp, #-16]
   14048:	ldr	r3, [fp, #-12]
   1404c:	cmp	r2, r3
   14050:	beq	140d0 <__assert_fail@plt+0x2884>
   14054:	ldr	r0, [fp, #-12]
   14058:	bl	13d58 <__assert_fail@plt+0x250c>
   1405c:	ldr	r3, [fp, #-16]
   14060:	cmp	r3, #0
   14064:	bne	14070 <__assert_fail@plt+0x2824>
   14068:	mov	r3, #0
   1406c:	b	140d4 <__assert_fail@plt+0x2888>
   14070:	ldr	r3, [fp, #-16]
   14074:	ldr	r2, [r3, #16]
   14078:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1407c:	str	r2, [r3]
   14080:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14084:	mov	r2, #2
   14088:	strh	r2, [r3, #56]	; 0x38
   1408c:	b	140d0 <__assert_fail@plt+0x2884>
   14090:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14094:	ldr	r2, [r3, #56]	; 0x38
   14098:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1409c:	add	r3, r3, #64	; 0x40
   140a0:	mov	r1, r3
   140a4:	mov	r0, r2
   140a8:	bl	1e864 <lchmod@@Base+0x5694>
   140ac:	mov	r3, r0
   140b0:	cmp	r3, #0
   140b4:	beq	140d0 <__assert_fail@plt+0x2884>
   140b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   140bc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   140c0:	str	r2, [r3]
   140c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   140c8:	mov	r2, #2
   140cc:	strh	r2, [r3, #56]	; 0x38
   140d0:	mov	r3, #1
   140d4:	mov	r0, r3
   140d8:	sub	sp, fp, #4
   140dc:	ldr	fp, [sp]
   140e0:	add	sp, sp, #4
   140e4:	pop	{pc}		; (ldr pc, [sp], #4)
   140e8:	str	fp, [sp, #-8]!
   140ec:	str	lr, [sp, #4]
   140f0:	add	fp, sp, #4
   140f4:	sub	sp, sp, #48	; 0x30
   140f8:	str	r0, [fp, #-48]	; 0xffffffd0
   140fc:	str	r1, [fp, #-52]	; 0xffffffcc
   14100:	ldr	r3, [fp, #-52]	; 0xffffffcc
   14104:	add	r3, r3, #64	; 0x40
   14108:	str	r3, [fp, #-8]
   1410c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14110:	ldr	r2, [r3, #48]	; 0x30
   14114:	movw	r3, #258	; 0x102
   14118:	and	r3, r3, r2
   1411c:	cmp	r3, #0
   14120:	beq	14174 <__assert_fail@plt+0x2928>
   14124:	ldr	r3, [fp, #-8]
   14128:	ldrd	r2, [r3]
   1412c:	strd	r2, [fp, #-44]	; 0xffffffd4
   14130:	ldr	r3, [fp, #-8]
   14134:	ldrd	r2, [r3, #96]	; 0x60
   14138:	strd	r2, [fp, #-36]	; 0xffffffdc
   1413c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14140:	ldr	r3, [r3, #56]	; 0x38
   14144:	sub	r2, fp, #44	; 0x2c
   14148:	mov	r1, r2
   1414c:	mov	r0, r3
   14150:	bl	18c08 <__assert_fail@plt+0x73bc>
   14154:	str	r0, [fp, #-12]
   14158:	ldr	r3, [fp, #-12]
   1415c:	cmp	r3, #0
   14160:	bne	14168 <__assert_fail@plt+0x291c>
   14164:	bl	117f8 <abort@plt>
   14168:	ldr	r0, [fp, #-12]
   1416c:	bl	13d58 <__assert_fail@plt+0x250c>
   14170:	b	1421c <__assert_fail@plt+0x29d0>
   14174:	ldr	r3, [fp, #-52]	; 0xffffffcc
   14178:	ldr	r3, [r3, #4]
   1417c:	str	r3, [fp, #-16]
   14180:	ldr	r3, [fp, #-16]
   14184:	cmp	r3, #0
   14188:	beq	1421c <__assert_fail@plt+0x29d0>
   1418c:	ldr	r3, [fp, #-16]
   14190:	ldr	r3, [r3, #48]	; 0x30
   14194:	cmp	r3, #0
   14198:	blt	1421c <__assert_fail@plt+0x29d0>
   1419c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   141a0:	ldr	r3, [r3, #56]	; 0x38
   141a4:	ldrd	r2, [r3, #16]
   141a8:	orrs	r3, r2, r3
   141ac:	bne	141b4 <__assert_fail@plt+0x2968>
   141b0:	bl	117f8 <abort@plt>
   141b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   141b8:	ldr	r3, [r3, #56]	; 0x38
   141bc:	ldrd	r0, [r3]
   141c0:	ldr	r3, [fp, #-8]
   141c4:	ldrd	r2, [r3, #96]	; 0x60
   141c8:	cmp	r1, r3
   141cc:	cmpeq	r0, r2
   141d0:	bne	1421c <__assert_fail@plt+0x29d0>
   141d4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   141d8:	ldr	r3, [r3, #56]	; 0x38
   141dc:	ldrd	r0, [r3, #8]
   141e0:	ldr	r3, [fp, #-8]
   141e4:	ldrd	r2, [r3]
   141e8:	cmp	r1, r3
   141ec:	cmpeq	r0, r2
   141f0:	bne	1421c <__assert_fail@plt+0x29d0>
   141f4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   141f8:	ldr	r1, [r3, #56]	; 0x38
   141fc:	ldr	r3, [fp, #-16]
   14200:	ldrd	r2, [r3, #64]	; 0x40
   14204:	strd	r2, [r1, #8]
   14208:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1420c:	ldr	r1, [r3, #56]	; 0x38
   14210:	ldr	r3, [fp, #-16]
   14214:	ldrd	r2, [r3, #160]	; 0xa0
   14218:	strd	r2, [r1]
   1421c:	nop	{0}
   14220:	sub	sp, fp, #4
   14224:	ldr	fp, [sp]
   14228:	add	sp, sp, #4
   1422c:	pop	{pc}		; (ldr pc, [sp], #4)
   14230:	str	fp, [sp, #-8]!
   14234:	str	lr, [sp, #4]
   14238:	add	fp, sp, #4
   1423c:	sub	sp, sp, #8
   14240:	str	r0, [fp, #-8]
   14244:	ldr	r3, [fp, #-8]
   14248:	ldr	r2, [r3, #48]	; 0x30
   1424c:	movw	r3, #258	; 0x102
   14250:	and	r3, r3, r2
   14254:	cmp	r3, #0
   14258:	beq	14280 <__assert_fail@plt+0x2a34>
   1425c:	ldr	r3, [fp, #-8]
   14260:	ldr	r3, [r3, #56]	; 0x38
   14264:	cmp	r3, #0
   14268:	beq	14290 <__assert_fail@plt+0x2a44>
   1426c:	ldr	r3, [fp, #-8]
   14270:	ldr	r3, [r3, #56]	; 0x38
   14274:	mov	r0, r3
   14278:	bl	180e0 <__assert_fail@plt+0x6894>
   1427c:	b	14290 <__assert_fail@plt+0x2a44>
   14280:	ldr	r3, [fp, #-8]
   14284:	ldr	r3, [r3, #56]	; 0x38
   14288:	mov	r0, r3
   1428c:	bl	13d58 <__assert_fail@plt+0x250c>
   14290:	nop	{0}
   14294:	sub	sp, fp, #4
   14298:	ldr	fp, [sp]
   1429c:	add	sp, sp, #4
   142a0:	pop	{pc}		; (ldr pc, [sp], #4)
   142a4:	str	fp, [sp, #-8]!
   142a8:	str	lr, [sp, #4]
   142ac:	add	fp, sp, #4
   142b0:	sub	sp, sp, #16
   142b4:	str	r0, [fp, #-16]
   142b8:	b	142dc <__assert_fail@plt+0x2a90>
   142bc:	ldr	r0, [fp, #-16]
   142c0:	bl	19120 <__assert_fail@plt+0x78d4>
   142c4:	str	r0, [fp, #-8]
   142c8:	ldr	r3, [fp, #-8]
   142cc:	cmp	r3, #0
   142d0:	blt	142dc <__assert_fail@plt+0x2a90>
   142d4:	ldr	r0, [fp, #-8]
   142d8:	bl	11804 <close@plt>
   142dc:	ldr	r0, [fp, #-16]
   142e0:	bl	19038 <__assert_fail@plt+0x77ec>
   142e4:	mov	r3, r0
   142e8:	eor	r3, r3, #1
   142ec:	uxtb	r3, r3
   142f0:	cmp	r3, #0
   142f4:	bne	142bc <__assert_fail@plt+0x2a70>
   142f8:	nop	{0}
   142fc:	sub	sp, fp, #4
   14300:	ldr	fp, [sp]
   14304:	add	sp, sp, #4
   14308:	pop	{pc}		; (ldr pc, [sp], #4)
   1430c:	str	fp, [sp, #-8]!
   14310:	str	lr, [sp, #4]
   14314:	add	fp, sp, #4
   14318:	sub	sp, sp, #8
   1431c:	str	r0, [fp, #-8]
   14320:	mov	r3, r1
   14324:	strb	r3, [fp, #-9]
   14328:	ldr	r3, [fp, #-8]
   1432c:	ldrh	r3, [r3, #56]	; 0x38
   14330:	cmp	r3, #11
   14334:	beq	1433c <__assert_fail@plt+0x2af0>
   14338:	bl	117f8 <abort@plt>
   1433c:	ldrb	r3, [fp, #-9]
   14340:	cmp	r3, #0
   14344:	beq	14354 <__assert_fail@plt+0x2b08>
   14348:	mov	r2, #2
   1434c:	mov	r3, #0
   14350:	b	1435c <__assert_fail@plt+0x2b10>
   14354:	mov	r2, #1
   14358:	mov	r3, #0
   1435c:	ldr	r1, [fp, #-8]
   14360:	strd	r2, [r1, #112]	; 0x70
   14364:	nop	{0}
   14368:	sub	sp, fp, #4
   1436c:	ldr	fp, [sp]
   14370:	add	sp, sp, #4
   14374:	pop	{pc}		; (ldr pc, [sp], #4)
   14378:	str	fp, [sp, #-8]!
   1437c:	str	lr, [sp, #4]
   14380:	add	fp, sp, #4
   14384:	sub	sp, sp, #24
   14388:	str	r0, [fp, #-16]
   1438c:	str	r1, [fp, #-20]	; 0xffffffec
   14390:	mov	r3, r2
   14394:	strb	r3, [fp, #-21]	; 0xffffffeb
   14398:	ldr	r3, [fp, #-16]
   1439c:	ldr	r3, [r3, #32]
   143a0:	str	r3, [fp, #-8]
   143a4:	ldr	r2, [fp, #-8]
   143a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   143ac:	cmp	r2, r3
   143b0:	bne	143c4 <__assert_fail@plt+0x2b78>
   143b4:	ldr	r3, [fp, #-8]
   143b8:	cmn	r3, #100	; 0x64
   143bc:	beq	143c4 <__assert_fail@plt+0x2b78>
   143c0:	bl	117f8 <abort@plt>
   143c4:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   143c8:	cmp	r3, #0
   143cc:	beq	14400 <__assert_fail@plt+0x2bb4>
   143d0:	ldr	r3, [fp, #-16]
   143d4:	add	r3, r3, #60	; 0x3c
   143d8:	ldr	r1, [fp, #-8]
   143dc:	mov	r0, r3
   143e0:	bl	19060 <__assert_fail@plt+0x7814>
   143e4:	str	r0, [fp, #-12]
   143e8:	ldr	r3, [fp, #-12]
   143ec:	cmp	r3, #0
   143f0:	blt	14428 <__assert_fail@plt+0x2bdc>
   143f4:	ldr	r0, [fp, #-12]
   143f8:	bl	11804 <close@plt>
   143fc:	b	14428 <__assert_fail@plt+0x2bdc>
   14400:	ldr	r3, [fp, #-16]
   14404:	ldr	r3, [r3, #48]	; 0x30
   14408:	and	r3, r3, #4
   1440c:	cmp	r3, #0
   14410:	bne	14428 <__assert_fail@plt+0x2bdc>
   14414:	ldr	r3, [fp, #-8]
   14418:	cmp	r3, #0
   1441c:	blt	14428 <__assert_fail@plt+0x2bdc>
   14420:	ldr	r0, [fp, #-8]
   14424:	bl	11804 <close@plt>
   14428:	ldr	r3, [fp, #-16]
   1442c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14430:	str	r2, [r3, #32]
   14434:	nop	{0}
   14438:	sub	sp, fp, #4
   1443c:	ldr	fp, [sp]
   14440:	add	sp, sp, #4
   14444:	pop	{pc}		; (ldr pc, [sp], #4)
   14448:	str	fp, [sp, #-8]!
   1444c:	str	lr, [sp, #4]
   14450:	add	fp, sp, #4
   14454:	sub	sp, sp, #16
   14458:	str	r0, [fp, #-16]
   1445c:	ldr	r3, [fp, #-16]
   14460:	ldr	r3, [r3, #48]	; 0x30
   14464:	and	r3, r3, #4
   14468:	cmp	r3, #0
   1446c:	bne	144fc <__assert_fail@plt+0x2cb0>
   14470:	ldr	r3, [fp, #-16]
   14474:	ldr	r3, [r3, #48]	; 0x30
   14478:	and	r3, r3, #512	; 0x200
   1447c:	cmp	r3, #0
   14480:	beq	144bc <__assert_fail@plt+0x2c70>
   14484:	ldr	r3, [fp, #-16]
   14488:	ldr	r3, [r3, #48]	; 0x30
   1448c:	and	r3, r3, #512	; 0x200
   14490:	cmp	r3, #0
   14494:	bne	144a4 <__assert_fail@plt+0x2c58>
   14498:	ldr	r3, [fp, #-16]
   1449c:	ldr	r3, [r3, #28]
   144a0:	b	144a8 <__assert_fail@plt+0x2c5c>
   144a4:	mvn	r3, #99	; 0x63
   144a8:	mov	r2, #1
   144ac:	mov	r1, r3
   144b0:	ldr	r0, [fp, #-16]
   144b4:	bl	14378 <__assert_fail@plt+0x2b2c>
   144b8:	b	144fc <__assert_fail@plt+0x2cb0>
   144bc:	ldr	r3, [fp, #-16]
   144c0:	ldr	r3, [r3, #48]	; 0x30
   144c4:	and	r3, r3, #512	; 0x200
   144c8:	cmp	r3, #0
   144cc:	bne	144dc <__assert_fail@plt+0x2c90>
   144d0:	ldr	r3, [fp, #-16]
   144d4:	ldr	r3, [r3, #28]
   144d8:	b	144e0 <__assert_fail@plt+0x2c94>
   144dc:	mvn	r3, #99	; 0x63
   144e0:	mov	r0, r3
   144e4:	bl	11780 <fchdir@plt>
   144e8:	mov	r3, r0
   144ec:	cmp	r3, #0
   144f0:	beq	144fc <__assert_fail@plt+0x2cb0>
   144f4:	mov	r3, #1
   144f8:	b	14500 <__assert_fail@plt+0x2cb4>
   144fc:	mov	r3, #0
   14500:	str	r3, [fp, #-8]
   14504:	ldr	r3, [fp, #-16]
   14508:	add	r3, r3, #60	; 0x3c
   1450c:	mov	r0, r3
   14510:	bl	142a4 <__assert_fail@plt+0x2a58>
   14514:	ldr	r3, [fp, #-8]
   14518:	mov	r0, r3
   1451c:	sub	sp, fp, #4
   14520:	ldr	fp, [sp]
   14524:	add	sp, sp, #4
   14528:	pop	{pc}		; (ldr pc, [sp], #4)
   1452c:	str	fp, [sp, #-8]!
   14530:	str	lr, [sp, #4]
   14534:	add	fp, sp, #4
   14538:	sub	sp, sp, #16
   1453c:	str	r0, [fp, #-16]
   14540:	str	r1, [fp, #-20]	; 0xffffffec
   14544:	ldr	r3, [fp, #-16]
   14548:	ldr	r3, [r3, #48]	; 0x30
   1454c:	lsl	r3, r3, #11
   14550:	and	r3, r3, #32768	; 0x8000
   14554:	orr	r3, r3, #540672	; 0x84000
   14558:	orr	r3, r3, #2304	; 0x900
   1455c:	str	r3, [fp, #-8]
   14560:	ldr	r3, [fp, #-16]
   14564:	ldr	r3, [r3, #48]	; 0x30
   14568:	and	r3, r3, #512	; 0x200
   1456c:	cmp	r3, #0
   14570:	beq	14594 <__assert_fail@plt+0x2d48>
   14574:	ldr	r3, [fp, #-16]
   14578:	ldr	r3, [r3, #32]
   1457c:	ldr	r2, [fp, #-8]
   14580:	ldr	r1, [fp, #-20]	; 0xffffffec
   14584:	mov	r0, r3
   14588:	bl	19cd4 <lchmod@@Base+0xb04>
   1458c:	mov	r3, r0
   14590:	b	145a4 <__assert_fail@plt+0x2d58>
   14594:	ldr	r1, [fp, #-8]
   14598:	ldr	r0, [fp, #-20]	; 0xffffffec
   1459c:	bl	1ee7c <lchmod@@Base+0x5cac>
   145a0:	mov	r3, r0
   145a4:	str	r3, [fp, #-12]
   145a8:	ldr	r3, [fp, #-12]
   145ac:	mov	r0, r3
   145b0:	sub	sp, fp, #4
   145b4:	ldr	fp, [sp]
   145b8:	add	sp, sp, #4
   145bc:	pop	{pc}		; (ldr pc, [sp], #4)
   145c0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   145c4:	strd	r6, [sp, #8]
   145c8:	str	r8, [sp, #16]
   145cc:	str	fp, [sp, #20]
   145d0:	str	lr, [sp, #24]
   145d4:	add	fp, sp, #24
   145d8:	sub	sp, sp, #36	; 0x24
   145dc:	str	r0, [fp, #-56]	; 0xffffffc8
   145e0:	mov	r7, r1
   145e4:	str	r2, [fp, #-60]	; 0xffffffc4
   145e8:	mov	r3, #0
   145ec:	str	r3, [fp, #-32]	; 0xffffffe0
   145f0:	mov	r3, #0
   145f4:	str	r3, [fp, #-36]	; 0xffffffdc
   145f8:	bic	r3, r7, #4080	; 0xff0
   145fc:	bic	r3, r3, #15
   14600:	cmp	r3, #0
   14604:	beq	14620 <__assert_fail@plt+0x2dd4>
   14608:	bl	116c0 <__errno_location@plt>
   1460c:	mov	r2, r0
   14610:	mov	r3, #22
   14614:	str	r3, [r2]
   14618:	mov	r3, #0
   1461c:	b	14a40 <__assert_fail@plt+0x31f4>
   14620:	and	r3, r7, #4
   14624:	cmp	r3, #0
   14628:	beq	14650 <__assert_fail@plt+0x2e04>
   1462c:	and	r3, r7, #512	; 0x200
   14630:	cmp	r3, #0
   14634:	beq	14650 <__assert_fail@plt+0x2e04>
   14638:	bl	116c0 <__errno_location@plt>
   1463c:	mov	r2, r0
   14640:	mov	r3, #22
   14644:	str	r3, [r2]
   14648:	mov	r3, #0
   1464c:	b	14a40 <__assert_fail@plt+0x31f4>
   14650:	and	r3, r7, #18
   14654:	cmp	r3, #0
   14658:	bne	14674 <__assert_fail@plt+0x2e28>
   1465c:	bl	116c0 <__errno_location@plt>
   14660:	mov	r2, r0
   14664:	mov	r3, #22
   14668:	str	r3, [r2]
   1466c:	mov	r3, #0
   14670:	b	14a40 <__assert_fail@plt+0x31f4>
   14674:	mov	r1, #96	; 0x60
   14678:	mov	r0, #1
   1467c:	bl	1dfa0 <lchmod@@Base+0x4dd0>
   14680:	mov	r3, r0
   14684:	mov	r4, r3
   14688:	cmp	r4, #0
   1468c:	bne	14698 <__assert_fail@plt+0x2e4c>
   14690:	mov	r3, #0
   14694:	b	14a40 <__assert_fail@plt+0x31f4>
   14698:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1469c:	str	r3, [r4, #44]	; 0x2c
   146a0:	str	r7, [r4, #48]	; 0x30
   146a4:	ldr	r3, [r4, #48]	; 0x30
   146a8:	and	r3, r3, #2
   146ac:	cmp	r3, #0
   146b0:	beq	146cc <__assert_fail@plt+0x2e80>
   146b4:	ldr	r3, [r4, #48]	; 0x30
   146b8:	orr	r3, r3, #4
   146bc:	str	r3, [r4, #48]	; 0x30
   146c0:	ldr	r3, [r4, #48]	; 0x30
   146c4:	bic	r3, r3, #512	; 0x200
   146c8:	str	r3, [r4, #48]	; 0x30
   146cc:	mvn	r3, #99	; 0x63
   146d0:	str	r3, [r4, #32]
   146d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   146d8:	bl	16e90 <__assert_fail@plt+0x5644>
   146dc:	str	r0, [fp, #-44]	; 0xffffffd4
   146e0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   146e4:	cmp	r3, #4096	; 0x1000
   146e8:	movcs	r3, r3
   146ec:	movcc	r3, #4096	; 0x1000
   146f0:	mov	r1, r3
   146f4:	mov	r0, r4
   146f8:	bl	16c64 <__assert_fail@plt+0x5418>
   146fc:	mov	r3, r0
   14700:	eor	r3, r3, #1
   14704:	uxtb	r3, r3
   14708:	cmp	r3, #0
   1470c:	bne	14a30 <__assert_fail@plt+0x31e4>
   14710:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14714:	ldr	r3, [r3]
   14718:	cmp	r3, #0
   1471c:	beq	14750 <__assert_fail@plt+0x2f04>
   14720:	mov	r2, #0
   14724:	movw	r1, #1120	; 0x460
   14728:	movt	r1, #2
   1472c:	mov	r0, r4
   14730:	bl	16b34 <__assert_fail@plt+0x52e8>
   14734:	str	r0, [fp, #-32]	; 0xffffffe0
   14738:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1473c:	cmp	r3, #0
   14740:	beq	14a1c <__assert_fail@plt+0x31d0>
   14744:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14748:	mvn	r2, #0
   1474c:	str	r2, [r3, #48]	; 0x30
   14750:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14754:	cmp	r3, #0
   14758:	beq	1476c <__assert_fail@plt+0x2f20>
   1475c:	ldr	r3, [r4, #48]	; 0x30
   14760:	and	r3, r3, #1024	; 0x400
   14764:	cmp	r3, #0
   14768:	beq	14774 <__assert_fail@plt+0x2f28>
   1476c:	mov	r3, #1
   14770:	b	14778 <__assert_fail@plt+0x2f2c>
   14774:	mov	r3, #0
   14778:	strb	r3, [fp, #-45]	; 0xffffffd3
   1477c:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   14780:	and	r3, r3, #1
   14784:	strb	r3, [fp, #-45]	; 0xffffffd3
   14788:	mov	r6, #0
   1478c:	mov	r8, #0
   14790:	b	148f0 <__assert_fail@plt+0x30a4>
   14794:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14798:	ldr	r3, [r3]
   1479c:	mov	r0, r3
   147a0:	bl	11684 <strlen@plt>
   147a4:	str	r0, [fp, #-40]	; 0xffffffd8
   147a8:	and	r3, r7, #2048	; 0x800
   147ac:	cmp	r3, #0
   147b0:	bne	14820 <__assert_fail@plt+0x2fd4>
   147b4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   147b8:	ldr	r3, [r3]
   147bc:	str	r3, [fp, #-52]	; 0xffffffcc
   147c0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   147c4:	cmp	r3, #2
   147c8:	bls	14820 <__assert_fail@plt+0x2fd4>
   147cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   147d0:	sub	r3, r3, #1
   147d4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   147d8:	add	r3, r2, r3
   147dc:	ldrb	r3, [r3]
   147e0:	cmp	r3, #47	; 0x2f
   147e4:	bne	14820 <__assert_fail@plt+0x2fd4>
   147e8:	b	147f8 <__assert_fail@plt+0x2fac>
   147ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   147f0:	sub	r3, r3, #1
   147f4:	str	r3, [fp, #-40]	; 0xffffffd8
   147f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   147fc:	cmp	r3, #1
   14800:	bls	14820 <__assert_fail@plt+0x2fd4>
   14804:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14808:	sub	r3, r3, #2
   1480c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14810:	add	r3, r2, r3
   14814:	ldrb	r3, [r3]
   14818:	cmp	r3, #47	; 0x2f
   1481c:	beq	147ec <__assert_fail@plt+0x2fa0>
   14820:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14824:	ldr	r3, [r3]
   14828:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1482c:	mov	r1, r3
   14830:	mov	r0, r4
   14834:	bl	16b34 <__assert_fail@plt+0x52e8>
   14838:	mov	r5, r0
   1483c:	cmp	r5, #0
   14840:	beq	149f4 <__assert_fail@plt+0x31a8>
   14844:	mov	r3, #0
   14848:	str	r3, [r5, #48]	; 0x30
   1484c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14850:	str	r3, [r5, #4]
   14854:	add	r3, r5, #168	; 0xa8
   14858:	str	r3, [r5, #24]
   1485c:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   14860:	cmp	r3, #0
   14864:	beq	14888 <__assert_fail@plt+0x303c>
   14868:	cmp	r6, #0
   1486c:	beq	14888 <__assert_fail@plt+0x303c>
   14870:	mov	r3, #11
   14874:	strh	r3, [r5, #56]	; 0x38
   14878:	mov	r1, #1
   1487c:	mov	r0, r5
   14880:	bl	1430c <__assert_fail@plt+0x2ac0>
   14884:	b	148a0 <__assert_fail@plt+0x3054>
   14888:	mov	r2, #0
   1488c:	mov	r1, r5
   14890:	mov	r0, r4
   14894:	bl	16780 <__assert_fail@plt+0x4f34>
   14898:	mov	r3, r0
   1489c:	strh	r3, [r5, #56]	; 0x38
   148a0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   148a4:	cmp	r3, #0
   148a8:	beq	148b8 <__assert_fail@plt+0x306c>
   148ac:	str	r6, [r5, #8]
   148b0:	mov	r6, r5
   148b4:	b	148e0 <__assert_fail@plt+0x3094>
   148b8:	mov	r3, #0
   148bc:	str	r3, [r5, #8]
   148c0:	cmp	r6, #0
   148c4:	bne	148d4 <__assert_fail@plt+0x3088>
   148c8:	mov	r6, r5
   148cc:	str	r6, [fp, #-36]	; 0xffffffdc
   148d0:	b	148e0 <__assert_fail@plt+0x3094>
   148d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   148d8:	str	r5, [r3, #8]
   148dc:	str	r5, [fp, #-36]	; 0xffffffdc
   148e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   148e4:	add	r3, r3, #4
   148e8:	str	r3, [fp, #-56]	; 0xffffffc8
   148ec:	add	r8, r8, #1
   148f0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   148f4:	ldr	r3, [r3]
   148f8:	cmp	r3, #0
   148fc:	bne	14794 <__assert_fail@plt+0x2f48>
   14900:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14904:	cmp	r3, #0
   14908:	beq	14928 <__assert_fail@plt+0x30dc>
   1490c:	cmp	r8, #1
   14910:	bls	14928 <__assert_fail@plt+0x30dc>
   14914:	mov	r2, r8
   14918:	mov	r1, r6
   1491c:	mov	r0, r4
   14920:	bl	169d0 <__assert_fail@plt+0x5184>
   14924:	mov	r6, r0
   14928:	mov	r2, #0
   1492c:	movw	r1, #1120	; 0x460
   14930:	movt	r1, #2
   14934:	mov	r0, r4
   14938:	bl	16b34 <__assert_fail@plt+0x52e8>
   1493c:	mov	r3, r0
   14940:	str	r3, [r4]
   14944:	ldr	r3, [r4]
   14948:	cmp	r3, #0
   1494c:	beq	149fc <__assert_fail@plt+0x31b0>
   14950:	ldr	r3, [r4]
   14954:	str	r6, [r3, #8]
   14958:	ldr	r3, [r4]
   1495c:	mov	r2, #9
   14960:	strh	r2, [r3, #56]	; 0x38
   14964:	ldr	r3, [r4]
   14968:	mov	r2, #1
   1496c:	str	r2, [r3, #48]	; 0x30
   14970:	mov	r0, r4
   14974:	bl	13ecc <__assert_fail@plt+0x2680>
   14978:	mov	r3, r0
   1497c:	eor	r3, r3, #1
   14980:	uxtb	r3, r3
   14984:	cmp	r3, #0
   14988:	bne	14a04 <__assert_fail@plt+0x31b8>
   1498c:	ldr	r3, [r4, #48]	; 0x30
   14990:	and	r3, r3, #4
   14994:	cmp	r3, #0
   14998:	bne	149dc <__assert_fail@plt+0x3190>
   1499c:	ldr	r3, [r4, #48]	; 0x30
   149a0:	and	r3, r3, #512	; 0x200
   149a4:	cmp	r3, #0
   149a8:	bne	149dc <__assert_fail@plt+0x3190>
   149ac:	movw	r1, #1124	; 0x464
   149b0:	movt	r1, #2
   149b4:	mov	r0, r4
   149b8:	bl	1452c <__assert_fail@plt+0x2ce0>
   149bc:	mov	r3, r0
   149c0:	str	r3, [r4, #28]
   149c4:	ldr	r3, [r4, #28]
   149c8:	cmp	r3, #0
   149cc:	bge	149dc <__assert_fail@plt+0x3190>
   149d0:	ldr	r3, [r4, #48]	; 0x30
   149d4:	orr	r3, r3, #4
   149d8:	str	r3, [r4, #48]	; 0x30
   149dc:	add	r3, r4, #60	; 0x3c
   149e0:	mvn	r1, #0
   149e4:	mov	r0, r3
   149e8:	bl	18fb0 <__assert_fail@plt+0x7764>
   149ec:	mov	r3, r4
   149f0:	b	14a40 <__assert_fail@plt+0x31f4>
   149f4:	nop	{0}
   149f8:	b	14a08 <__assert_fail@plt+0x31bc>
   149fc:	nop	{0}
   14a00:	b	14a08 <__assert_fail@plt+0x31bc>
   14a04:	nop	{0}
   14a08:	mov	r0, r6
   14a0c:	bl	16c04 <__assert_fail@plt+0x53b8>
   14a10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14a14:	bl	13d58 <__assert_fail@plt+0x250c>
   14a18:	b	14a20 <__assert_fail@plt+0x31d4>
   14a1c:	nop	{0}
   14a20:	ldr	r3, [r4, #24]
   14a24:	mov	r0, r3
   14a28:	bl	13d58 <__assert_fail@plt+0x250c>
   14a2c:	b	14a34 <__assert_fail@plt+0x31e8>
   14a30:	nop	{0}
   14a34:	mov	r0, r4
   14a38:	bl	13d58 <__assert_fail@plt+0x250c>
   14a3c:	mov	r3, #0
   14a40:	mov	r0, r3
   14a44:	sub	sp, fp, #24
   14a48:	ldrd	r4, [sp]
   14a4c:	ldrd	r6, [sp, #8]
   14a50:	ldr	r8, [sp, #16]
   14a54:	ldr	fp, [sp, #20]
   14a58:	add	sp, sp, #24
   14a5c:	pop	{pc}		; (ldr pc, [sp], #4)
   14a60:	strd	r4, [sp, #-20]!	; 0xffffffec
   14a64:	str	r6, [sp, #8]
   14a68:	str	fp, [sp, #12]
   14a6c:	str	lr, [sp, #16]
   14a70:	add	fp, sp, #16
   14a74:	sub	sp, sp, #12
   14a78:	str	r0, [fp, #-24]	; 0xffffffe8
   14a7c:	mov	r4, r1
   14a80:	ldr	r3, [r4, #52]	; 0x34
   14a84:	str	r3, [r4, #40]	; 0x28
   14a88:	ldr	r6, [r4, #40]	; 0x28
   14a8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14a90:	ldr	r3, [r3, #24]
   14a94:	add	r1, r4, #168	; 0xa8
   14a98:	add	r2, r6, #1
   14a9c:	mov	r0, r3
   14aa0:	bl	114a4 <memmove@plt>
   14aa4:	add	r3, r4, #168	; 0xa8
   14aa8:	mov	r1, #47	; 0x2f
   14aac:	mov	r0, r3
   14ab0:	bl	1172c <strrchr@plt>
   14ab4:	mov	r5, r0
   14ab8:	cmp	r5, #0
   14abc:	beq	14b04 <__assert_fail@plt+0x32b8>
   14ac0:	add	r3, r4, #168	; 0xa8
   14ac4:	cmp	r5, r3
   14ac8:	bne	14adc <__assert_fail@plt+0x3290>
   14acc:	add	r3, r5, #1
   14ad0:	ldrb	r3, [r3]
   14ad4:	cmp	r3, #0
   14ad8:	beq	14b04 <__assert_fail@plt+0x32b8>
   14adc:	add	r5, r5, #1
   14ae0:	mov	r0, r5
   14ae4:	bl	11684 <strlen@plt>
   14ae8:	mov	r6, r0
   14aec:	add	r3, r4, #168	; 0xa8
   14af0:	add	r2, r6, #1
   14af4:	mov	r1, r5
   14af8:	mov	r0, r3
   14afc:	bl	114a4 <memmove@plt>
   14b00:	str	r6, [r4, #52]	; 0x34
   14b04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14b08:	ldr	r3, [r3, #24]
   14b0c:	str	r3, [r4, #28]
   14b10:	ldr	r3, [r4, #28]
   14b14:	str	r3, [r4, #24]
   14b18:	nop	{0}
   14b1c:	sub	sp, fp, #16
   14b20:	ldrd	r4, [sp]
   14b24:	ldr	r6, [sp, #8]
   14b28:	ldr	fp, [sp, #12]
   14b2c:	add	sp, sp, #16
   14b30:	pop	{pc}		; (ldr pc, [sp], #4)
   14b34:	strd	r4, [sp, #-16]!
   14b38:	str	fp, [sp, #8]
   14b3c:	str	lr, [sp, #12]
   14b40:	add	fp, sp, #12
   14b44:	sub	sp, sp, #16
   14b48:	str	r0, [fp, #-24]	; 0xffffffe8
   14b4c:	mov	r3, #0
   14b50:	str	r3, [fp, #-16]
   14b54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14b58:	ldr	r3, [r3]
   14b5c:	cmp	r3, #0
   14b60:	beq	14bac <__assert_fail@plt+0x3360>
   14b64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14b68:	ldr	r4, [r3]
   14b6c:	b	14b98 <__assert_fail@plt+0x334c>
   14b70:	mov	r5, r4
   14b74:	ldr	r3, [r4, #8]
   14b78:	cmp	r3, #0
   14b7c:	beq	14b88 <__assert_fail@plt+0x333c>
   14b80:	ldr	r3, [r4, #8]
   14b84:	b	14b8c <__assert_fail@plt+0x3340>
   14b88:	ldr	r3, [r4, #4]
   14b8c:	mov	r4, r3
   14b90:	mov	r0, r5
   14b94:	bl	13d58 <__assert_fail@plt+0x250c>
   14b98:	ldr	r3, [r4, #48]	; 0x30
   14b9c:	cmp	r3, #0
   14ba0:	bge	14b70 <__assert_fail@plt+0x3324>
   14ba4:	mov	r0, r4
   14ba8:	bl	13d58 <__assert_fail@plt+0x250c>
   14bac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14bb0:	ldr	r3, [r3, #4]
   14bb4:	cmp	r3, #0
   14bb8:	beq	14bcc <__assert_fail@plt+0x3380>
   14bbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14bc0:	ldr	r3, [r3, #4]
   14bc4:	mov	r0, r3
   14bc8:	bl	16c04 <__assert_fail@plt+0x53b8>
   14bcc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14bd0:	ldr	r3, [r3, #8]
   14bd4:	mov	r0, r3
   14bd8:	bl	13d58 <__assert_fail@plt+0x250c>
   14bdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14be0:	ldr	r3, [r3, #24]
   14be4:	mov	r0, r3
   14be8:	bl	13d58 <__assert_fail@plt+0x250c>
   14bec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14bf0:	ldr	r3, [r3, #48]	; 0x30
   14bf4:	and	r3, r3, #512	; 0x200
   14bf8:	cmp	r3, #0
   14bfc:	beq	14c40 <__assert_fail@plt+0x33f4>
   14c00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c04:	ldr	r3, [r3, #32]
   14c08:	cmp	r3, #0
   14c0c:	blt	14cb8 <__assert_fail@plt+0x346c>
   14c10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c14:	ldr	r3, [r3, #32]
   14c18:	mov	r0, r3
   14c1c:	bl	11804 <close@plt>
   14c20:	mov	r3, r0
   14c24:	cmp	r3, #0
   14c28:	beq	14cb8 <__assert_fail@plt+0x346c>
   14c2c:	bl	116c0 <__errno_location@plt>
   14c30:	mov	r3, r0
   14c34:	ldr	r3, [r3]
   14c38:	str	r3, [fp, #-16]
   14c3c:	b	14cb8 <__assert_fail@plt+0x346c>
   14c40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c44:	ldr	r3, [r3, #48]	; 0x30
   14c48:	and	r3, r3, #4
   14c4c:	cmp	r3, #0
   14c50:	bne	14cb8 <__assert_fail@plt+0x346c>
   14c54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c58:	ldr	r3, [r3, #28]
   14c5c:	mov	r0, r3
   14c60:	bl	11780 <fchdir@plt>
   14c64:	mov	r3, r0
   14c68:	cmp	r3, #0
   14c6c:	beq	14c80 <__assert_fail@plt+0x3434>
   14c70:	bl	116c0 <__errno_location@plt>
   14c74:	mov	r3, r0
   14c78:	ldr	r3, [r3]
   14c7c:	str	r3, [fp, #-16]
   14c80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c84:	ldr	r3, [r3, #28]
   14c88:	mov	r0, r3
   14c8c:	bl	11804 <close@plt>
   14c90:	mov	r3, r0
   14c94:	cmp	r3, #0
   14c98:	beq	14cb8 <__assert_fail@plt+0x346c>
   14c9c:	ldr	r3, [fp, #-16]
   14ca0:	cmp	r3, #0
   14ca4:	bne	14cb8 <__assert_fail@plt+0x346c>
   14ca8:	bl	116c0 <__errno_location@plt>
   14cac:	mov	r3, r0
   14cb0:	ldr	r3, [r3]
   14cb4:	str	r3, [fp, #-16]
   14cb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cbc:	add	r3, r3, #60	; 0x3c
   14cc0:	mov	r0, r3
   14cc4:	bl	142a4 <__assert_fail@plt+0x2a58>
   14cc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ccc:	ldr	r3, [r3, #52]	; 0x34
   14cd0:	cmp	r3, #0
   14cd4:	beq	14ce8 <__assert_fail@plt+0x349c>
   14cd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cdc:	ldr	r3, [r3, #52]	; 0x34
   14ce0:	mov	r0, r3
   14ce4:	bl	180e0 <__assert_fail@plt+0x6894>
   14ce8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14cec:	bl	14230 <__assert_fail@plt+0x29e4>
   14cf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14cf4:	bl	13d58 <__assert_fail@plt+0x250c>
   14cf8:	ldr	r3, [fp, #-16]
   14cfc:	cmp	r3, #0
   14d00:	beq	14d1c <__assert_fail@plt+0x34d0>
   14d04:	bl	116c0 <__errno_location@plt>
   14d08:	mov	r2, r0
   14d0c:	ldr	r3, [fp, #-16]
   14d10:	str	r3, [r2]
   14d14:	mvn	r3, #0
   14d18:	b	14d20 <__assert_fail@plt+0x34d4>
   14d1c:	mov	r3, #0
   14d20:	mov	r0, r3
   14d24:	sub	sp, fp, #12
   14d28:	ldrd	r4, [sp]
   14d2c:	ldr	fp, [sp, #8]
   14d30:	add	sp, sp, #12
   14d34:	pop	{pc}		; (ldr pc, [sp], #4)
   14d38:	str	fp, [sp, #-8]!
   14d3c:	str	lr, [sp, #4]
   14d40:	add	fp, sp, #4
   14d44:	sub	sp, sp, #24
   14d48:	str	r0, [fp, #-24]	; 0xffffffe8
   14d4c:	str	r1, [fp, #-28]	; 0xffffffe4
   14d50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d54:	str	r3, [fp, #-8]
   14d58:	ldr	r3, [fp, #-8]
   14d5c:	ldrd	r2, [r3]
   14d60:	strd	r2, [fp, #-20]	; 0xffffffec
   14d64:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14d68:	mov	r2, r3
   14d6c:	mov	r3, #0
   14d70:	ldrd	r0, [fp, #-20]	; 0xffffffec
   14d74:	bl	1fc1c <lchmod@@Base+0x6a4c>
   14d78:	mov	r3, r2
   14d7c:	mov	r0, r3
   14d80:	sub	sp, fp, #4
   14d84:	ldr	fp, [sp]
   14d88:	add	sp, sp, #4
   14d8c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d90:	push	{fp}		; (str fp, [sp, #-4]!)
   14d94:	add	fp, sp, #0
   14d98:	sub	sp, sp, #20
   14d9c:	str	r0, [fp, #-16]
   14da0:	str	r1, [fp, #-20]	; 0xffffffec
   14da4:	ldr	r3, [fp, #-16]
   14da8:	str	r3, [fp, #-8]
   14dac:	ldr	r3, [fp, #-20]	; 0xffffffec
   14db0:	str	r3, [fp, #-12]
   14db4:	ldr	r3, [fp, #-8]
   14db8:	ldrd	r0, [r3]
   14dbc:	ldr	r3, [fp, #-12]
   14dc0:	ldrd	r2, [r3]
   14dc4:	cmp	r1, r3
   14dc8:	cmpeq	r0, r2
   14dcc:	moveq	r3, #1
   14dd0:	movne	r3, #0
   14dd4:	uxtb	r3, r3
   14dd8:	mov	r0, r3
   14ddc:	add	sp, fp, #0
   14de0:	pop	{fp}		; (ldr fp, [sp], #4)
   14de4:	bx	lr
   14de8:	str	fp, [sp, #-8]!
   14dec:	str	lr, [sp, #4]
   14df0:	add	fp, sp, #4
   14df4:	sub	sp, sp, #136	; 0x88
   14df8:	str	r0, [fp, #-128]	; 0xffffff80
   14dfc:	str	r1, [fp, #-132]	; 0xffffff7c
   14e00:	ldr	r3, [fp, #-128]	; 0xffffff80
   14e04:	ldr	r3, [r3, #44]	; 0x2c
   14e08:	str	r3, [fp, #-12]
   14e0c:	ldr	r3, [fp, #-12]
   14e10:	ldr	r3, [r3, #52]	; 0x34
   14e14:	str	r3, [fp, #-8]
   14e18:	ldr	r3, [fp, #-12]
   14e1c:	ldr	r3, [r3, #48]	; 0x30
   14e20:	and	r3, r3, #512	; 0x200
   14e24:	cmp	r3, #0
   14e28:	bne	14e34 <__assert_fail@plt+0x35e8>
   14e2c:	mov	r3, #0
   14e30:	b	14f78 <__assert_fail@plt+0x372c>
   14e34:	ldr	r3, [fp, #-8]
   14e38:	cmp	r3, #0
   14e3c:	bne	14e84 <__assert_fail@plt+0x3638>
   14e40:	movw	r3, #15704	; 0x3d58
   14e44:	movt	r3, #1
   14e48:	str	r3, [sp]
   14e4c:	movw	r3, #19856	; 0x4d90
   14e50:	movt	r3, #1
   14e54:	movw	r2, #19768	; 0x4d38
   14e58:	movt	r2, #1
   14e5c:	mov	r1, #0
   14e60:	mov	r0, #13
   14e64:	bl	17dec <__assert_fail@plt+0x65a0>
   14e68:	mov	r3, r0
   14e6c:	mov	r2, r3
   14e70:	ldr	r3, [fp, #-12]
   14e74:	str	r2, [r3, #52]	; 0x34
   14e78:	ldr	r3, [fp, #-12]
   14e7c:	ldr	r3, [r3, #52]	; 0x34
   14e80:	str	r3, [fp, #-8]
   14e84:	ldr	r3, [fp, #-8]
   14e88:	cmp	r3, #0
   14e8c:	beq	14ec8 <__assert_fail@plt+0x367c>
   14e90:	ldr	r3, [fp, #-128]	; 0xffffff80
   14e94:	ldrd	r2, [r3, #64]	; 0x40
   14e98:	strd	r2, [fp, #-124]	; 0xffffff84
   14e9c:	sub	r3, fp, #124	; 0x7c
   14ea0:	mov	r1, r3
   14ea4:	ldr	r0, [fp, #-8]
   14ea8:	bl	17548 <__assert_fail@plt+0x5cfc>
   14eac:	str	r0, [fp, #-16]
   14eb0:	ldr	r3, [fp, #-16]
   14eb4:	cmp	r3, #0
   14eb8:	beq	14ec8 <__assert_fail@plt+0x367c>
   14ebc:	ldr	r3, [fp, #-16]
   14ec0:	ldr	r3, [r3, #8]
   14ec4:	b	14f78 <__assert_fail@plt+0x372c>
   14ec8:	ldr	r3, [fp, #-132]	; 0xffffff7c
   14ecc:	cmp	r3, #0
   14ed0:	blt	14ef0 <__assert_fail@plt+0x36a4>
   14ed4:	sub	r3, fp, #108	; 0x6c
   14ed8:	mov	r1, r3
   14edc:	ldr	r0, [fp, #-132]	; 0xffffff7c
   14ee0:	bl	11420 <fstatfs64@plt>
   14ee4:	mov	r3, r0
   14ee8:	cmp	r3, #0
   14eec:	beq	14ef8 <__assert_fail@plt+0x36ac>
   14ef0:	mov	r3, #0
   14ef4:	b	14f78 <__assert_fail@plt+0x372c>
   14ef8:	ldr	r3, [fp, #-8]
   14efc:	cmp	r3, #0
   14f00:	beq	14f74 <__assert_fail@plt+0x3728>
   14f04:	mov	r0, #16
   14f08:	bl	1e070 <lchmod@@Base+0x4ea0>
   14f0c:	mov	r3, r0
   14f10:	str	r3, [fp, #-20]	; 0xffffffec
   14f14:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f18:	cmp	r3, #0
   14f1c:	beq	14f74 <__assert_fail@plt+0x3728>
   14f20:	ldr	r3, [fp, #-128]	; 0xffffff80
   14f24:	ldrd	r2, [r3, #64]	; 0x40
   14f28:	ldr	r1, [fp, #-20]	; 0xffffffec
   14f2c:	strd	r2, [r1]
   14f30:	ldr	r2, [fp, #-108]	; 0xffffff94
   14f34:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f38:	str	r2, [r3, #8]
   14f3c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14f40:	ldr	r0, [fp, #-8]
   14f44:	bl	18b98 <__assert_fail@plt+0x734c>
   14f48:	str	r0, [fp, #-16]
   14f4c:	ldr	r3, [fp, #-16]
   14f50:	cmp	r3, #0
   14f54:	beq	14f6c <__assert_fail@plt+0x3720>
   14f58:	ldr	r2, [fp, #-16]
   14f5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f60:	cmp	r2, r3
   14f64:	beq	14f74 <__assert_fail@plt+0x3728>
   14f68:	bl	117f8 <abort@plt>
   14f6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   14f70:	bl	13d58 <__assert_fail@plt+0x250c>
   14f74:	ldr	r3, [fp, #-108]	; 0xffffff94
   14f78:	mov	r0, r3
   14f7c:	sub	sp, fp, #4
   14f80:	ldr	fp, [sp]
   14f84:	add	sp, sp, #4
   14f88:	pop	{pc}		; (ldr pc, [sp], #4)
   14f8c:	str	fp, [sp, #-8]!
   14f90:	str	lr, [sp, #4]
   14f94:	add	fp, sp, #4
   14f98:	sub	sp, sp, #8
   14f9c:	str	r0, [fp, #-8]
   14fa0:	str	r1, [fp, #-12]
   14fa4:	ldr	r1, [fp, #-12]
   14fa8:	ldr	r0, [fp, #-8]
   14fac:	bl	14de8 <__assert_fail@plt+0x359c>
   14fb0:	mov	r2, r0
   14fb4:	movw	r3, #26985	; 0x6969
   14fb8:	cmp	r2, r3
   14fbc:	beq	14fe0 <__assert_fail@plt+0x3794>
   14fc0:	movw	r3, #6548	; 0x1994
   14fc4:	movt	r3, #258	; 0x102
   14fc8:	cmp	r2, r3
   14fcc:	beq	14fe0 <__assert_fail@plt+0x3794>
   14fd0:	movw	r3, #19778	; 0x4d42
   14fd4:	movt	r3, #65363	; 0xff53
   14fd8:	cmp	r2, r3
   14fdc:	bne	14fe8 <__assert_fail@plt+0x379c>
   14fe0:	mov	r3, #0
   14fe4:	b	14fec <__assert_fail@plt+0x37a0>
   14fe8:	mov	r3, #1
   14fec:	mov	r0, r3
   14ff0:	sub	sp, fp, #4
   14ff4:	ldr	fp, [sp]
   14ff8:	add	sp, sp, #4
   14ffc:	pop	{pc}		; (ldr pc, [sp], #4)
   15000:	str	fp, [sp, #-8]!
   15004:	str	lr, [sp, #4]
   15008:	add	fp, sp, #4
   1500c:	sub	sp, sp, #8
   15010:	str	r0, [fp, #-8]
   15014:	str	r1, [fp, #-12]
   15018:	ldr	r1, [fp, #-12]
   1501c:	ldr	r0, [fp, #-8]
   15020:	bl	14de8 <__assert_fail@plt+0x359c>
   15024:	mov	r3, r0
   15028:	movw	r2, #26985	; 0x6969
   1502c:	cmp	r3, r2
   15030:	beq	15078 <__assert_fail@plt+0x382c>
   15034:	movw	r2, #26985	; 0x6969
   15038:	cmp	r3, r2
   1503c:	bgt	1505c <__assert_fail@plt+0x3810>
   15040:	movw	r2, #19778	; 0x4d42
   15044:	movt	r2, #65363	; 0xff53
   15048:	cmp	r3, r2
   1504c:	beq	15078 <__assert_fail@plt+0x382c>
   15050:	cmp	r3, #0
   15054:	beq	15078 <__assert_fail@plt+0x382c>
   15058:	b	15080 <__assert_fail@plt+0x3834>
   1505c:	movw	r2, #40864	; 0x9fa0
   15060:	cmp	r3, r2
   15064:	beq	15078 <__assert_fail@plt+0x382c>
   15068:	movw	r2, #16719	; 0x414f
   1506c:	movt	r2, #21318	; 0x5346
   15070:	cmp	r3, r2
   15074:	bne	15080 <__assert_fail@plt+0x3834>
   15078:	mov	r3, #0
   1507c:	b	15084 <__assert_fail@plt+0x3838>
   15080:	mov	r3, #1
   15084:	mov	r0, r3
   15088:	sub	sp, fp, #4
   1508c:	ldr	fp, [sp]
   15090:	add	sp, sp, #4
   15094:	pop	{pc}		; (ldr pc, [sp], #4)
   15098:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1509c:	strd	r6, [sp, #8]
   150a0:	str	fp, [sp, #16]
   150a4:	str	lr, [sp, #20]
   150a8:	add	fp, sp, #20
   150ac:	mov	r5, r0
   150b0:	ldr	r3, [r5]
   150b4:	cmp	r3, #0
   150b8:	beq	150cc <__assert_fail@plt+0x3880>
   150bc:	ldr	r3, [r5, #48]	; 0x30
   150c0:	and	r3, r3, #8192	; 0x2000
   150c4:	cmp	r3, #0
   150c8:	beq	150d4 <__assert_fail@plt+0x3888>
   150cc:	mov	r3, #0
   150d0:	b	15828 <__assert_fail@plt+0x3fdc>
   150d4:	ldr	r4, [r5]
   150d8:	ldrh	r6, [r4, #60]	; 0x3c
   150dc:	mov	r3, #3
   150e0:	strh	r3, [r4, #60]	; 0x3c
   150e4:	cmp	r6, #1
   150e8:	bne	1510c <__assert_fail@plt+0x38c0>
   150ec:	mov	r2, #0
   150f0:	mov	r1, r4
   150f4:	mov	r0, r5
   150f8:	bl	16780 <__assert_fail@plt+0x4f34>
   150fc:	mov	r3, r0
   15100:	strh	r3, [r4, #56]	; 0x38
   15104:	mov	r3, r4
   15108:	b	15828 <__assert_fail@plt+0x3fdc>
   1510c:	cmp	r6, #2
   15110:	bne	151b4 <__assert_fail@plt+0x3968>
   15114:	ldrh	r3, [r4, #56]	; 0x38
   15118:	cmp	r3, #12
   1511c:	beq	1512c <__assert_fail@plt+0x38e0>
   15120:	ldrh	r3, [r4, #56]	; 0x38
   15124:	cmp	r3, #13
   15128:	bne	151b4 <__assert_fail@plt+0x3968>
   1512c:	mov	r2, #1
   15130:	mov	r1, r4
   15134:	mov	r0, r5
   15138:	bl	16780 <__assert_fail@plt+0x4f34>
   1513c:	mov	r3, r0
   15140:	strh	r3, [r4, #56]	; 0x38
   15144:	ldrh	r3, [r4, #56]	; 0x38
   15148:	cmp	r3, #1
   1514c:	bne	15574 <__assert_fail@plt+0x3d28>
   15150:	ldr	r3, [r5, #48]	; 0x30
   15154:	and	r3, r3, #4
   15158:	cmp	r3, #0
   1515c:	bne	15574 <__assert_fail@plt+0x3d28>
   15160:	movw	r1, #1124	; 0x464
   15164:	movt	r1, #2
   15168:	mov	r0, r5
   1516c:	bl	1452c <__assert_fail@plt+0x2ce0>
   15170:	mov	r3, r0
   15174:	str	r3, [r4, #36]	; 0x24
   15178:	ldr	r3, [r4, #36]	; 0x24
   1517c:	cmp	r3, #0
   15180:	bge	151a0 <__assert_fail@plt+0x3954>
   15184:	bl	116c0 <__errno_location@plt>
   15188:	mov	r3, r0
   1518c:	ldr	r3, [r3]
   15190:	str	r3, [r4, #32]
   15194:	mov	r3, #7
   15198:	strh	r3, [r4, #56]	; 0x38
   1519c:	b	15574 <__assert_fail@plt+0x3d28>
   151a0:	ldrh	r3, [r4, #58]	; 0x3a
   151a4:	orr	r3, r3, #2
   151a8:	uxth	r3, r3
   151ac:	strh	r3, [r4, #58]	; 0x3a
   151b0:	b	15574 <__assert_fail@plt+0x3d28>
   151b4:	ldrh	r3, [r4, #56]	; 0x38
   151b8:	cmp	r3, #1
   151bc:	bne	1536c <__assert_fail@plt+0x3b20>
   151c0:	cmp	r6, #4
   151c4:	beq	151ec <__assert_fail@plt+0x39a0>
   151c8:	ldr	r3, [r5, #48]	; 0x30
   151cc:	and	r3, r3, #64	; 0x40
   151d0:	cmp	r3, #0
   151d4:	beq	15244 <__assert_fail@plt+0x39f8>
   151d8:	ldrd	r0, [r4, #64]	; 0x40
   151dc:	ldrd	r2, [r5, #16]
   151e0:	cmp	r1, r3
   151e4:	cmpeq	r0, r2
   151e8:	beq	15244 <__assert_fail@plt+0x39f8>
   151ec:	ldrh	r3, [r4, #58]	; 0x3a
   151f0:	and	r3, r3, #2
   151f4:	cmp	r3, #0
   151f8:	beq	15208 <__assert_fail@plt+0x39bc>
   151fc:	ldr	r3, [r4, #36]	; 0x24
   15200:	mov	r0, r3
   15204:	bl	11804 <close@plt>
   15208:	ldr	r3, [r5, #4]
   1520c:	cmp	r3, #0
   15210:	beq	15228 <__assert_fail@plt+0x39dc>
   15214:	ldr	r3, [r5, #4]
   15218:	mov	r0, r3
   1521c:	bl	16c04 <__assert_fail@plt+0x53b8>
   15220:	mov	r3, #0
   15224:	str	r3, [r5, #4]
   15228:	mov	r3, #6
   1522c:	strh	r3, [r4, #56]	; 0x38
   15230:	mov	r1, r4
   15234:	mov	r0, r5
   15238:	bl	140e8 <__assert_fail@plt+0x289c>
   1523c:	mov	r3, r4
   15240:	b	15828 <__assert_fail@plt+0x3fdc>
   15244:	ldr	r3, [r5, #4]
   15248:	cmp	r3, #0
   1524c:	beq	15280 <__assert_fail@plt+0x3a34>
   15250:	ldr	r3, [r5, #48]	; 0x30
   15254:	and	r3, r3, #4096	; 0x1000
   15258:	cmp	r3, #0
   1525c:	beq	15280 <__assert_fail@plt+0x3a34>
   15260:	ldr	r3, [r5, #48]	; 0x30
   15264:	bic	r3, r3, #4096	; 0x1000
   15268:	str	r3, [r5, #48]	; 0x30
   1526c:	ldr	r3, [r5, #4]
   15270:	mov	r0, r3
   15274:	bl	16c04 <__assert_fail@plt+0x53b8>
   15278:	mov	r3, #0
   1527c:	str	r3, [r5, #4]
   15280:	ldr	r3, [r5, #4]
   15284:	cmp	r3, #0
   15288:	beq	152f0 <__assert_fail@plt+0x3aa4>
   1528c:	ldr	r3, [r4, #24]
   15290:	mvn	r2, #0
   15294:	mov	r1, r4
   15298:	mov	r0, r5
   1529c:	bl	16f14 <__assert_fail@plt+0x56c8>
   152a0:	mov	r3, r0
   152a4:	cmp	r3, #0
   152a8:	beq	1535c <__assert_fail@plt+0x3b10>
   152ac:	bl	116c0 <__errno_location@plt>
   152b0:	mov	r3, r0
   152b4:	ldr	r3, [r3]
   152b8:	str	r3, [r4, #32]
   152bc:	ldrh	r3, [r4, #58]	; 0x3a
   152c0:	orr	r3, r3, #1
   152c4:	uxth	r3, r3
   152c8:	strh	r3, [r4, #58]	; 0x3a
   152cc:	ldr	r4, [r5, #4]
   152d0:	b	152e4 <__assert_fail@plt+0x3a98>
   152d4:	ldr	r3, [r4, #4]
   152d8:	ldr	r3, [r3, #24]
   152dc:	str	r3, [r4, #24]
   152e0:	ldr	r4, [r4, #8]
   152e4:	cmp	r4, #0
   152e8:	bne	152d4 <__assert_fail@plt+0x3a88>
   152ec:	b	1535c <__assert_fail@plt+0x3b10>
   152f0:	mov	r1, #3
   152f4:	mov	r0, r5
   152f8:	bl	15c2c <__assert_fail@plt+0x43e0>
   152fc:	mov	r3, r0
   15300:	str	r3, [r5, #4]
   15304:	ldr	r3, [r5, #4]
   15308:	cmp	r3, #0
   1530c:	bne	1535c <__assert_fail@plt+0x3b10>
   15310:	ldr	r3, [r5, #48]	; 0x30
   15314:	and	r3, r3, #8192	; 0x2000
   15318:	cmp	r3, #0
   1531c:	beq	15328 <__assert_fail@plt+0x3adc>
   15320:	mov	r3, #0
   15324:	b	15828 <__assert_fail@plt+0x3fdc>
   15328:	ldr	r3, [r4, #32]
   1532c:	cmp	r3, #0
   15330:	beq	15348 <__assert_fail@plt+0x3afc>
   15334:	ldrh	r3, [r4, #56]	; 0x38
   15338:	cmp	r3, #4
   1533c:	beq	15348 <__assert_fail@plt+0x3afc>
   15340:	mov	r3, #7
   15344:	strh	r3, [r4, #56]	; 0x38
   15348:	mov	r1, r4
   1534c:	mov	r0, r5
   15350:	bl	140e8 <__assert_fail@plt+0x289c>
   15354:	mov	r3, r4
   15358:	b	15828 <__assert_fail@plt+0x3fdc>
   1535c:	ldr	r4, [r5, #4]
   15360:	mov	r3, #0
   15364:	str	r3, [r5, #4]
   15368:	b	15504 <__assert_fail@plt+0x3cb8>
   1536c:	nop	{0}
   15370:	mov	r6, r4
   15374:	ldr	r3, [r4, #8]
   15378:	cmp	r3, #0
   1537c:	bne	153e8 <__assert_fail@plt+0x3b9c>
   15380:	ldr	r3, [r4, #4]
   15384:	ldr	r3, [r3, #12]
   15388:	cmp	r3, #0
   1538c:	beq	153e8 <__assert_fail@plt+0x3b9c>
   15390:	ldr	r4, [r6, #4]
   15394:	str	r4, [r5]
   15398:	ldr	r2, [r5, #24]
   1539c:	ldr	r3, [r4, #40]	; 0x28
   153a0:	add	r3, r2, r3
   153a4:	mov	r2, #0
   153a8:	strb	r2, [r3]
   153ac:	mov	r1, #3
   153b0:	mov	r0, r5
   153b4:	bl	15c2c <__assert_fail@plt+0x43e0>
   153b8:	mov	r4, r0
   153bc:	cmp	r4, #0
   153c0:	bne	153dc <__assert_fail@plt+0x3b90>
   153c4:	ldr	r3, [r5, #48]	; 0x30
   153c8:	and	r3, r3, #8192	; 0x2000
   153cc:	cmp	r3, #0
   153d0:	beq	15628 <__assert_fail@plt+0x3ddc>
   153d4:	mov	r3, #0
   153d8:	b	15828 <__assert_fail@plt+0x3fdc>
   153dc:	mov	r0, r6
   153e0:	bl	13d58 <__assert_fail@plt+0x250c>
   153e4:	b	15504 <__assert_fail@plt+0x3cb8>
   153e8:	ldr	r4, [r4, #8]
   153ec:	cmp	r4, #0
   153f0:	beq	15630 <__assert_fail@plt+0x3de4>
   153f4:	str	r4, [r5]
   153f8:	mov	r0, r6
   153fc:	bl	13d58 <__assert_fail@plt+0x250c>
   15400:	ldr	r3, [r4, #48]	; 0x30
   15404:	cmp	r3, #0
   15408:	bne	15454 <__assert_fail@plt+0x3c08>
   1540c:	mov	r0, r5
   15410:	bl	14448 <__assert_fail@plt+0x2bfc>
   15414:	mov	r3, r0
   15418:	cmp	r3, #0
   1541c:	beq	15434 <__assert_fail@plt+0x3be8>
   15420:	ldr	r3, [r5, #48]	; 0x30
   15424:	orr	r3, r3, #8192	; 0x2000
   15428:	str	r3, [r5, #48]	; 0x30
   1542c:	mov	r3, #0
   15430:	b	15828 <__assert_fail@plt+0x3fdc>
   15434:	mov	r0, r5
   15438:	bl	14230 <__assert_fail@plt+0x29e4>
   1543c:	mov	r1, r4
   15440:	mov	r0, r5
   15444:	bl	14a60 <__assert_fail@plt+0x3214>
   15448:	mov	r0, r5
   1544c:	bl	13ecc <__assert_fail@plt+0x2680>
   15450:	b	15578 <__assert_fail@plt+0x3d2c>
   15454:	ldrh	r3, [r4, #60]	; 0x3c
   15458:	cmp	r3, #4
   1545c:	bne	15464 <__assert_fail@plt+0x3c18>
   15460:	b	15370 <__assert_fail@plt+0x3b24>
   15464:	ldrh	r3, [r4, #60]	; 0x3c
   15468:	cmp	r3, #2
   1546c:	bne	15500 <__assert_fail@plt+0x3cb4>
   15470:	mov	r2, #1
   15474:	mov	r1, r4
   15478:	mov	r0, r5
   1547c:	bl	16780 <__assert_fail@plt+0x4f34>
   15480:	mov	r3, r0
   15484:	strh	r3, [r4, #56]	; 0x38
   15488:	ldrh	r3, [r4, #56]	; 0x38
   1548c:	cmp	r3, #1
   15490:	bne	154f4 <__assert_fail@plt+0x3ca8>
   15494:	ldr	r3, [r5, #48]	; 0x30
   15498:	and	r3, r3, #4
   1549c:	cmp	r3, #0
   154a0:	bne	154f4 <__assert_fail@plt+0x3ca8>
   154a4:	movw	r1, #1124	; 0x464
   154a8:	movt	r1, #2
   154ac:	mov	r0, r5
   154b0:	bl	1452c <__assert_fail@plt+0x2ce0>
   154b4:	mov	r3, r0
   154b8:	str	r3, [r4, #36]	; 0x24
   154bc:	ldr	r3, [r4, #36]	; 0x24
   154c0:	cmp	r3, #0
   154c4:	bge	154e4 <__assert_fail@plt+0x3c98>
   154c8:	bl	116c0 <__errno_location@plt>
   154cc:	mov	r3, r0
   154d0:	ldr	r3, [r3]
   154d4:	str	r3, [r4, #32]
   154d8:	mov	r3, #7
   154dc:	strh	r3, [r4, #56]	; 0x38
   154e0:	b	154f4 <__assert_fail@plt+0x3ca8>
   154e4:	ldrh	r3, [r4, #58]	; 0x3a
   154e8:	orr	r3, r3, #2
   154ec:	uxth	r3, r3
   154f0:	strh	r3, [r4, #58]	; 0x3a
   154f4:	mov	r3, #3
   154f8:	strh	r3, [r4, #60]	; 0x3c
   154fc:	b	15504 <__assert_fail@plt+0x3cb8>
   15500:	nop	{0}
   15504:	ldr	r2, [r5, #24]
   15508:	ldr	r3, [r4, #4]
   1550c:	ldr	r1, [r3, #28]
   15510:	ldr	r3, [r4, #4]
   15514:	ldr	r3, [r3, #40]	; 0x28
   15518:	sub	r3, r3, #1
   1551c:	add	r3, r1, r3
   15520:	ldrb	r3, [r3]
   15524:	cmp	r3, #47	; 0x2f
   15528:	bne	1553c <__assert_fail@plt+0x3cf0>
   1552c:	ldr	r3, [r4, #4]
   15530:	ldr	r3, [r3, #40]	; 0x28
   15534:	sub	r3, r3, #1
   15538:	b	15544 <__assert_fail@plt+0x3cf8>
   1553c:	ldr	r3, [r4, #4]
   15540:	ldr	r3, [r3, #40]	; 0x28
   15544:	add	r6, r2, r3
   15548:	mov	r3, r6
   1554c:	add	r6, r3, #1
   15550:	mov	r2, #47	; 0x2f
   15554:	strb	r2, [r3]
   15558:	add	r1, r4, #168	; 0xa8
   1555c:	ldr	r3, [r4, #52]	; 0x34
   15560:	add	r3, r3, #1
   15564:	mov	r2, r3
   15568:	mov	r0, r6
   1556c:	bl	114a4 <memmove@plt>
   15570:	b	15578 <__assert_fail@plt+0x3d2c>
   15574:	nop	{0}
   15578:	str	r4, [r5]
   1557c:	ldrh	r3, [r4, #56]	; 0x38
   15580:	cmp	r3, #11
   15584:	bne	155c8 <__assert_fail@plt+0x3d7c>
   15588:	ldrd	r2, [r4, #112]	; 0x70
   1558c:	cmp	r3, #0
   15590:	cmpeq	r2, #2
   15594:	bne	155b4 <__assert_fail@plt+0x3d68>
   15598:	mov	r2, #0
   1559c:	mov	r1, r4
   155a0:	mov	r0, r5
   155a4:	bl	16780 <__assert_fail@plt+0x4f34>
   155a8:	mov	r3, r0
   155ac:	strh	r3, [r4, #56]	; 0x38
   155b0:	b	155c8 <__assert_fail@plt+0x3d7c>
   155b4:	ldrd	r2, [r4, #112]	; 0x70
   155b8:	cmp	r3, #0
   155bc:	cmpeq	r2, #1
   155c0:	beq	155c8 <__assert_fail@plt+0x3d7c>
   155c4:	bl	117f8 <abort@plt>
   155c8:	ldrh	r3, [r4, #56]	; 0x38
   155cc:	cmp	r3, #1
   155d0:	bne	15620 <__assert_fail@plt+0x3dd4>
   155d4:	ldr	r3, [r4, #48]	; 0x30
   155d8:	cmp	r3, #0
   155dc:	bne	155e8 <__assert_fail@plt+0x3d9c>
   155e0:	ldrd	r2, [r4, #64]	; 0x40
   155e4:	strd	r2, [r5, #16]
   155e8:	mov	r1, r4
   155ec:	mov	r0, r5
   155f0:	bl	13fa0 <__assert_fail@plt+0x2754>
   155f4:	mov	r3, r0
   155f8:	eor	r3, r3, #1
   155fc:	uxtb	r3, r3
   15600:	cmp	r3, #0
   15604:	beq	15620 <__assert_fail@plt+0x3dd4>
   15608:	bl	116c0 <__errno_location@plt>
   1560c:	mov	r2, r0
   15610:	mov	r3, #12
   15614:	str	r3, [r2]
   15618:	mov	r3, #0
   1561c:	b	15828 <__assert_fail@plt+0x3fdc>
   15620:	mov	r3, r4
   15624:	b	15828 <__assert_fail@plt+0x3fdc>
   15628:	nop	{0}
   1562c:	b	15634 <__assert_fail@plt+0x3de8>
   15630:	nop	{0}
   15634:	ldr	r4, [r6, #4]
   15638:	str	r4, [r5]
   1563c:	mov	r0, r6
   15640:	bl	13d58 <__assert_fail@plt+0x250c>
   15644:	ldr	r3, [r4, #48]	; 0x30
   15648:	cmn	r3, #1
   1564c:	bne	15678 <__assert_fail@plt+0x3e2c>
   15650:	mov	r0, r4
   15654:	bl	13d58 <__assert_fail@plt+0x250c>
   15658:	bl	116c0 <__errno_location@plt>
   1565c:	mov	r2, r0
   15660:	mov	r3, #0
   15664:	str	r3, [r2]
   15668:	mov	r3, #0
   1566c:	str	r3, [r5]
   15670:	mov	r3, #0
   15674:	b	15828 <__assert_fail@plt+0x3fdc>
   15678:	ldrh	r3, [r4, #56]	; 0x38
   1567c:	cmp	r3, #11
   15680:	bne	15688 <__assert_fail@plt+0x3e3c>
   15684:	bl	117f8 <abort@plt>
   15688:	ldr	r2, [r5, #24]
   1568c:	ldr	r3, [r4, #40]	; 0x28
   15690:	add	r3, r2, r3
   15694:	mov	r2, #0
   15698:	strb	r2, [r3]
   1569c:	ldr	r3, [r4, #48]	; 0x30
   156a0:	cmp	r3, #0
   156a4:	bne	156dc <__assert_fail@plt+0x3e90>
   156a8:	mov	r0, r5
   156ac:	bl	14448 <__assert_fail@plt+0x2bfc>
   156b0:	mov	r3, r0
   156b4:	cmp	r3, #0
   156b8:	beq	157cc <__assert_fail@plt+0x3f80>
   156bc:	bl	116c0 <__errno_location@plt>
   156c0:	mov	r3, r0
   156c4:	ldr	r3, [r3]
   156c8:	str	r3, [r4, #32]
   156cc:	ldr	r3, [r5, #48]	; 0x30
   156d0:	orr	r3, r3, #8192	; 0x2000
   156d4:	str	r3, [r5, #48]	; 0x30
   156d8:	b	157cc <__assert_fail@plt+0x3f80>
   156dc:	ldrh	r3, [r4, #58]	; 0x3a
   156e0:	and	r3, r3, #2
   156e4:	cmp	r3, #0
   156e8:	beq	1577c <__assert_fail@plt+0x3f30>
   156ec:	ldr	r3, [r5, #48]	; 0x30
   156f0:	and	r3, r3, #4
   156f4:	cmp	r3, #0
   156f8:	bne	1576c <__assert_fail@plt+0x3f20>
   156fc:	ldr	r3, [r5, #48]	; 0x30
   15700:	and	r3, r3, #512	; 0x200
   15704:	cmp	r3, #0
   15708:	beq	15728 <__assert_fail@plt+0x3edc>
   1570c:	ldr	r3, [r4, #36]	; 0x24
   15710:	mov	r2, #1
   15714:	mov	r1, r3
   15718:	mov	r0, r5
   1571c:	bl	14378 <__assert_fail@plt+0x2b2c>
   15720:	mov	r3, #0
   15724:	b	15748 <__assert_fail@plt+0x3efc>
   15728:	ldr	r3, [r4, #36]	; 0x24
   1572c:	mov	r0, r3
   15730:	bl	11780 <fchdir@plt>
   15734:	mov	r3, r0
   15738:	cmp	r3, #0
   1573c:	movne	r3, #1
   15740:	moveq	r3, #0
   15744:	uxtb	r3, r3
   15748:	cmp	r3, #0
   1574c:	beq	1576c <__assert_fail@plt+0x3f20>
   15750:	bl	116c0 <__errno_location@plt>
   15754:	mov	r3, r0
   15758:	ldr	r3, [r3]
   1575c:	str	r3, [r4, #32]
   15760:	ldr	r3, [r5, #48]	; 0x30
   15764:	orr	r3, r3, #8192	; 0x2000
   15768:	str	r3, [r5, #48]	; 0x30
   1576c:	ldr	r3, [r4, #36]	; 0x24
   15770:	mov	r0, r3
   15774:	bl	11804 <close@plt>
   15778:	b	157cc <__assert_fail@plt+0x3f80>
   1577c:	ldrh	r3, [r4, #58]	; 0x3a
   15780:	and	r3, r3, #1
   15784:	cmp	r3, #0
   15788:	bne	157cc <__assert_fail@plt+0x3f80>
   1578c:	ldr	r1, [r4, #4]
   15790:	movw	r3, #1128	; 0x468
   15794:	movt	r3, #2
   15798:	mvn	r2, #0
   1579c:	mov	r0, r5
   157a0:	bl	16f14 <__assert_fail@plt+0x56c8>
   157a4:	mov	r3, r0
   157a8:	cmp	r3, #0
   157ac:	beq	157cc <__assert_fail@plt+0x3f80>
   157b0:	bl	116c0 <__errno_location@plt>
   157b4:	mov	r3, r0
   157b8:	ldr	r3, [r3]
   157bc:	str	r3, [r4, #32]
   157c0:	ldr	r3, [r5, #48]	; 0x30
   157c4:	orr	r3, r3, #8192	; 0x2000
   157c8:	str	r3, [r5, #48]	; 0x30
   157cc:	ldrh	r3, [r4, #56]	; 0x38
   157d0:	cmp	r3, #2
   157d4:	beq	1580c <__assert_fail@plt+0x3fc0>
   157d8:	ldr	r3, [r4, #32]
   157dc:	cmp	r3, #0
   157e0:	beq	157ec <__assert_fail@plt+0x3fa0>
   157e4:	mov	r3, #7
   157e8:	b	157f0 <__assert_fail@plt+0x3fa4>
   157ec:	mov	r3, #6
   157f0:	strh	r3, [r4, #56]	; 0x38
   157f4:	ldr	r3, [r4, #32]
   157f8:	cmp	r3, #0
   157fc:	bne	1580c <__assert_fail@plt+0x3fc0>
   15800:	mov	r1, r4
   15804:	mov	r0, r5
   15808:	bl	140e8 <__assert_fail@plt+0x289c>
   1580c:	ldr	r3, [r5, #48]	; 0x30
   15810:	and	r3, r3, #8192	; 0x2000
   15814:	cmp	r3, #0
   15818:	bne	15824 <__assert_fail@plt+0x3fd8>
   1581c:	mov	r3, r4
   15820:	b	15828 <__assert_fail@plt+0x3fdc>
   15824:	mov	r3, #0
   15828:	mov	r0, r3
   1582c:	sub	sp, fp, #20
   15830:	ldrd	r4, [sp]
   15834:	ldrd	r6, [sp, #8]
   15838:	ldr	fp, [sp, #16]
   1583c:	add	sp, sp, #20
   15840:	pop	{pc}		; (ldr pc, [sp], #4)
   15844:	str	fp, [sp, #-8]!
   15848:	str	lr, [sp, #4]
   1584c:	add	fp, sp, #4
   15850:	sub	sp, sp, #16
   15854:	str	r0, [fp, #-8]
   15858:	str	r1, [fp, #-12]
   1585c:	str	r2, [fp, #-16]
   15860:	ldr	r3, [fp, #-16]
   15864:	cmp	r3, #0
   15868:	beq	158b4 <__assert_fail@plt+0x4068>
   1586c:	ldr	r3, [fp, #-16]
   15870:	cmp	r3, #1
   15874:	beq	158b4 <__assert_fail@plt+0x4068>
   15878:	ldr	r3, [fp, #-16]
   1587c:	cmp	r3, #2
   15880:	beq	158b4 <__assert_fail@plt+0x4068>
   15884:	ldr	r3, [fp, #-16]
   15888:	cmp	r3, #3
   1588c:	beq	158b4 <__assert_fail@plt+0x4068>
   15890:	ldr	r3, [fp, #-16]
   15894:	cmp	r3, #4
   15898:	beq	158b4 <__assert_fail@plt+0x4068>
   1589c:	bl	116c0 <__errno_location@plt>
   158a0:	mov	r2, r0
   158a4:	mov	r3, #22
   158a8:	str	r3, [r2]
   158ac:	mov	r3, #1
   158b0:	b	158c8 <__assert_fail@plt+0x407c>
   158b4:	ldr	r3, [fp, #-16]
   158b8:	uxth	r2, r3
   158bc:	ldr	r3, [fp, #-12]
   158c0:	strh	r2, [r3, #60]	; 0x3c
   158c4:	mov	r3, #0
   158c8:	mov	r0, r3
   158cc:	sub	sp, fp, #4
   158d0:	ldr	fp, [sp]
   158d4:	add	sp, sp, #4
   158d8:	pop	{pc}		; (ldr pc, [sp], #4)
   158dc:	strd	r4, [sp, #-16]!
   158e0:	str	fp, [sp, #8]
   158e4:	str	lr, [sp, #12]
   158e8:	add	fp, sp, #12
   158ec:	sub	sp, sp, #16
   158f0:	mov	r4, r0
   158f4:	str	r1, [fp, #-24]	; 0xffffffe8
   158f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   158fc:	cmp	r3, #0
   15900:	beq	15928 <__assert_fail@plt+0x40dc>
   15904:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15908:	cmp	r3, #4096	; 0x1000
   1590c:	beq	15928 <__assert_fail@plt+0x40dc>
   15910:	bl	116c0 <__errno_location@plt>
   15914:	mov	r2, r0
   15918:	mov	r3, #22
   1591c:	str	r3, [r2]
   15920:	mov	r3, #0
   15924:	b	15ac0 <__assert_fail@plt+0x4274>
   15928:	ldr	r5, [r4]
   1592c:	bl	116c0 <__errno_location@plt>
   15930:	mov	r2, r0
   15934:	mov	r3, #0
   15938:	str	r3, [r2]
   1593c:	ldr	r3, [r4, #48]	; 0x30
   15940:	and	r3, r3, #8192	; 0x2000
   15944:	cmp	r3, #0
   15948:	beq	15954 <__assert_fail@plt+0x4108>
   1594c:	mov	r3, #0
   15950:	b	15ac0 <__assert_fail@plt+0x4274>
   15954:	ldrh	r3, [r5, #56]	; 0x38
   15958:	cmp	r3, #9
   1595c:	bne	15968 <__assert_fail@plt+0x411c>
   15960:	ldr	r3, [r5, #8]
   15964:	b	15ac0 <__assert_fail@plt+0x4274>
   15968:	ldrh	r3, [r5, #56]	; 0x38
   1596c:	cmp	r3, #1
   15970:	beq	1597c <__assert_fail@plt+0x4130>
   15974:	mov	r3, #0
   15978:	b	15ac0 <__assert_fail@plt+0x4274>
   1597c:	ldr	r3, [r4, #4]
   15980:	cmp	r3, #0
   15984:	beq	15994 <__assert_fail@plt+0x4148>
   15988:	ldr	r3, [r4, #4]
   1598c:	mov	r0, r3
   15990:	bl	16c04 <__assert_fail@plt+0x53b8>
   15994:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15998:	cmp	r3, #4096	; 0x1000
   1599c:	bne	159b8 <__assert_fail@plt+0x416c>
   159a0:	ldr	r3, [r4, #48]	; 0x30
   159a4:	orr	r3, r3, #4096	; 0x1000
   159a8:	str	r3, [r4, #48]	; 0x30
   159ac:	mov	r3, #2
   159b0:	str	r3, [fp, #-24]	; 0xffffffe8
   159b4:	b	159c0 <__assert_fail@plt+0x4174>
   159b8:	mov	r3, #1
   159bc:	str	r3, [fp, #-24]	; 0xffffffe8
   159c0:	ldr	r3, [r5, #48]	; 0x30
   159c4:	cmp	r3, #0
   159c8:	bne	159ec <__assert_fail@plt+0x41a0>
   159cc:	ldr	r3, [r5, #24]
   159d0:	ldrb	r3, [r3]
   159d4:	cmp	r3, #47	; 0x2f
   159d8:	beq	159ec <__assert_fail@plt+0x41a0>
   159dc:	ldr	r3, [r4, #48]	; 0x30
   159e0:	and	r3, r3, #4
   159e4:	cmp	r3, #0
   159e8:	beq	15a08 <__assert_fail@plt+0x41bc>
   159ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   159f0:	mov	r0, r4
   159f4:	bl	15c2c <__assert_fail@plt+0x43e0>
   159f8:	mov	r3, r0
   159fc:	str	r3, [r4, #4]
   15a00:	ldr	r3, [r4, #4]
   15a04:	b	15ac0 <__assert_fail@plt+0x4274>
   15a08:	movw	r1, #1124	; 0x464
   15a0c:	movt	r1, #2
   15a10:	mov	r0, r4
   15a14:	bl	1452c <__assert_fail@plt+0x2ce0>
   15a18:	str	r0, [fp, #-16]
   15a1c:	ldr	r3, [fp, #-16]
   15a20:	cmp	r3, #0
   15a24:	bge	15a38 <__assert_fail@plt+0x41ec>
   15a28:	mov	r3, #0
   15a2c:	str	r3, [r4, #4]
   15a30:	mov	r3, #0
   15a34:	b	15ac0 <__assert_fail@plt+0x4274>
   15a38:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15a3c:	mov	r0, r4
   15a40:	bl	15c2c <__assert_fail@plt+0x43e0>
   15a44:	mov	r3, r0
   15a48:	str	r3, [r4, #4]
   15a4c:	ldr	r3, [r4, #48]	; 0x30
   15a50:	and	r3, r3, #512	; 0x200
   15a54:	cmp	r3, #0
   15a58:	beq	15a70 <__assert_fail@plt+0x4224>
   15a5c:	mov	r2, #1
   15a60:	ldr	r1, [fp, #-16]
   15a64:	mov	r0, r4
   15a68:	bl	14378 <__assert_fail@plt+0x2b2c>
   15a6c:	b	15abc <__assert_fail@plt+0x4270>
   15a70:	ldr	r0, [fp, #-16]
   15a74:	bl	11780 <fchdir@plt>
   15a78:	mov	r3, r0
   15a7c:	cmp	r3, #0
   15a80:	beq	15ab4 <__assert_fail@plt+0x4268>
   15a84:	bl	116c0 <__errno_location@plt>
   15a88:	mov	r3, r0
   15a8c:	ldr	r3, [r3]
   15a90:	str	r3, [fp, #-20]	; 0xffffffec
   15a94:	ldr	r0, [fp, #-16]
   15a98:	bl	11804 <close@plt>
   15a9c:	bl	116c0 <__errno_location@plt>
   15aa0:	mov	r2, r0
   15aa4:	ldr	r3, [fp, #-20]	; 0xffffffec
   15aa8:	str	r3, [r2]
   15aac:	mov	r3, #0
   15ab0:	b	15ac0 <__assert_fail@plt+0x4274>
   15ab4:	ldr	r0, [fp, #-16]
   15ab8:	bl	11804 <close@plt>
   15abc:	ldr	r3, [r4, #4]
   15ac0:	mov	r0, r3
   15ac4:	sub	sp, fp, #12
   15ac8:	ldrd	r4, [sp]
   15acc:	ldr	fp, [sp, #8]
   15ad0:	add	sp, sp, #12
   15ad4:	pop	{pc}		; (ldr pc, [sp], #4)
   15ad8:	push	{fp}		; (str fp, [sp, #-4]!)
   15adc:	add	fp, sp, #0
   15ae0:	sub	sp, sp, #12
   15ae4:	str	r0, [fp, #-8]
   15ae8:	str	r1, [fp, #-12]
   15aec:	ldr	r3, [fp, #-8]
   15af0:	ldr	r3, [r3]
   15af4:	ldrd	r0, [r3, #160]	; 0xa0
   15af8:	ldr	r3, [fp, #-12]
   15afc:	ldr	r3, [r3]
   15b00:	ldrd	r2, [r3, #160]	; 0xa0
   15b04:	cmp	r1, r3
   15b08:	cmpeq	r0, r2
   15b0c:	movhi	r3, #1
   15b10:	movls	r3, #0
   15b14:	uxtb	r3, r3
   15b18:	mov	ip, r3
   15b1c:	ldr	r3, [fp, #-8]
   15b20:	ldr	r3, [r3]
   15b24:	ldrd	r0, [r3, #160]	; 0xa0
   15b28:	ldr	r3, [fp, #-12]
   15b2c:	ldr	r3, [r3]
   15b30:	ldrd	r2, [r3, #160]	; 0xa0
   15b34:	cmp	r1, r3
   15b38:	cmpeq	r0, r2
   15b3c:	movcc	r3, #1
   15b40:	movcs	r3, #0
   15b44:	uxtb	r3, r3
   15b48:	sub	r3, ip, r3
   15b4c:	mov	r0, r3
   15b50:	add	sp, fp, #0
   15b54:	pop	{fp}		; (ldr fp, [sp], #4)
   15b58:	bx	lr
   15b5c:	push	{fp}		; (str fp, [sp, #-4]!)
   15b60:	add	fp, sp, #0
   15b64:	sub	sp, sp, #20
   15b68:	str	r0, [fp, #-16]
   15b6c:	str	r1, [fp, #-20]	; 0xffffffec
   15b70:	ldr	r3, [fp, #-20]	; 0xffffffec
   15b74:	sub	r3, r3, #1
   15b78:	cmp	r3, #11
   15b7c:	ldrls	pc, [pc, r3, lsl #2]
   15b80:	b	15c08 <__assert_fail@plt+0x43bc>
   15b84:	ldrdeq	r5, [r1], -r8
   15b88:	andeq	r5, r1, r0, asr #23
   15b8c:	andeq	r5, r1, r8, lsl #24
   15b90:	andeq	r5, r1, ip, asr #23
   15b94:	andeq	r5, r1, r8, lsl #24
   15b98:			; <UNDEFINED> instruction: 0x00015bb4
   15b9c:	andeq	r5, r1, r8, lsl #24
   15ba0:	strdeq	r5, [r1], -r0
   15ba4:	andeq	r5, r1, r8, lsl #24
   15ba8:	andeq	r5, r1, r4, ror #23
   15bac:	andeq	r5, r1, r8, lsl #24
   15bb0:	strdeq	r5, [r1], -ip
   15bb4:	mov	r3, #24576	; 0x6000
   15bb8:	str	r3, [fp, #-8]
   15bbc:	b	15c10 <__assert_fail@plt+0x43c4>
   15bc0:	mov	r3, #8192	; 0x2000
   15bc4:	str	r3, [fp, #-8]
   15bc8:	b	15c10 <__assert_fail@plt+0x43c4>
   15bcc:	mov	r3, #16384	; 0x4000
   15bd0:	str	r3, [fp, #-8]
   15bd4:	b	15c10 <__assert_fail@plt+0x43c4>
   15bd8:	mov	r3, #4096	; 0x1000
   15bdc:	str	r3, [fp, #-8]
   15be0:	b	15c10 <__assert_fail@plt+0x43c4>
   15be4:	mov	r3, #40960	; 0xa000
   15be8:	str	r3, [fp, #-8]
   15bec:	b	15c10 <__assert_fail@plt+0x43c4>
   15bf0:	mov	r3, #32768	; 0x8000
   15bf4:	str	r3, [fp, #-8]
   15bf8:	b	15c10 <__assert_fail@plt+0x43c4>
   15bfc:	mov	r3, #49152	; 0xc000
   15c00:	str	r3, [fp, #-8]
   15c04:	b	15c10 <__assert_fail@plt+0x43c4>
   15c08:	mov	r3, #0
   15c0c:	str	r3, [fp, #-8]
   15c10:	ldr	r3, [fp, #-16]
   15c14:	ldr	r2, [fp, #-8]
   15c18:	str	r2, [r3, #16]
   15c1c:	nop	{0}
   15c20:	add	sp, fp, #0
   15c24:	pop	{fp}		; (ldr fp, [sp], #4)
   15c28:	bx	lr
   15c2c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15c30:	strd	r6, [sp, #8]
   15c34:	str	fp, [sp, #16]
   15c38:	str	lr, [sp, #20]
   15c3c:	add	fp, sp, #20
   15c40:	sub	sp, sp, #80	; 0x50
   15c44:	mov	r4, r0
   15c48:	str	r1, [fp, #-96]	; 0xffffffa0
   15c4c:	ldr	r3, [r4]
   15c50:	str	r3, [fp, #-44]	; 0xffffffd4
   15c54:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15c58:	ldr	r3, [r3, #12]
   15c5c:	cmp	r3, #0
   15c60:	movne	r3, #1
   15c64:	moveq	r3, #0
   15c68:	strb	r3, [fp, #-45]	; 0xffffffd3
   15c6c:	mov	r3, #0
   15c70:	strb	r3, [fp, #-37]	; 0xffffffdb
   15c74:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   15c78:	cmp	r3, #0
   15c7c:	beq	15cf8 <__assert_fail@plt+0x44ac>
   15c80:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15c84:	ldr	r3, [r3, #12]
   15c88:	str	r3, [fp, #-52]	; 0xffffffcc
   15c8c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15c90:	bl	11774 <dirfd@plt>
   15c94:	mov	r3, r0
   15c98:	str	r3, [fp, #-92]	; 0xffffffa4
   15c9c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15ca0:	cmp	r3, #0
   15ca4:	bge	15e5c <__assert_fail@plt+0x4610>
   15ca8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15cac:	ldr	r3, [r3, #12]
   15cb0:	mov	r0, r3
   15cb4:	bl	11834 <closedir@plt>
   15cb8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15cbc:	mov	r2, #0
   15cc0:	str	r2, [r3, #12]
   15cc4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15cc8:	cmp	r3, #3
   15ccc:	bne	15cf0 <__assert_fail@plt+0x44a4>
   15cd0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15cd4:	mov	r2, #4
   15cd8:	strh	r2, [r3, #56]	; 0x38
   15cdc:	bl	116c0 <__errno_location@plt>
   15ce0:	mov	r3, r0
   15ce4:	ldr	r2, [r3]
   15ce8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15cec:	str	r2, [r3, #32]
   15cf0:	mov	r3, #0
   15cf4:	b	16764 <__assert_fail@plt+0x4f18>
   15cf8:	ldr	r3, [r4, #48]	; 0x30
   15cfc:	and	r3, r3, #4
   15d00:	cmp	r3, #0
   15d04:	bne	15d20 <__assert_fail@plt+0x44d4>
   15d08:	ldr	r3, [r4, #48]	; 0x30
   15d0c:	and	r3, r3, #512	; 0x200
   15d10:	cmp	r3, #0
   15d14:	beq	15d20 <__assert_fail@plt+0x44d4>
   15d18:	ldr	r0, [r4, #32]
   15d1c:	b	15d24 <__assert_fail@plt+0x44d8>
   15d20:	mvn	r0, #99	; 0x63
   15d24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15d28:	ldr	r1, [r3, #24]
   15d2c:	ldr	r3, [r4, #48]	; 0x30
   15d30:	and	r3, r3, #16
   15d34:	cmp	r3, #0
   15d38:	beq	15d64 <__assert_fail@plt+0x4518>
   15d3c:	ldr	r3, [r4, #48]	; 0x30
   15d40:	and	r3, r3, #1
   15d44:	cmp	r3, #0
   15d48:	beq	15d5c <__assert_fail@plt+0x4510>
   15d4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15d50:	ldr	r3, [r3, #48]	; 0x30
   15d54:	cmp	r3, #0
   15d58:	beq	15d64 <__assert_fail@plt+0x4518>
   15d5c:	mov	r2, #32768	; 0x8000
   15d60:	b	15d68 <__assert_fail@plt+0x451c>
   15d64:	mov	r2, #0
   15d68:	sub	r3, fp, #92	; 0x5c
   15d6c:	bl	19d64 <lchmod@@Base+0xb94>
   15d70:	mov	r3, r0
   15d74:	mov	r2, r3
   15d78:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15d7c:	str	r2, [r3, #12]
   15d80:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15d84:	ldr	r3, [r3, #12]
   15d88:	cmp	r3, #0
   15d8c:	bne	15dc4 <__assert_fail@plt+0x4578>
   15d90:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15d94:	cmp	r3, #3
   15d98:	bne	15dbc <__assert_fail@plt+0x4570>
   15d9c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15da0:	mov	r2, #4
   15da4:	strh	r2, [r3, #56]	; 0x38
   15da8:	bl	116c0 <__errno_location@plt>
   15dac:	mov	r3, r0
   15db0:	ldr	r2, [r3]
   15db4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15db8:	str	r2, [r3, #32]
   15dbc:	mov	r3, #0
   15dc0:	b	16764 <__assert_fail@plt+0x4f18>
   15dc4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15dc8:	ldrh	r3, [r3, #56]	; 0x38
   15dcc:	cmp	r3, #11
   15dd0:	bne	15df8 <__assert_fail@plt+0x45ac>
   15dd4:	mov	r2, #0
   15dd8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15ddc:	mov	r0, r4
   15de0:	bl	16780 <__assert_fail@plt+0x4f34>
   15de4:	mov	r3, r0
   15de8:	mov	r2, r3
   15dec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15df0:	strh	r2, [r3, #56]	; 0x38
   15df4:	b	15e5c <__assert_fail@plt+0x4610>
   15df8:	ldr	r3, [r4, #48]	; 0x30
   15dfc:	and	r3, r3, #256	; 0x100
   15e00:	cmp	r3, #0
   15e04:	beq	15e5c <__assert_fail@plt+0x4610>
   15e08:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15e0c:	mov	r0, r4
   15e10:	bl	140e8 <__assert_fail@plt+0x289c>
   15e14:	mov	r2, #0
   15e18:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15e1c:	mov	r0, r4
   15e20:	bl	16780 <__assert_fail@plt+0x4f34>
   15e24:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15e28:	mov	r0, r4
   15e2c:	bl	13fa0 <__assert_fail@plt+0x2754>
   15e30:	mov	r3, r0
   15e34:	eor	r3, r3, #1
   15e38:	uxtb	r3, r3
   15e3c:	cmp	r3, #0
   15e40:	beq	15e5c <__assert_fail@plt+0x4610>
   15e44:	bl	116c0 <__errno_location@plt>
   15e48:	mov	r2, r0
   15e4c:	mov	r3, #12
   15e50:	str	r3, [r2]
   15e54:	mov	r3, #0
   15e58:	b	16764 <__assert_fail@plt+0x4f18>
   15e5c:	ldr	r3, [r4, #44]	; 0x2c
   15e60:	cmp	r3, #0
   15e64:	beq	15e70 <__assert_fail@plt+0x4624>
   15e68:	mvn	r3, #0
   15e6c:	b	15e78 <__assert_fail@plt+0x462c>
   15e70:	movw	r3, #34464	; 0x86a0
   15e74:	movt	r3, #1
   15e78:	str	r3, [fp, #-56]	; 0xffffffc8
   15e7c:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   15e80:	cmp	r3, #0
   15e84:	beq	15e94 <__assert_fail@plt+0x4648>
   15e88:	mov	r3, #1
   15e8c:	strb	r3, [fp, #-25]	; 0xffffffe7
   15e90:	b	16030 <__assert_fail@plt+0x47e4>
   15e94:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15e98:	cmp	r3, #2
   15e9c:	beq	15f04 <__assert_fail@plt+0x46b8>
   15ea0:	ldr	r3, [r4, #48]	; 0x30
   15ea4:	and	r3, r3, #8
   15ea8:	cmp	r3, #0
   15eac:	beq	15efc <__assert_fail@plt+0x46b0>
   15eb0:	ldr	r3, [r4, #48]	; 0x30
   15eb4:	and	r3, r3, #16
   15eb8:	cmp	r3, #0
   15ebc:	beq	15efc <__assert_fail@plt+0x46b0>
   15ec0:	ldr	r3, [r4, #48]	; 0x30
   15ec4:	and	r3, r3, #32
   15ec8:	cmp	r3, #0
   15ecc:	bne	15efc <__assert_fail@plt+0x46b0>
   15ed0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15ed4:	ldr	r3, [r3, #84]	; 0x54
   15ed8:	cmp	r3, #2
   15edc:	bne	15efc <__assert_fail@plt+0x46b0>
   15ee0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15ee4:	mov	r1, r3
   15ee8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15eec:	bl	15000 <__assert_fail@plt+0x37b4>
   15ef0:	mov	r3, r0
   15ef4:	cmp	r3, #0
   15ef8:	bne	15f04 <__assert_fail@plt+0x46b8>
   15efc:	mov	r3, #1
   15f00:	b	15f08 <__assert_fail@plt+0x46bc>
   15f04:	mov	r3, #0
   15f08:	strb	r3, [fp, #-25]	; 0xffffffe7
   15f0c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   15f10:	and	r3, r3, #1
   15f14:	strb	r3, [fp, #-25]	; 0xffffffe7
   15f18:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   15f1c:	cmp	r3, #0
   15f20:	bne	15f30 <__assert_fail@plt+0x46e4>
   15f24:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15f28:	cmp	r3, #3
   15f2c:	bne	16030 <__assert_fail@plt+0x47e4>
   15f30:	ldr	r3, [r4, #48]	; 0x30
   15f34:	and	r3, r3, #512	; 0x200
   15f38:	cmp	r3, #0
   15f3c:	beq	15f5c <__assert_fail@plt+0x4710>
   15f40:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15f44:	mov	r2, #3
   15f48:	movw	r1, #1030	; 0x406
   15f4c:	mov	r0, r3
   15f50:	bl	1ea98 <lchmod@@Base+0x58c8>
   15f54:	mov	r3, r0
   15f58:	str	r3, [fp, #-92]	; 0xffffffa4
   15f5c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15f60:	cmp	r3, #0
   15f64:	blt	15f88 <__assert_fail@plt+0x473c>
   15f68:	ldr	r2, [fp, #-92]	; 0xffffffa4
   15f6c:	mov	r3, #0
   15f70:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15f74:	mov	r0, r4
   15f78:	bl	16f14 <__assert_fail@plt+0x56c8>
   15f7c:	mov	r3, r0
   15f80:	cmp	r3, #0
   15f84:	beq	16028 <__assert_fail@plt+0x47dc>
   15f88:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   15f8c:	cmp	r3, #0
   15f90:	beq	15fb4 <__assert_fail@plt+0x4768>
   15f94:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15f98:	cmp	r3, #3
   15f9c:	bne	15fb4 <__assert_fail@plt+0x4768>
   15fa0:	bl	116c0 <__errno_location@plt>
   15fa4:	mov	r3, r0
   15fa8:	ldr	r2, [r3]
   15fac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15fb0:	str	r2, [r3, #32]
   15fb4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15fb8:	ldrh	r3, [r3, #58]	; 0x3a
   15fbc:	orr	r3, r3, #1
   15fc0:	uxth	r2, r3
   15fc4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15fc8:	strh	r2, [r3, #58]	; 0x3a
   15fcc:	mov	r3, #0
   15fd0:	strb	r3, [fp, #-25]	; 0xffffffe7
   15fd4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15fd8:	ldr	r3, [r3, #12]
   15fdc:	mov	r0, r3
   15fe0:	bl	11834 <closedir@plt>
   15fe4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15fe8:	mov	r2, #0
   15fec:	str	r2, [r3, #12]
   15ff0:	ldr	r3, [r4, #48]	; 0x30
   15ff4:	and	r3, r3, #512	; 0x200
   15ff8:	cmp	r3, #0
   15ffc:	beq	16018 <__assert_fail@plt+0x47cc>
   16000:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16004:	cmp	r3, #0
   16008:	blt	16018 <__assert_fail@plt+0x47cc>
   1600c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16010:	mov	r0, r3
   16014:	bl	11804 <close@plt>
   16018:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1601c:	mov	r2, #0
   16020:	str	r2, [r3, #12]
   16024:	b	16030 <__assert_fail@plt+0x47e4>
   16028:	mov	r3, #1
   1602c:	strb	r3, [fp, #-25]	; 0xffffffe7
   16030:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16034:	ldr	r2, [r3, #28]
   16038:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1603c:	ldr	r3, [r3, #40]	; 0x28
   16040:	sub	r3, r3, #1
   16044:	add	r3, r2, r3
   16048:	ldrb	r3, [r3]
   1604c:	cmp	r3, #47	; 0x2f
   16050:	bne	16064 <__assert_fail@plt+0x4818>
   16054:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16058:	ldr	r3, [r3, #40]	; 0x28
   1605c:	sub	r3, r3, #1
   16060:	b	1606c <__assert_fail@plt+0x4820>
   16064:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16068:	ldr	r3, [r3, #40]	; 0x28
   1606c:	str	r3, [fp, #-60]	; 0xffffffc4
   16070:	ldr	r3, [r4, #48]	; 0x30
   16074:	and	r3, r3, #4
   16078:	cmp	r3, #0
   1607c:	beq	160a8 <__assert_fail@plt+0x485c>
   16080:	ldr	r2, [r4, #24]
   16084:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16088:	add	r3, r2, r3
   1608c:	str	r3, [fp, #-36]	; 0xffffffdc
   16090:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16094:	add	r2, r3, #1
   16098:	str	r2, [fp, #-36]	; 0xffffffdc
   1609c:	mov	r2, #47	; 0x2f
   160a0:	strb	r2, [r3]
   160a4:	b	160b0 <__assert_fail@plt+0x4864>
   160a8:	mov	r3, #0
   160ac:	str	r3, [fp, #-36]	; 0xffffffdc
   160b0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   160b4:	add	r3, r3, #1
   160b8:	str	r3, [fp, #-60]	; 0xffffffc4
   160bc:	ldr	r2, [r4, #36]	; 0x24
   160c0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   160c4:	sub	r3, r2, r3
   160c8:	str	r3, [fp, #-32]	; 0xffffffe0
   160cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   160d0:	ldr	r3, [r3, #48]	; 0x30
   160d4:	add	r3, r3, #1
   160d8:	str	r3, [fp, #-64]	; 0xffffffc0
   160dc:	mov	r3, #0
   160e0:	strb	r3, [fp, #-26]	; 0xffffffe6
   160e4:	mov	r7, #0
   160e8:	mov	r3, #0
   160ec:	str	r3, [fp, #-24]	; 0xffffffe8
   160f0:	mov	r6, #0
   160f4:	b	16544 <__assert_fail@plt+0x4cf8>
   160f8:	bl	116c0 <__errno_location@plt>
   160fc:	mov	r2, r0
   16100:	mov	r3, #0
   16104:	str	r3, [r2]
   16108:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1610c:	ldr	r3, [r3, #12]
   16110:	mov	r0, r3
   16114:	bl	11750 <readdir64@plt>
   16118:	str	r0, [fp, #-68]	; 0xffffffbc
   1611c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16120:	cmp	r3, #0
   16124:	bne	1617c <__assert_fail@plt+0x4930>
   16128:	bl	116c0 <__errno_location@plt>
   1612c:	mov	r3, r0
   16130:	ldr	r3, [r3]
   16134:	cmp	r3, #0
   16138:	beq	16558 <__assert_fail@plt+0x4d0c>
   1613c:	bl	116c0 <__errno_location@plt>
   16140:	mov	r3, r0
   16144:	ldr	r2, [r3]
   16148:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1614c:	str	r2, [r3, #32]
   16150:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   16154:	cmp	r3, #0
   16158:	bne	16164 <__assert_fail@plt+0x4918>
   1615c:	cmp	r6, #0
   16160:	beq	1616c <__assert_fail@plt+0x4920>
   16164:	mov	r2, #7
   16168:	b	16170 <__assert_fail@plt+0x4924>
   1616c:	mov	r2, #4
   16170:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16174:	strh	r2, [r3, #56]	; 0x38
   16178:	b	16558 <__assert_fail@plt+0x4d0c>
   1617c:	ldr	r3, [r4, #48]	; 0x30
   16180:	and	r3, r3, #32
   16184:	cmp	r3, #0
   16188:	bne	161d0 <__assert_fail@plt+0x4984>
   1618c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16190:	ldrb	r3, [r3, #19]
   16194:	cmp	r3, #46	; 0x2e
   16198:	bne	161d0 <__assert_fail@plt+0x4984>
   1619c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   161a0:	ldrb	r3, [r3, #20]
   161a4:	cmp	r3, #0
   161a8:	beq	16544 <__assert_fail@plt+0x4cf8>
   161ac:	ldr	r3, [fp, #-68]	; 0xffffffbc
   161b0:	ldrb	r3, [r3, #20]
   161b4:	cmp	r3, #46	; 0x2e
   161b8:	bne	161d0 <__assert_fail@plt+0x4984>
   161bc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   161c0:	ldrb	r3, [r3, #21]
   161c4:	cmp	r3, #0
   161c8:	bne	161d0 <__assert_fail@plt+0x4984>
   161cc:	b	16544 <__assert_fail@plt+0x4cf8>
   161d0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   161d4:	add	r3, r3, #19
   161d8:	mov	r0, r3
   161dc:	bl	11684 <strlen@plt>
   161e0:	str	r0, [fp, #-72]	; 0xffffffb8
   161e4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   161e8:	add	r3, r3, #19
   161ec:	ldr	r2, [fp, #-72]	; 0xffffffb8
   161f0:	mov	r1, r3
   161f4:	mov	r0, r4
   161f8:	bl	16b34 <__assert_fail@plt+0x52e8>
   161fc:	mov	r5, r0
   16200:	cmp	r5, #0
   16204:	beq	16254 <__assert_fail@plt+0x4a08>
   16208:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1620c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16210:	cmp	r2, r3
   16214:	bcc	1630c <__assert_fail@plt+0x4ac0>
   16218:	ldr	r3, [r4, #24]
   1621c:	str	r3, [fp, #-76]	; 0xffffffb4
   16220:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16224:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16228:	add	r3, r2, r3
   1622c:	add	r3, r3, #1
   16230:	mov	r1, r3
   16234:	mov	r0, r4
   16238:	bl	16c64 <__assert_fail@plt+0x5418>
   1623c:	mov	r3, r0
   16240:	eor	r3, r3, #1
   16244:	uxtb	r3, r3
   16248:	cmp	r3, #0
   1624c:	beq	162c4 <__assert_fail@plt+0x4a78>
   16250:	b	16258 <__assert_fail@plt+0x4a0c>
   16254:	nop	{0}
   16258:	bl	116c0 <__errno_location@plt>
   1625c:	mov	r3, r0
   16260:	ldr	r3, [r3]
   16264:	str	r3, [fp, #-88]	; 0xffffffa8
   16268:	mov	r0, r5
   1626c:	bl	13d58 <__assert_fail@plt+0x250c>
   16270:	mov	r0, r7
   16274:	bl	16c04 <__assert_fail@plt+0x53b8>
   16278:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1627c:	ldr	r3, [r3, #12]
   16280:	mov	r0, r3
   16284:	bl	11834 <closedir@plt>
   16288:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1628c:	mov	r2, #0
   16290:	str	r2, [r3, #12]
   16294:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16298:	mov	r2, #7
   1629c:	strh	r2, [r3, #56]	; 0x38
   162a0:	ldr	r3, [r4, #48]	; 0x30
   162a4:	orr	r3, r3, #8192	; 0x2000
   162a8:	str	r3, [r4, #48]	; 0x30
   162ac:	bl	116c0 <__errno_location@plt>
   162b0:	mov	r2, r0
   162b4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   162b8:	str	r3, [r2]
   162bc:	mov	r3, #0
   162c0:	b	16764 <__assert_fail@plt+0x4f18>
   162c4:	ldr	r3, [r4, #24]
   162c8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   162cc:	cmp	r2, r3
   162d0:	beq	162fc <__assert_fail@plt+0x4ab0>
   162d4:	mov	r3, #1
   162d8:	strb	r3, [fp, #-26]	; 0xffffffe6
   162dc:	ldr	r3, [r4, #48]	; 0x30
   162e0:	and	r3, r3, #4
   162e4:	cmp	r3, #0
   162e8:	beq	162fc <__assert_fail@plt+0x4ab0>
   162ec:	ldr	r2, [r4, #24]
   162f0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   162f4:	add	r3, r2, r3
   162f8:	str	r3, [fp, #-36]	; 0xffffffdc
   162fc:	ldr	r2, [r4, #36]	; 0x24
   16300:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16304:	sub	r3, r2, r3
   16308:	str	r3, [fp, #-32]	; 0xffffffe0
   1630c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   16310:	ldr	r3, [fp, #-72]	; 0xffffffb8
   16314:	add	r3, r2, r3
   16318:	str	r3, [fp, #-80]	; 0xffffffb0
   1631c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   16320:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16324:	cmp	r2, r3
   16328:	bcs	16388 <__assert_fail@plt+0x4b3c>
   1632c:	mov	r0, r5
   16330:	bl	13d58 <__assert_fail@plt+0x250c>
   16334:	mov	r0, r7
   16338:	bl	16c04 <__assert_fail@plt+0x53b8>
   1633c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16340:	ldr	r3, [r3, #12]
   16344:	mov	r0, r3
   16348:	bl	11834 <closedir@plt>
   1634c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16350:	mov	r2, #0
   16354:	str	r2, [r3, #12]
   16358:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1635c:	mov	r2, #7
   16360:	strh	r2, [r3, #56]	; 0x38
   16364:	ldr	r3, [r4, #48]	; 0x30
   16368:	orr	r3, r3, #8192	; 0x2000
   1636c:	str	r3, [r4, #48]	; 0x30
   16370:	bl	116c0 <__errno_location@plt>
   16374:	mov	r2, r0
   16378:	mov	r3, #36	; 0x24
   1637c:	str	r3, [r2]
   16380:	mov	r3, #0
   16384:	b	16764 <__assert_fail@plt+0x4f18>
   16388:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1638c:	str	r3, [r5, #48]	; 0x30
   16390:	ldr	r3, [r4]
   16394:	str	r3, [r5, #4]
   16398:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1639c:	str	r3, [r5, #40]	; 0x28
   163a0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   163a4:	ldrd	r2, [r3]
   163a8:	strd	r2, [r5, #160]	; 0xa0
   163ac:	ldr	r3, [r4, #48]	; 0x30
   163b0:	and	r3, r3, #4
   163b4:	cmp	r3, #0
   163b8:	beq	163e0 <__assert_fail@plt+0x4b94>
   163bc:	ldr	r3, [r5, #28]
   163c0:	str	r3, [r5, #24]
   163c4:	add	r1, r5, #168	; 0xa8
   163c8:	ldr	r3, [r5, #52]	; 0x34
   163cc:	add	r3, r3, #1
   163d0:	mov	r2, r3
   163d4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   163d8:	bl	114a4 <memmove@plt>
   163dc:	b	163e8 <__assert_fail@plt+0x4b9c>
   163e0:	add	r3, r5, #168	; 0xa8
   163e4:	str	r3, [r5, #24]
   163e8:	ldr	r3, [r4, #44]	; 0x2c
   163ec:	cmp	r3, #0
   163f0:	beq	16404 <__assert_fail@plt+0x4bb8>
   163f4:	ldr	r3, [r4, #48]	; 0x30
   163f8:	and	r3, r3, #1024	; 0x400
   163fc:	cmp	r3, #0
   16400:	beq	164c4 <__assert_fail@plt+0x4c78>
   16404:	ldr	r3, [r4, #48]	; 0x30
   16408:	and	r3, r3, #8
   1640c:	cmp	r3, #0
   16410:	beq	1645c <__assert_fail@plt+0x4c10>
   16414:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16418:	ldrb	r3, [r3, #18]
   1641c:	cmp	r3, #0
   16420:	beq	1645c <__assert_fail@plt+0x4c10>
   16424:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16428:	ldrb	r3, [r3, #18]
   1642c:	cmp	r3, #4
   16430:	beq	1645c <__assert_fail@plt+0x4c10>
   16434:	ldr	r3, [r4, #48]	; 0x30
   16438:	and	r3, r3, #16
   1643c:	cmp	r3, #0
   16440:	bne	16454 <__assert_fail@plt+0x4c08>
   16444:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16448:	ldrb	r3, [r3, #18]
   1644c:	cmp	r3, #10
   16450:	beq	1645c <__assert_fail@plt+0x4c10>
   16454:	mov	r3, #1
   16458:	b	16460 <__assert_fail@plt+0x4c14>
   1645c:	mov	r3, #0
   16460:	strb	r3, [fp, #-81]	; 0xffffffaf
   16464:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   16468:	and	r3, r3, #1
   1646c:	strb	r3, [fp, #-81]	; 0xffffffaf
   16470:	mov	r3, #11
   16474:	strh	r3, [r5, #56]	; 0x38
   16478:	add	r2, r5, #64	; 0x40
   1647c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16480:	ldrb	r3, [r3, #18]
   16484:	mov	r1, r3
   16488:	mov	r0, r2
   1648c:	bl	15b5c <__assert_fail@plt+0x4310>
   16490:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   16494:	cmp	r3, #0
   16498:	movne	r3, #1
   1649c:	moveq	r3, #0
   164a0:	uxtb	r3, r3
   164a4:	eor	r3, r3, #1
   164a8:	uxtb	r3, r3
   164ac:	and	r3, r3, #1
   164b0:	uxtb	r3, r3
   164b4:	mov	r1, r3
   164b8:	mov	r0, r5
   164bc:	bl	1430c <__assert_fail@plt+0x2ac0>
   164c0:	b	164dc <__assert_fail@plt+0x4c90>
   164c4:	mov	r2, #0
   164c8:	mov	r1, r5
   164cc:	mov	r0, r4
   164d0:	bl	16780 <__assert_fail@plt+0x4f34>
   164d4:	mov	r3, r0
   164d8:	strh	r3, [r5, #56]	; 0x38
   164dc:	mov	r3, #0
   164e0:	str	r3, [r5, #8]
   164e4:	cmp	r7, #0
   164e8:	bne	164f8 <__assert_fail@plt+0x4cac>
   164ec:	str	r5, [fp, #-24]	; 0xffffffe8
   164f0:	ldr	r7, [fp, #-24]	; 0xffffffe8
   164f4:	b	16504 <__assert_fail@plt+0x4cb8>
   164f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   164fc:	str	r5, [r3, #8]
   16500:	str	r5, [fp, #-24]	; 0xffffffe8
   16504:	movw	r3, #10000	; 0x2710
   16508:	cmp	r6, r3
   1650c:	bne	16534 <__assert_fail@plt+0x4ce8>
   16510:	ldr	r3, [r4, #44]	; 0x2c
   16514:	cmp	r3, #0
   16518:	bne	16534 <__assert_fail@plt+0x4ce8>
   1651c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16520:	mov	r1, r3
   16524:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16528:	bl	14f8c <__assert_fail@plt+0x3740>
   1652c:	mov	r3, r0
   16530:	strb	r3, [fp, #-37]	; 0xffffffdb
   16534:	add	r6, r6, #1
   16538:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1653c:	cmp	r3, r6
   16540:	bls	1658c <__assert_fail@plt+0x4d40>
   16544:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16548:	ldr	r3, [r3, #12]
   1654c:	cmp	r3, #0
   16550:	bne	160f8 <__assert_fail@plt+0x48ac>
   16554:	b	1655c <__assert_fail@plt+0x4d10>
   16558:	nop	{0}
   1655c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16560:	ldr	r3, [r3, #12]
   16564:	cmp	r3, #0
   16568:	beq	16594 <__assert_fail@plt+0x4d48>
   1656c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16570:	ldr	r3, [r3, #12]
   16574:	mov	r0, r3
   16578:	bl	11834 <closedir@plt>
   1657c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16580:	mov	r2, #0
   16584:	str	r2, [r3, #12]
   16588:	b	16598 <__assert_fail@plt+0x4d4c>
   1658c:	nop	{0}
   16590:	b	16598 <__assert_fail@plt+0x4d4c>
   16594:	nop	{0}
   16598:	ldrb	r3, [fp, #-26]	; 0xffffffe6
   1659c:	cmp	r3, #0
   165a0:	beq	165b0 <__assert_fail@plt+0x4d64>
   165a4:	mov	r1, r7
   165a8:	mov	r0, r4
   165ac:	bl	16d5c <__assert_fail@plt+0x5510>
   165b0:	ldr	r3, [r4, #48]	; 0x30
   165b4:	and	r3, r3, #4
   165b8:	cmp	r3, #0
   165bc:	beq	165f0 <__assert_fail@plt+0x4da4>
   165c0:	ldr	r3, [r4, #36]	; 0x24
   165c4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   165c8:	cmp	r2, r3
   165cc:	beq	165d8 <__assert_fail@plt+0x4d8c>
   165d0:	cmp	r6, #0
   165d4:	bne	165e4 <__assert_fail@plt+0x4d98>
   165d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   165dc:	sub	r3, r3, #1
   165e0:	str	r3, [fp, #-36]	; 0xffffffdc
   165e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   165e8:	mov	r2, #0
   165ec:	strb	r2, [r3]
   165f0:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   165f4:	eor	r3, r3, #1
   165f8:	uxtb	r3, r3
   165fc:	cmp	r3, #0
   16600:	beq	166b4 <__assert_fail@plt+0x4e68>
   16604:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   16608:	cmp	r3, #0
   1660c:	beq	166b4 <__assert_fail@plt+0x4e68>
   16610:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16614:	cmp	r3, #1
   16618:	beq	16624 <__assert_fail@plt+0x4dd8>
   1661c:	cmp	r6, #0
   16620:	bne	166b4 <__assert_fail@plt+0x4e68>
   16624:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16628:	ldr	r3, [r3, #48]	; 0x30
   1662c:	cmp	r3, #0
   16630:	bne	16654 <__assert_fail@plt+0x4e08>
   16634:	mov	r0, r4
   16638:	bl	14448 <__assert_fail@plt+0x2bfc>
   1663c:	mov	r3, r0
   16640:	cmp	r3, #0
   16644:	movne	r3, #1
   16648:	moveq	r3, #0
   1664c:	uxtb	r3, r3
   16650:	b	16684 <__assert_fail@plt+0x4e38>
   16654:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16658:	ldr	r1, [r3, #4]
   1665c:	movw	r3, #1128	; 0x468
   16660:	movt	r3, #2
   16664:	mvn	r2, #0
   16668:	mov	r0, r4
   1666c:	bl	16f14 <__assert_fail@plt+0x56c8>
   16670:	mov	r3, r0
   16674:	cmp	r3, #0
   16678:	movne	r3, #1
   1667c:	moveq	r3, #0
   16680:	uxtb	r3, r3
   16684:	cmp	r3, #0
   16688:	beq	166b4 <__assert_fail@plt+0x4e68>
   1668c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16690:	mov	r2, #7
   16694:	strh	r2, [r3, #56]	; 0x38
   16698:	ldr	r3, [r4, #48]	; 0x30
   1669c:	orr	r3, r3, #8192	; 0x2000
   166a0:	str	r3, [r4, #48]	; 0x30
   166a4:	mov	r0, r7
   166a8:	bl	16c04 <__assert_fail@plt+0x53b8>
   166ac:	mov	r3, #0
   166b0:	b	16764 <__assert_fail@plt+0x4f18>
   166b4:	cmp	r6, #0
   166b8:	bne	16704 <__assert_fail@plt+0x4eb8>
   166bc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   166c0:	cmp	r3, #3
   166c4:	bne	166f4 <__assert_fail@plt+0x4ea8>
   166c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166cc:	ldrh	r3, [r3, #56]	; 0x38
   166d0:	cmp	r3, #4
   166d4:	beq	166f4 <__assert_fail@plt+0x4ea8>
   166d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166dc:	ldrh	r3, [r3, #56]	; 0x38
   166e0:	cmp	r3, #7
   166e4:	beq	166f4 <__assert_fail@plt+0x4ea8>
   166e8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166ec:	mov	r2, #6
   166f0:	strh	r2, [r3, #56]	; 0x38
   166f4:	mov	r0, r7
   166f8:	bl	16c04 <__assert_fail@plt+0x53b8>
   166fc:	mov	r3, #0
   16700:	b	16764 <__assert_fail@plt+0x4f18>
   16704:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   16708:	cmp	r3, #0
   1670c:	beq	16738 <__assert_fail@plt+0x4eec>
   16710:	movw	r3, #23256	; 0x5ad8
   16714:	movt	r3, #1
   16718:	str	r3, [r4, #44]	; 0x2c
   1671c:	mov	r2, r6
   16720:	mov	r1, r7
   16724:	mov	r0, r4
   16728:	bl	169d0 <__assert_fail@plt+0x5184>
   1672c:	mov	r7, r0
   16730:	mov	r3, #0
   16734:	str	r3, [r4, #44]	; 0x2c
   16738:	ldr	r3, [r4, #44]	; 0x2c
   1673c:	cmp	r3, #0
   16740:	beq	16760 <__assert_fail@plt+0x4f14>
   16744:	cmp	r6, #1
   16748:	bls	16760 <__assert_fail@plt+0x4f14>
   1674c:	mov	r2, r6
   16750:	mov	r1, r7
   16754:	mov	r0, r4
   16758:	bl	169d0 <__assert_fail@plt+0x5184>
   1675c:	mov	r7, r0
   16760:	mov	r3, r7
   16764:	mov	r0, r3
   16768:	sub	sp, fp, #20
   1676c:	ldrd	r4, [sp]
   16770:	ldrd	r6, [sp, #8]
   16774:	ldr	fp, [sp, #16]
   16778:	add	sp, sp, #20
   1677c:	pop	{pc}		; (ldr pc, [sp], #4)
   16780:	str	r4, [sp, #-12]!
   16784:	str	fp, [sp, #4]
   16788:	str	lr, [sp, #8]
   1678c:	add	fp, sp, #8
   16790:	sub	sp, sp, #20
   16794:	str	r0, [fp, #-24]	; 0xffffffe8
   16798:	mov	r4, r1
   1679c:	mov	r3, r2
   167a0:	strb	r3, [fp, #-25]	; 0xffffffe7
   167a4:	add	r3, r4, #64	; 0x40
   167a8:	str	r3, [fp, #-16]
   167ac:	ldr	r3, [r4, #48]	; 0x30
   167b0:	cmp	r3, #0
   167b4:	bne	167d4 <__assert_fail@plt+0x4f88>
   167b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   167bc:	ldr	r3, [r3, #48]	; 0x30
   167c0:	and	r3, r3, #1
   167c4:	cmp	r3, #0
   167c8:	beq	167d4 <__assert_fail@plt+0x4f88>
   167cc:	mov	r3, #1
   167d0:	strb	r3, [fp, #-25]	; 0xffffffe7
   167d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   167d8:	ldr	r3, [r3, #48]	; 0x30
   167dc:	and	r3, r3, #2
   167e0:	cmp	r3, #0
   167e4:	bne	167f4 <__assert_fail@plt+0x4fa8>
   167e8:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   167ec:	cmp	r3, #0
   167f0:	beq	1686c <__assert_fail@plt+0x5020>
   167f4:	ldr	r3, [r4, #24]
   167f8:	ldr	r1, [fp, #-16]
   167fc:	mov	r0, r3
   16800:	bl	1fe0c <lchmod@@Base+0x6c3c>
   16804:	mov	r3, r0
   16808:	cmp	r3, #0
   1680c:	beq	168b8 <__assert_fail@plt+0x506c>
   16810:	bl	116c0 <__errno_location@plt>
   16814:	mov	r3, r0
   16818:	ldr	r3, [r3]
   1681c:	cmp	r3, #2
   16820:	bne	16858 <__assert_fail@plt+0x500c>
   16824:	ldr	r3, [r4, #24]
   16828:	ldr	r1, [fp, #-16]
   1682c:	mov	r0, r3
   16830:	bl	1fe2c <lchmod@@Base+0x6c5c>
   16834:	mov	r3, r0
   16838:	cmp	r3, #0
   1683c:	bne	16858 <__assert_fail@plt+0x500c>
   16840:	bl	116c0 <__errno_location@plt>
   16844:	mov	r2, r0
   16848:	mov	r3, #0
   1684c:	str	r3, [r2]
   16850:	mov	r3, #13
   16854:	b	1695c <__assert_fail@plt+0x5110>
   16858:	bl	116c0 <__errno_location@plt>
   1685c:	mov	r3, r0
   16860:	ldr	r3, [r3]
   16864:	str	r3, [r4, #32]
   16868:	b	168a0 <__assert_fail@plt+0x5054>
   1686c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16870:	ldr	r0, [r3, #32]
   16874:	ldr	r1, [r4, #24]
   16878:	mov	r3, #256	; 0x100
   1687c:	ldr	r2, [fp, #-16]
   16880:	bl	1fe3c <lchmod@@Base+0x6c6c>
   16884:	mov	r3, r0
   16888:	cmp	r3, #0
   1688c:	beq	168b8 <__assert_fail@plt+0x506c>
   16890:	bl	116c0 <__errno_location@plt>
   16894:	mov	r3, r0
   16898:	ldr	r3, [r3]
   1689c:	str	r3, [r4, #32]
   168a0:	mov	r2, #104	; 0x68
   168a4:	mov	r1, #0
   168a8:	ldr	r0, [fp, #-16]
   168ac:	bl	116d8 <memset@plt>
   168b0:	mov	r3, #10
   168b4:	b	1695c <__assert_fail@plt+0x5110>
   168b8:	ldr	r3, [fp, #-16]
   168bc:	ldr	r3, [r3, #16]
   168c0:	and	r3, r3, #61440	; 0xf000
   168c4:	cmp	r3, #16384	; 0x4000
   168c8:	bne	16920 <__assert_fail@plt+0x50d4>
   168cc:	ldrb	r3, [r4, #168]	; 0xa8
   168d0:	cmp	r3, #46	; 0x2e
   168d4:	bne	16918 <__assert_fail@plt+0x50cc>
   168d8:	ldrb	r3, [r4, #169]	; 0xa9
   168dc:	cmp	r3, #0
   168e0:	beq	168fc <__assert_fail@plt+0x50b0>
   168e4:	ldrb	r3, [r4, #169]	; 0xa9
   168e8:	cmp	r3, #46	; 0x2e
   168ec:	bne	16918 <__assert_fail@plt+0x50cc>
   168f0:	ldrb	r3, [r4, #170]	; 0xaa
   168f4:	cmp	r3, #0
   168f8:	bne	16918 <__assert_fail@plt+0x50cc>
   168fc:	ldr	r3, [r4, #48]	; 0x30
   16900:	cmp	r3, #0
   16904:	bne	16910 <__assert_fail@plt+0x50c4>
   16908:	mov	r3, #1
   1690c:	b	1695c <__assert_fail@plt+0x5110>
   16910:	mov	r3, #5
   16914:	b	1695c <__assert_fail@plt+0x5110>
   16918:	mov	r3, #1
   1691c:	b	1695c <__assert_fail@plt+0x5110>
   16920:	ldr	r3, [fp, #-16]
   16924:	ldr	r3, [r3, #16]
   16928:	and	r3, r3, #61440	; 0xf000
   1692c:	cmp	r3, #40960	; 0xa000
   16930:	bne	1693c <__assert_fail@plt+0x50f0>
   16934:	mov	r3, #12
   16938:	b	1695c <__assert_fail@plt+0x5110>
   1693c:	ldr	r3, [fp, #-16]
   16940:	ldr	r3, [r3, #16]
   16944:	and	r3, r3, #61440	; 0xf000
   16948:	cmp	r3, #32768	; 0x8000
   1694c:	bne	16958 <__assert_fail@plt+0x510c>
   16950:	mov	r3, #8
   16954:	b	1695c <__assert_fail@plt+0x5110>
   16958:	mov	r3, #3
   1695c:	mov	r0, r3
   16960:	sub	sp, fp, #8
   16964:	ldr	r4, [sp]
   16968:	ldr	fp, [sp, #4]
   1696c:	add	sp, sp, #8
   16970:	pop	{pc}		; (ldr pc, [sp], #4)
   16974:	str	fp, [sp, #-8]!
   16978:	str	lr, [sp, #4]
   1697c:	add	fp, sp, #4
   16980:	sub	sp, sp, #16
   16984:	str	r0, [fp, #-16]
   16988:	str	r1, [fp, #-20]	; 0xffffffec
   1698c:	ldr	r3, [fp, #-16]
   16990:	str	r3, [fp, #-8]
   16994:	ldr	r3, [fp, #-20]	; 0xffffffec
   16998:	str	r3, [fp, #-12]
   1699c:	ldr	r3, [fp, #-8]
   169a0:	ldr	r3, [r3]
   169a4:	ldr	r3, [r3, #44]	; 0x2c
   169a8:	ldr	r3, [r3, #44]	; 0x2c
   169ac:	ldr	r1, [fp, #-12]
   169b0:	ldr	r0, [fp, #-8]
   169b4:	blx	r3
   169b8:	mov	r3, r0
   169bc:	mov	r0, r3
   169c0:	sub	sp, fp, #4
   169c4:	ldr	fp, [sp]
   169c8:	add	sp, sp, #4
   169cc:	pop	{pc}		; (ldr pc, [sp], #4)
   169d0:	strd	r4, [sp, #-20]!	; 0xffffffec
   169d4:	str	r6, [sp, #8]
   169d8:	str	fp, [sp, #12]
   169dc:	str	lr, [sp, #16]
   169e0:	add	fp, sp, #16
   169e4:	sub	sp, sp, #28
   169e8:	str	r0, [fp, #-40]	; 0xffffffd8
   169ec:	str	r1, [fp, #-44]	; 0xffffffd4
   169f0:	mov	r5, r2
   169f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   169f8:	ldr	r3, [r3, #44]	; 0x2c
   169fc:	str	r3, [fp, #-24]	; 0xffffffe8
   16a00:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a04:	ldr	r3, [r3, #40]	; 0x28
   16a08:	cmp	r5, r3
   16a0c:	bls	16a98 <__assert_fail@plt+0x524c>
   16a10:	add	r2, r5, #40	; 0x28
   16a14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a18:	str	r2, [r3, #40]	; 0x28
   16a1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a20:	ldr	r3, [r3, #40]	; 0x28
   16a24:	cmn	r3, #-1073741823	; 0xc0000001
   16a28:	bhi	16a5c <__assert_fail@plt+0x5210>
   16a2c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a30:	ldr	r2, [r3, #8]
   16a34:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a38:	ldr	r3, [r3, #40]	; 0x28
   16a3c:	lsl	r3, r3, #2
   16a40:	mov	r1, r3
   16a44:	mov	r0, r2
   16a48:	bl	1e100 <lchmod@@Base+0x4f30>
   16a4c:	str	r0, [fp, #-28]	; 0xffffffe4
   16a50:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16a54:	cmp	r3, #0
   16a58:	bne	16a8c <__assert_fail@plt+0x5240>
   16a5c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a60:	ldr	r3, [r3, #8]
   16a64:	mov	r0, r3
   16a68:	bl	13d58 <__assert_fail@plt+0x250c>
   16a6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a70:	mov	r2, #0
   16a74:	str	r2, [r3, #8]
   16a78:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a7c:	mov	r2, #0
   16a80:	str	r2, [r3, #40]	; 0x28
   16a84:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16a88:	b	16b18 <__assert_fail@plt+0x52cc>
   16a8c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a90:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16a94:	str	r2, [r3, #8]
   16a98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16a9c:	ldr	r4, [r3, #8]
   16aa0:	ldr	r6, [fp, #-44]	; 0xffffffd4
   16aa4:	b	16ab8 <__assert_fail@plt+0x526c>
   16aa8:	mov	r3, r4
   16aac:	add	r4, r3, #4
   16ab0:	str	r6, [r3]
   16ab4:	ldr	r6, [r6, #8]
   16ab8:	cmp	r6, #0
   16abc:	bne	16aa8 <__assert_fail@plt+0x525c>
   16ac0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16ac4:	ldr	r0, [r3, #8]
   16ac8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16acc:	mov	r2, #4
   16ad0:	mov	r1, r5
   16ad4:	bl	1178c <qsort@plt>
   16ad8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16adc:	ldr	r4, [r3, #8]
   16ae0:	ldr	r3, [r4]
   16ae4:	str	r3, [fp, #-44]	; 0xffffffd4
   16ae8:	b	16afc <__assert_fail@plt+0x52b0>
   16aec:	ldr	r3, [r4]
   16af0:	ldr	r2, [r4, #4]
   16af4:	str	r2, [r3, #8]
   16af8:	add	r4, r4, #4
   16afc:	sub	r5, r5, #1
   16b00:	cmp	r5, #0
   16b04:	bne	16aec <__assert_fail@plt+0x52a0>
   16b08:	ldr	r3, [r4]
   16b0c:	mov	r2, #0
   16b10:	str	r2, [r3, #8]
   16b14:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16b18:	mov	r0, r3
   16b1c:	sub	sp, fp, #16
   16b20:	ldrd	r4, [sp]
   16b24:	ldr	r6, [sp, #8]
   16b28:	ldr	fp, [sp, #12]
   16b2c:	add	sp, sp, #16
   16b30:	pop	{pc}		; (ldr pc, [sp], #4)
   16b34:	strd	r4, [sp, #-16]!
   16b38:	str	fp, [sp, #8]
   16b3c:	str	lr, [sp, #12]
   16b40:	add	fp, sp, #12
   16b44:	sub	sp, sp, #16
   16b48:	str	r0, [fp, #-24]	; 0xffffffe8
   16b4c:	str	r1, [fp, #-28]	; 0xffffffe4
   16b50:	mov	r5, r2
   16b54:	add	r3, r5, #176	; 0xb0
   16b58:	bic	r3, r3, #7
   16b5c:	str	r3, [fp, #-16]
   16b60:	ldr	r0, [fp, #-16]
   16b64:	bl	1e070 <lchmod@@Base+0x4ea0>
   16b68:	mov	r3, r0
   16b6c:	mov	r4, r3
   16b70:	cmp	r4, #0
   16b74:	bne	16b80 <__assert_fail@plt+0x5334>
   16b78:	mov	r3, #0
   16b7c:	b	16bec <__assert_fail@plt+0x53a0>
   16b80:	add	r3, r4, #168	; 0xa8
   16b84:	mov	r2, r5
   16b88:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16b8c:	mov	r0, r3
   16b90:	bl	114d4 <memcpy@plt>
   16b94:	add	r3, r4, r5
   16b98:	mov	r2, #0
   16b9c:	strb	r2, [r3, #168]	; 0xa8
   16ba0:	str	r5, [r4, #52]	; 0x34
   16ba4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16ba8:	str	r3, [r4, #44]	; 0x2c
   16bac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16bb0:	ldr	r3, [r3, #24]
   16bb4:	str	r3, [r4, #28]
   16bb8:	mov	r3, #0
   16bbc:	str	r3, [r4, #32]
   16bc0:	mov	r3, #0
   16bc4:	str	r3, [r4, #12]
   16bc8:	mov	r3, #0
   16bcc:	strh	r3, [r4, #58]	; 0x3a
   16bd0:	mov	r3, #3
   16bd4:	strh	r3, [r4, #60]	; 0x3c
   16bd8:	mov	r3, #0
   16bdc:	str	r3, [r4, #16]
   16be0:	mov	r3, #0
   16be4:	str	r3, [r4, #20]
   16be8:	mov	r3, r4
   16bec:	mov	r0, r3
   16bf0:	sub	sp, fp, #12
   16bf4:	ldrd	r4, [sp]
   16bf8:	ldr	fp, [sp, #8]
   16bfc:	add	sp, sp, #12
   16c00:	pop	{pc}		; (ldr pc, [sp], #4)
   16c04:	strd	r4, [sp, #-16]!
   16c08:	str	fp, [sp, #8]
   16c0c:	str	lr, [sp, #12]
   16c10:	add	fp, sp, #12
   16c14:	mov	r5, r0
   16c18:	b	16c40 <__assert_fail@plt+0x53f4>
   16c1c:	ldr	r5, [r5, #8]
   16c20:	ldr	r3, [r4, #12]
   16c24:	cmp	r3, #0
   16c28:	beq	16c38 <__assert_fail@plt+0x53ec>
   16c2c:	ldr	r3, [r4, #12]
   16c30:	mov	r0, r3
   16c34:	bl	11834 <closedir@plt>
   16c38:	mov	r0, r4
   16c3c:	bl	13d58 <__assert_fail@plt+0x250c>
   16c40:	mov	r4, r5
   16c44:	cmp	r4, #0
   16c48:	bne	16c1c <__assert_fail@plt+0x53d0>
   16c4c:	nop	{0}
   16c50:	sub	sp, fp, #12
   16c54:	ldrd	r4, [sp]
   16c58:	ldr	fp, [sp, #8]
   16c5c:	add	sp, sp, #12
   16c60:	pop	{pc}		; (ldr pc, [sp], #4)
   16c64:	str	fp, [sp, #-8]!
   16c68:	str	lr, [sp, #4]
   16c6c:	add	fp, sp, #4
   16c70:	sub	sp, sp, #16
   16c74:	str	r0, [fp, #-16]
   16c78:	str	r1, [fp, #-20]	; 0xffffffec
   16c7c:	ldr	r3, [fp, #-16]
   16c80:	ldr	r2, [r3, #36]	; 0x24
   16c84:	ldr	r3, [fp, #-20]	; 0xffffffec
   16c88:	add	r3, r2, r3
   16c8c:	add	r3, r3, #256	; 0x100
   16c90:	str	r3, [fp, #-8]
   16c94:	ldr	r3, [fp, #-16]
   16c98:	ldr	r3, [r3, #36]	; 0x24
   16c9c:	ldr	r2, [fp, #-8]
   16ca0:	cmp	r2, r3
   16ca4:	bcs	16cdc <__assert_fail@plt+0x5490>
   16ca8:	ldr	r3, [fp, #-16]
   16cac:	ldr	r3, [r3, #24]
   16cb0:	mov	r0, r3
   16cb4:	bl	13d58 <__assert_fail@plt+0x250c>
   16cb8:	ldr	r3, [fp, #-16]
   16cbc:	mov	r2, #0
   16cc0:	str	r2, [r3, #24]
   16cc4:	bl	116c0 <__errno_location@plt>
   16cc8:	mov	r2, r0
   16ccc:	mov	r3, #36	; 0x24
   16cd0:	str	r3, [r2]
   16cd4:	mov	r3, #0
   16cd8:	b	16d48 <__assert_fail@plt+0x54fc>
   16cdc:	ldr	r3, [fp, #-16]
   16ce0:	ldr	r2, [fp, #-8]
   16ce4:	str	r2, [r3, #36]	; 0x24
   16ce8:	ldr	r3, [fp, #-16]
   16cec:	ldr	r2, [r3, #24]
   16cf0:	ldr	r3, [fp, #-16]
   16cf4:	ldr	r3, [r3, #36]	; 0x24
   16cf8:	mov	r1, r3
   16cfc:	mov	r0, r2
   16d00:	bl	1e100 <lchmod@@Base+0x4f30>
   16d04:	str	r0, [fp, #-12]
   16d08:	ldr	r3, [fp, #-12]
   16d0c:	cmp	r3, #0
   16d10:	bne	16d38 <__assert_fail@plt+0x54ec>
   16d14:	ldr	r3, [fp, #-16]
   16d18:	ldr	r3, [r3, #24]
   16d1c:	mov	r0, r3
   16d20:	bl	13d58 <__assert_fail@plt+0x250c>
   16d24:	ldr	r3, [fp, #-16]
   16d28:	mov	r2, #0
   16d2c:	str	r2, [r3, #24]
   16d30:	mov	r3, #0
   16d34:	b	16d48 <__assert_fail@plt+0x54fc>
   16d38:	ldr	r3, [fp, #-16]
   16d3c:	ldr	r2, [fp, #-12]
   16d40:	str	r2, [r3, #24]
   16d44:	mov	r3, #1
   16d48:	mov	r0, r3
   16d4c:	sub	sp, fp, #4
   16d50:	ldr	fp, [sp]
   16d54:	add	sp, sp, #4
   16d58:	pop	{pc}		; (ldr pc, [sp], #4)
   16d5c:	push	{fp}		; (str fp, [sp, #-4]!)
   16d60:	add	fp, sp, #0
   16d64:	sub	sp, sp, #20
   16d68:	str	r0, [fp, #-16]
   16d6c:	str	r1, [fp, #-20]	; 0xffffffec
   16d70:	ldr	r3, [fp, #-16]
   16d74:	ldr	r3, [r3, #24]
   16d78:	str	r3, [fp, #-12]
   16d7c:	ldr	r3, [fp, #-16]
   16d80:	ldr	r3, [r3, #4]
   16d84:	str	r3, [fp, #-8]
   16d88:	b	16de4 <__assert_fail@plt+0x5598>
   16d8c:	ldr	r3, [fp, #-8]
   16d90:	ldr	r2, [r3, #24]
   16d94:	ldr	r3, [fp, #-8]
   16d98:	add	r3, r3, #168	; 0xa8
   16d9c:	cmp	r2, r3
   16da0:	beq	16dcc <__assert_fail@plt+0x5580>
   16da4:	ldr	r3, [fp, #-8]
   16da8:	ldr	r2, [r3, #24]
   16dac:	ldr	r3, [fp, #-8]
   16db0:	ldr	r3, [r3, #28]
   16db4:	sub	r3, r2, r3
   16db8:	mov	r2, r3
   16dbc:	ldr	r3, [fp, #-12]
   16dc0:	add	r2, r3, r2
   16dc4:	ldr	r3, [fp, #-8]
   16dc8:	str	r2, [r3, #24]
   16dcc:	ldr	r3, [fp, #-8]
   16dd0:	ldr	r2, [fp, #-12]
   16dd4:	str	r2, [r3, #28]
   16dd8:	ldr	r3, [fp, #-8]
   16ddc:	ldr	r3, [r3, #8]
   16de0:	str	r3, [fp, #-8]
   16de4:	ldr	r3, [fp, #-8]
   16de8:	cmp	r3, #0
   16dec:	bne	16d8c <__assert_fail@plt+0x5540>
   16df0:	ldr	r3, [fp, #-20]	; 0xffffffec
   16df4:	str	r3, [fp, #-8]
   16df8:	b	16e70 <__assert_fail@plt+0x5624>
   16dfc:	ldr	r3, [fp, #-8]
   16e00:	ldr	r2, [r3, #24]
   16e04:	ldr	r3, [fp, #-8]
   16e08:	add	r3, r3, #168	; 0xa8
   16e0c:	cmp	r2, r3
   16e10:	beq	16e3c <__assert_fail@plt+0x55f0>
   16e14:	ldr	r3, [fp, #-8]
   16e18:	ldr	r2, [r3, #24]
   16e1c:	ldr	r3, [fp, #-8]
   16e20:	ldr	r3, [r3, #28]
   16e24:	sub	r3, r2, r3
   16e28:	mov	r2, r3
   16e2c:	ldr	r3, [fp, #-12]
   16e30:	add	r2, r3, r2
   16e34:	ldr	r3, [fp, #-8]
   16e38:	str	r2, [r3, #24]
   16e3c:	ldr	r3, [fp, #-8]
   16e40:	ldr	r2, [fp, #-12]
   16e44:	str	r2, [r3, #28]
   16e48:	ldr	r3, [fp, #-8]
   16e4c:	ldr	r3, [r3, #8]
   16e50:	cmp	r3, #0
   16e54:	beq	16e64 <__assert_fail@plt+0x5618>
   16e58:	ldr	r3, [fp, #-8]
   16e5c:	ldr	r3, [r3, #8]
   16e60:	b	16e6c <__assert_fail@plt+0x5620>
   16e64:	ldr	r3, [fp, #-8]
   16e68:	ldr	r3, [r3, #4]
   16e6c:	str	r3, [fp, #-8]
   16e70:	ldr	r3, [fp, #-8]
   16e74:	ldr	r3, [r3, #48]	; 0x30
   16e78:	cmp	r3, #0
   16e7c:	bge	16dfc <__assert_fail@plt+0x55b0>
   16e80:	nop	{0}
   16e84:	add	sp, fp, #0
   16e88:	pop	{fp}		; (ldr fp, [sp], #4)
   16e8c:	bx	lr
   16e90:	str	fp, [sp, #-8]!
   16e94:	str	lr, [sp, #4]
   16e98:	add	fp, sp, #4
   16e9c:	sub	sp, sp, #16
   16ea0:	str	r0, [fp, #-16]
   16ea4:	mov	r3, #0
   16ea8:	str	r3, [fp, #-8]
   16eac:	b	16ee8 <__assert_fail@plt+0x569c>
   16eb0:	ldr	r3, [fp, #-16]
   16eb4:	ldr	r3, [r3]
   16eb8:	mov	r0, r3
   16ebc:	bl	11684 <strlen@plt>
   16ec0:	str	r0, [fp, #-12]
   16ec4:	ldr	r2, [fp, #-12]
   16ec8:	ldr	r3, [fp, #-8]
   16ecc:	cmp	r2, r3
   16ed0:	bls	16edc <__assert_fail@plt+0x5690>
   16ed4:	ldr	r3, [fp, #-12]
   16ed8:	str	r3, [fp, #-8]
   16edc:	ldr	r3, [fp, #-16]
   16ee0:	add	r3, r3, #4
   16ee4:	str	r3, [fp, #-16]
   16ee8:	ldr	r3, [fp, #-16]
   16eec:	ldr	r3, [r3]
   16ef0:	cmp	r3, #0
   16ef4:	bne	16eb0 <__assert_fail@plt+0x5664>
   16ef8:	ldr	r3, [fp, #-8]
   16efc:	add	r3, r3, #1
   16f00:	mov	r0, r3
   16f04:	sub	sp, fp, #4
   16f08:	ldr	fp, [sp]
   16f0c:	add	sp, sp, #4
   16f10:	pop	{pc}		; (ldr pc, [sp], #4)
   16f14:	str	fp, [sp, #-8]!
   16f18:	str	lr, [sp, #4]
   16f1c:	add	fp, sp, #4
   16f20:	sub	sp, sp, #144	; 0x90
   16f24:	str	r0, [fp, #-136]	; 0xffffff78
   16f28:	str	r1, [fp, #-140]	; 0xffffff74
   16f2c:	str	r2, [fp, #-144]	; 0xffffff70
   16f30:	str	r3, [fp, #-148]	; 0xffffff6c
   16f34:	ldr	r3, [fp, #-148]	; 0xffffff6c
   16f38:	cmp	r3, #0
   16f3c:	beq	16f64 <__assert_fail@plt+0x5718>
   16f40:	movw	r1, #1128	; 0x468
   16f44:	movt	r1, #2
   16f48:	ldr	r0, [fp, #-148]	; 0xffffff6c
   16f4c:	bl	11468 <strcmp@plt>
   16f50:	mov	r3, r0
   16f54:	cmp	r3, #0
   16f58:	bne	16f64 <__assert_fail@plt+0x5718>
   16f5c:	mov	r3, #1
   16f60:	b	16f68 <__assert_fail@plt+0x571c>
   16f64:	mov	r3, #0
   16f68:	strb	r3, [fp, #-13]
   16f6c:	ldrb	r3, [fp, #-13]
   16f70:	and	r3, r3, #1
   16f74:	strb	r3, [fp, #-13]
   16f78:	ldr	r3, [fp, #-136]	; 0xffffff78
   16f7c:	ldr	r3, [r3, #48]	; 0x30
   16f80:	and	r3, r3, #4
   16f84:	cmp	r3, #0
   16f88:	beq	16fbc <__assert_fail@plt+0x5770>
   16f8c:	ldr	r3, [fp, #-136]	; 0xffffff78
   16f90:	ldr	r3, [r3, #48]	; 0x30
   16f94:	and	r3, r3, #512	; 0x200
   16f98:	cmp	r3, #0
   16f9c:	beq	16fb4 <__assert_fail@plt+0x5768>
   16fa0:	ldr	r3, [fp, #-144]	; 0xffffff70
   16fa4:	cmp	r3, #0
   16fa8:	blt	16fb4 <__assert_fail@plt+0x5768>
   16fac:	ldr	r0, [fp, #-144]	; 0xffffff70
   16fb0:	bl	11804 <close@plt>
   16fb4:	mov	r3, #0
   16fb8:	b	171bc <__assert_fail@plt+0x5970>
   16fbc:	ldr	r3, [fp, #-144]	; 0xffffff70
   16fc0:	cmp	r3, #0
   16fc4:	bge	1703c <__assert_fail@plt+0x57f0>
   16fc8:	ldrb	r3, [fp, #-13]
   16fcc:	cmp	r3, #0
   16fd0:	beq	1703c <__assert_fail@plt+0x57f0>
   16fd4:	ldr	r3, [fp, #-136]	; 0xffffff78
   16fd8:	ldr	r3, [r3, #48]	; 0x30
   16fdc:	and	r3, r3, #512	; 0x200
   16fe0:	cmp	r3, #0
   16fe4:	beq	1703c <__assert_fail@plt+0x57f0>
   16fe8:	ldr	r3, [fp, #-136]	; 0xffffff78
   16fec:	add	r3, r3, #60	; 0x3c
   16ff0:	mov	r0, r3
   16ff4:	bl	19038 <__assert_fail@plt+0x77ec>
   16ff8:	mov	r3, r0
   16ffc:	eor	r3, r3, #1
   17000:	uxtb	r3, r3
   17004:	cmp	r3, #0
   17008:	beq	1703c <__assert_fail@plt+0x57f0>
   1700c:	ldr	r3, [fp, #-136]	; 0xffffff78
   17010:	add	r3, r3, #60	; 0x3c
   17014:	mov	r0, r3
   17018:	bl	19120 <__assert_fail@plt+0x78d4>
   1701c:	str	r0, [fp, #-20]	; 0xffffffec
   17020:	ldr	r3, [fp, #-20]	; 0xffffffec
   17024:	cmp	r3, #0
   17028:	blt	1703c <__assert_fail@plt+0x57f0>
   1702c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17030:	str	r3, [fp, #-144]	; 0xffffff70
   17034:	mov	r3, #0
   17038:	str	r3, [fp, #-148]	; 0xffffff6c
   1703c:	ldr	r3, [fp, #-144]	; 0xffffff70
   17040:	str	r3, [fp, #-12]
   17044:	ldr	r3, [fp, #-144]	; 0xffffff70
   17048:	cmp	r3, #0
   1704c:	bge	17074 <__assert_fail@plt+0x5828>
   17050:	ldr	r1, [fp, #-148]	; 0xffffff6c
   17054:	ldr	r0, [fp, #-136]	; 0xffffff78
   17058:	bl	1452c <__assert_fail@plt+0x2ce0>
   1705c:	str	r0, [fp, #-12]
   17060:	ldr	r3, [fp, #-12]
   17064:	cmp	r3, #0
   17068:	bge	17074 <__assert_fail@plt+0x5828>
   1706c:	mvn	r3, #0
   17070:	b	171bc <__assert_fail@plt+0x5970>
   17074:	ldr	r3, [fp, #-136]	; 0xffffff78
   17078:	ldr	r3, [r3, #48]	; 0x30
   1707c:	and	r3, r3, #2
   17080:	cmp	r3, #0
   17084:	bne	170b0 <__assert_fail@plt+0x5864>
   17088:	ldr	r3, [fp, #-148]	; 0xffffff6c
   1708c:	cmp	r3, #0
   17090:	beq	17128 <__assert_fail@plt+0x58dc>
   17094:	movw	r1, #1128	; 0x468
   17098:	movt	r1, #2
   1709c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   170a0:	bl	11468 <strcmp@plt>
   170a4:	mov	r3, r0
   170a8:	cmp	r3, #0
   170ac:	bne	17128 <__assert_fail@plt+0x58dc>
   170b0:	sub	r3, fp, #132	; 0x84
   170b4:	mov	r1, r3
   170b8:	ldr	r0, [fp, #-12]
   170bc:	bl	1fe1c <lchmod@@Base+0x6c4c>
   170c0:	mov	r3, r0
   170c4:	cmp	r3, #0
   170c8:	beq	170d8 <__assert_fail@plt+0x588c>
   170cc:	mvn	r3, #0
   170d0:	str	r3, [fp, #-8]
   170d4:	b	17184 <__assert_fail@plt+0x5938>
   170d8:	ldr	r3, [fp, #-140]	; 0xffffff74
   170dc:	ldrd	r0, [r3, #64]	; 0x40
   170e0:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   170e4:	cmp	r1, r3
   170e8:	cmpeq	r0, r2
   170ec:	bne	17108 <__assert_fail@plt+0x58bc>
   170f0:	ldr	r3, [fp, #-140]	; 0xffffff74
   170f4:	ldrd	r0, [r3, #160]	; 0xa0
   170f8:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   170fc:	cmp	r1, r3
   17100:	cmpeq	r0, r2
   17104:	beq	17128 <__assert_fail@plt+0x58dc>
   17108:	bl	116c0 <__errno_location@plt>
   1710c:	mov	r2, r0
   17110:	mov	r3, #2
   17114:	str	r3, [r2]
   17118:	mvn	r3, #0
   1711c:	str	r3, [fp, #-8]
   17120:	nop	{0}
   17124:	b	17184 <__assert_fail@plt+0x5938>
   17128:	ldr	r3, [fp, #-136]	; 0xffffff78
   1712c:	ldr	r3, [r3, #48]	; 0x30
   17130:	and	r3, r3, #512	; 0x200
   17134:	cmp	r3, #0
   17138:	beq	17178 <__assert_fail@plt+0x592c>
   1713c:	ldrb	r3, [fp, #-13]
   17140:	cmp	r3, #0
   17144:	movne	r3, #1
   17148:	moveq	r3, #0
   1714c:	uxtb	r3, r3
   17150:	eor	r3, r3, #1
   17154:	uxtb	r3, r3
   17158:	and	r3, r3, #1
   1715c:	uxtb	r3, r3
   17160:	mov	r2, r3
   17164:	ldr	r1, [fp, #-12]
   17168:	ldr	r0, [fp, #-136]	; 0xffffff78
   1716c:	bl	14378 <__assert_fail@plt+0x2b2c>
   17170:	mov	r3, #0
   17174:	b	171bc <__assert_fail@plt+0x5970>
   17178:	ldr	r0, [fp, #-12]
   1717c:	bl	11780 <fchdir@plt>
   17180:	str	r0, [fp, #-8]
   17184:	ldr	r3, [fp, #-144]	; 0xffffff70
   17188:	cmp	r3, #0
   1718c:	bge	171b8 <__assert_fail@plt+0x596c>
   17190:	bl	116c0 <__errno_location@plt>
   17194:	mov	r3, r0
   17198:	ldr	r3, [r3]
   1719c:	str	r3, [fp, #-24]	; 0xffffffe8
   171a0:	ldr	r0, [fp, #-12]
   171a4:	bl	11804 <close@plt>
   171a8:	bl	116c0 <__errno_location@plt>
   171ac:	mov	r2, r0
   171b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   171b4:	str	r3, [r2]
   171b8:	ldr	r3, [fp, #-8]
   171bc:	mov	r0, r3
   171c0:	sub	sp, fp, #4
   171c4:	ldr	fp, [sp]
   171c8:	add	sp, sp, #4
   171cc:	pop	{pc}		; (ldr pc, [sp], #4)
   171d0:	push	{fp}		; (str fp, [sp, #-4]!)
   171d4:	add	fp, sp, #0
   171d8:	sub	sp, sp, #12
   171dc:	str	r0, [fp, #-8]
   171e0:	ldr	r3, [fp, #-8]
   171e4:	ldr	r3, [r3, #8]
   171e8:	mov	r0, r3
   171ec:	add	sp, fp, #0
   171f0:	pop	{fp}		; (ldr fp, [sp], #4)
   171f4:	bx	lr
   171f8:	push	{fp}		; (str fp, [sp, #-4]!)
   171fc:	add	fp, sp, #0
   17200:	sub	sp, sp, #12
   17204:	str	r0, [fp, #-8]
   17208:	ldr	r3, [fp, #-8]
   1720c:	ldr	r3, [r3, #12]
   17210:	mov	r0, r3
   17214:	add	sp, fp, #0
   17218:	pop	{fp}		; (ldr fp, [sp], #4)
   1721c:	bx	lr
   17220:	push	{fp}		; (str fp, [sp, #-4]!)
   17224:	add	fp, sp, #0
   17228:	sub	sp, sp, #12
   1722c:	str	r0, [fp, #-8]
   17230:	ldr	r3, [fp, #-8]
   17234:	ldr	r3, [r3, #16]
   17238:	mov	r0, r3
   1723c:	add	sp, fp, #0
   17240:	pop	{fp}		; (ldr fp, [sp], #4)
   17244:	bx	lr
   17248:	push	{fp}		; (str fp, [sp, #-4]!)
   1724c:	add	fp, sp, #0
   17250:	sub	sp, sp, #28
   17254:	str	r0, [fp, #-24]	; 0xffffffe8
   17258:	mov	r3, #0
   1725c:	str	r3, [fp, #-12]
   17260:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17264:	ldr	r3, [r3]
   17268:	str	r3, [fp, #-8]
   1726c:	b	172dc <__assert_fail@plt+0x5a90>
   17270:	ldr	r3, [fp, #-8]
   17274:	ldr	r3, [r3]
   17278:	cmp	r3, #0
   1727c:	beq	172d0 <__assert_fail@plt+0x5a84>
   17280:	ldr	r3, [fp, #-8]
   17284:	str	r3, [fp, #-16]
   17288:	mov	r3, #1
   1728c:	str	r3, [fp, #-20]	; 0xffffffec
   17290:	b	172a0 <__assert_fail@plt+0x5a54>
   17294:	ldr	r3, [fp, #-20]	; 0xffffffec
   17298:	add	r3, r3, #1
   1729c:	str	r3, [fp, #-20]	; 0xffffffec
   172a0:	ldr	r3, [fp, #-16]
   172a4:	ldr	r3, [r3, #4]
   172a8:	str	r3, [fp, #-16]
   172ac:	ldr	r3, [fp, #-16]
   172b0:	cmp	r3, #0
   172b4:	bne	17294 <__assert_fail@plt+0x5a48>
   172b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   172bc:	ldr	r3, [fp, #-12]
   172c0:	cmp	r2, r3
   172c4:	bls	172d0 <__assert_fail@plt+0x5a84>
   172c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   172cc:	str	r3, [fp, #-12]
   172d0:	ldr	r3, [fp, #-8]
   172d4:	add	r3, r3, #8
   172d8:	str	r3, [fp, #-8]
   172dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   172e0:	ldr	r3, [r3, #4]
   172e4:	ldr	r2, [fp, #-8]
   172e8:	cmp	r2, r3
   172ec:	bcc	17270 <__assert_fail@plt+0x5a24>
   172f0:	ldr	r3, [fp, #-12]
   172f4:	mov	r0, r3
   172f8:	add	sp, fp, #0
   172fc:	pop	{fp}		; (ldr fp, [sp], #4)
   17300:	bx	lr
   17304:	push	{fp}		; (str fp, [sp, #-4]!)
   17308:	add	fp, sp, #0
   1730c:	sub	sp, sp, #28
   17310:	str	r0, [fp, #-24]	; 0xffffffe8
   17314:	mov	r3, #0
   17318:	str	r3, [fp, #-12]
   1731c:	mov	r3, #0
   17320:	str	r3, [fp, #-16]
   17324:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17328:	ldr	r3, [r3]
   1732c:	str	r3, [fp, #-8]
   17330:	b	17398 <__assert_fail@plt+0x5b4c>
   17334:	ldr	r3, [fp, #-8]
   17338:	ldr	r3, [r3]
   1733c:	cmp	r3, #0
   17340:	beq	1738c <__assert_fail@plt+0x5b40>
   17344:	ldr	r3, [fp, #-8]
   17348:	str	r3, [fp, #-20]	; 0xffffffec
   1734c:	ldr	r3, [fp, #-12]
   17350:	add	r3, r3, #1
   17354:	str	r3, [fp, #-12]
   17358:	ldr	r3, [fp, #-16]
   1735c:	add	r3, r3, #1
   17360:	str	r3, [fp, #-16]
   17364:	b	17374 <__assert_fail@plt+0x5b28>
   17368:	ldr	r3, [fp, #-16]
   1736c:	add	r3, r3, #1
   17370:	str	r3, [fp, #-16]
   17374:	ldr	r3, [fp, #-20]	; 0xffffffec
   17378:	ldr	r3, [r3, #4]
   1737c:	str	r3, [fp, #-20]	; 0xffffffec
   17380:	ldr	r3, [fp, #-20]	; 0xffffffec
   17384:	cmp	r3, #0
   17388:	bne	17368 <__assert_fail@plt+0x5b1c>
   1738c:	ldr	r3, [fp, #-8]
   17390:	add	r3, r3, #8
   17394:	str	r3, [fp, #-8]
   17398:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1739c:	ldr	r3, [r3, #4]
   173a0:	ldr	r2, [fp, #-8]
   173a4:	cmp	r2, r3
   173a8:	bcc	17334 <__assert_fail@plt+0x5ae8>
   173ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   173b0:	ldr	r3, [r3, #12]
   173b4:	ldr	r2, [fp, #-12]
   173b8:	cmp	r2, r3
   173bc:	bne	173dc <__assert_fail@plt+0x5b90>
   173c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   173c4:	ldr	r3, [r3, #16]
   173c8:	ldr	r2, [fp, #-16]
   173cc:	cmp	r2, r3
   173d0:	bne	173dc <__assert_fail@plt+0x5b90>
   173d4:	mov	r3, #1
   173d8:	b	173e0 <__assert_fail@plt+0x5b94>
   173dc:	mov	r3, #0
   173e0:	mov	r0, r3
   173e4:	add	sp, fp, #0
   173e8:	pop	{fp}		; (ldr fp, [sp], #4)
   173ec:	bx	lr
   173f0:	str	fp, [sp, #-8]!
   173f4:	str	lr, [sp, #4]
   173f8:	add	fp, sp, #4
   173fc:	sub	sp, sp, #32
   17400:	str	r0, [fp, #-24]	; 0xffffffe8
   17404:	str	r1, [fp, #-28]	; 0xffffffe4
   17408:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1740c:	bl	17220 <__assert_fail@plt+0x59d4>
   17410:	str	r0, [fp, #-8]
   17414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17418:	bl	171d0 <__assert_fail@plt+0x5984>
   1741c:	str	r0, [fp, #-12]
   17420:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17424:	bl	171f8 <__assert_fail@plt+0x59ac>
   17428:	str	r0, [fp, #-16]
   1742c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17430:	bl	17248 <__assert_fail@plt+0x59fc>
   17434:	str	r0, [fp, #-20]	; 0xffffffec
   17438:	ldr	r2, [fp, #-8]
   1743c:	movw	r1, #1152	; 0x480
   17440:	movt	r1, #2
   17444:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17448:	bl	116b4 <fprintf@plt>
   1744c:	ldr	r2, [fp, #-12]
   17450:	movw	r1, #1176	; 0x498
   17454:	movt	r1, #2
   17458:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1745c:	bl	116b4 <fprintf@plt>
   17460:	ldr	r3, [fp, #-16]
   17464:	vmov	s15, r3
   17468:	vcvt.f64.u32	d7, s15
   1746c:	vldr	d6, [pc, #84]	; 174c8 <__assert_fail@plt+0x5c7c>
   17470:	vmul.f64	d5, d7, d6
   17474:	ldr	r3, [fp, #-12]
   17478:	vmov	s15, r3
   1747c:	vcvt.f64.u32	d6, s15
   17480:	vdiv.f64	d7, d5, d6
   17484:	vstr	d7, [sp]
   17488:	ldr	r2, [fp, #-16]
   1748c:	movw	r1, #1200	; 0x4b0
   17490:	movt	r1, #2
   17494:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17498:	bl	116b4 <fprintf@plt>
   1749c:	ldr	r2, [fp, #-20]	; 0xffffffec
   174a0:	movw	r1, #1236	; 0x4d4
   174a4:	movt	r1, #2
   174a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   174ac:	bl	116b4 <fprintf@plt>
   174b0:	nop	{0}
   174b4:	sub	sp, fp, #4
   174b8:	ldr	fp, [sp]
   174bc:	add	sp, sp, #4
   174c0:	pop	{pc}		; (ldr pc, [sp], #4)
   174c4:	nop	{0}
   174c8:	andeq	r0, r0, r0
   174cc:	subsmi	r0, r9, r0
   174d0:	str	fp, [sp, #-8]!
   174d4:	str	lr, [sp, #4]
   174d8:	add	fp, sp, #4
   174dc:	sub	sp, sp, #16
   174e0:	str	r0, [fp, #-16]
   174e4:	str	r1, [fp, #-20]	; 0xffffffec
   174e8:	ldr	r3, [fp, #-16]
   174ec:	ldr	r3, [r3, #24]
   174f0:	ldr	r2, [fp, #-16]
   174f4:	ldr	r2, [r2, #8]
   174f8:	mov	r1, r2
   174fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   17500:	blx	r3
   17504:	str	r0, [fp, #-8]
   17508:	ldr	r3, [fp, #-16]
   1750c:	ldr	r3, [r3, #8]
   17510:	ldr	r2, [fp, #-8]
   17514:	cmp	r2, r3
   17518:	bcc	17520 <__assert_fail@plt+0x5cd4>
   1751c:	bl	117f8 <abort@plt>
   17520:	ldr	r3, [fp, #-16]
   17524:	ldr	r2, [r3]
   17528:	ldr	r3, [fp, #-8]
   1752c:	lsl	r3, r3, #3
   17530:	add	r3, r2, r3
   17534:	mov	r0, r3
   17538:	sub	sp, fp, #4
   1753c:	ldr	fp, [sp]
   17540:	add	sp, sp, #4
   17544:	pop	{pc}		; (ldr pc, [sp], #4)
   17548:	str	fp, [sp, #-8]!
   1754c:	str	lr, [sp, #4]
   17550:	add	fp, sp, #4
   17554:	sub	sp, sp, #16
   17558:	str	r0, [fp, #-16]
   1755c:	str	r1, [fp, #-20]	; 0xffffffec
   17560:	ldr	r1, [fp, #-20]	; 0xffffffec
   17564:	ldr	r0, [fp, #-16]
   17568:	bl	174d0 <__assert_fail@plt+0x5c84>
   1756c:	str	r0, [fp, #-12]
   17570:	ldr	r3, [fp, #-12]
   17574:	ldr	r3, [r3]
   17578:	cmp	r3, #0
   1757c:	bne	17588 <__assert_fail@plt+0x5d3c>
   17580:	mov	r3, #0
   17584:	b	175f8 <__assert_fail@plt+0x5dac>
   17588:	ldr	r3, [fp, #-12]
   1758c:	str	r3, [fp, #-8]
   17590:	b	175e8 <__assert_fail@plt+0x5d9c>
   17594:	ldr	r3, [fp, #-8]
   17598:	ldr	r3, [r3]
   1759c:	ldr	r2, [fp, #-20]	; 0xffffffec
   175a0:	cmp	r2, r3
   175a4:	beq	175d0 <__assert_fail@plt+0x5d84>
   175a8:	ldr	r3, [fp, #-16]
   175ac:	ldr	r3, [r3, #28]
   175b0:	ldr	r2, [fp, #-8]
   175b4:	ldr	r2, [r2]
   175b8:	mov	r1, r2
   175bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   175c0:	blx	r3
   175c4:	mov	r3, r0
   175c8:	cmp	r3, #0
   175cc:	beq	175dc <__assert_fail@plt+0x5d90>
   175d0:	ldr	r3, [fp, #-8]
   175d4:	ldr	r3, [r3]
   175d8:	b	175f8 <__assert_fail@plt+0x5dac>
   175dc:	ldr	r3, [fp, #-8]
   175e0:	ldr	r3, [r3, #4]
   175e4:	str	r3, [fp, #-8]
   175e8:	ldr	r3, [fp, #-8]
   175ec:	cmp	r3, #0
   175f0:	bne	17594 <__assert_fail@plt+0x5d48>
   175f4:	mov	r3, #0
   175f8:	mov	r0, r3
   175fc:	sub	sp, fp, #4
   17600:	ldr	fp, [sp]
   17604:	add	sp, sp, #4
   17608:	pop	{pc}		; (ldr pc, [sp], #4)
   1760c:	str	fp, [sp, #-8]!
   17610:	str	lr, [sp, #4]
   17614:	add	fp, sp, #4
   17618:	sub	sp, sp, #16
   1761c:	str	r0, [fp, #-16]
   17620:	ldr	r3, [fp, #-16]
   17624:	ldr	r3, [r3, #16]
   17628:	cmp	r3, #0
   1762c:	bne	17638 <__assert_fail@plt+0x5dec>
   17630:	mov	r3, #0
   17634:	b	17688 <__assert_fail@plt+0x5e3c>
   17638:	ldr	r3, [fp, #-16]
   1763c:	ldr	r3, [r3]
   17640:	str	r3, [fp, #-8]
   17644:	ldr	r3, [fp, #-16]
   17648:	ldr	r3, [r3, #4]
   1764c:	ldr	r2, [fp, #-8]
   17650:	cmp	r2, r3
   17654:	bcc	1765c <__assert_fail@plt+0x5e10>
   17658:	bl	117f8 <abort@plt>
   1765c:	ldr	r3, [fp, #-8]
   17660:	ldr	r3, [r3]
   17664:	cmp	r3, #0
   17668:	beq	17678 <__assert_fail@plt+0x5e2c>
   1766c:	ldr	r3, [fp, #-8]
   17670:	ldr	r3, [r3]
   17674:	b	17688 <__assert_fail@plt+0x5e3c>
   17678:	ldr	r3, [fp, #-8]
   1767c:	add	r3, r3, #8
   17680:	str	r3, [fp, #-8]
   17684:	b	17644 <__assert_fail@plt+0x5df8>
   17688:	mov	r0, r3
   1768c:	sub	sp, fp, #4
   17690:	ldr	fp, [sp]
   17694:	add	sp, sp, #4
   17698:	pop	{pc}		; (ldr pc, [sp], #4)
   1769c:	str	fp, [sp, #-8]!
   176a0:	str	lr, [sp, #4]
   176a4:	add	fp, sp, #4
   176a8:	sub	sp, sp, #16
   176ac:	str	r0, [fp, #-16]
   176b0:	str	r1, [fp, #-20]	; 0xffffffec
   176b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   176b8:	ldr	r0, [fp, #-16]
   176bc:	bl	174d0 <__assert_fail@plt+0x5c84>
   176c0:	str	r0, [fp, #-8]
   176c4:	ldr	r3, [fp, #-8]
   176c8:	str	r3, [fp, #-12]
   176cc:	ldr	r3, [fp, #-12]
   176d0:	ldr	r3, [r3]
   176d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   176d8:	cmp	r2, r3
   176dc:	bne	17700 <__assert_fail@plt+0x5eb4>
   176e0:	ldr	r3, [fp, #-12]
   176e4:	ldr	r3, [r3, #4]
   176e8:	cmp	r3, #0
   176ec:	beq	17700 <__assert_fail@plt+0x5eb4>
   176f0:	ldr	r3, [fp, #-12]
   176f4:	ldr	r3, [r3, #4]
   176f8:	ldr	r3, [r3]
   176fc:	b	1775c <__assert_fail@plt+0x5f10>
   17700:	ldr	r3, [fp, #-12]
   17704:	ldr	r3, [r3, #4]
   17708:	str	r3, [fp, #-12]
   1770c:	ldr	r3, [fp, #-12]
   17710:	cmp	r3, #0
   17714:	bne	176cc <__assert_fail@plt+0x5e80>
   17718:	b	17738 <__assert_fail@plt+0x5eec>
   1771c:	ldr	r3, [fp, #-8]
   17720:	ldr	r3, [r3]
   17724:	cmp	r3, #0
   17728:	beq	17738 <__assert_fail@plt+0x5eec>
   1772c:	ldr	r3, [fp, #-8]
   17730:	ldr	r3, [r3]
   17734:	b	1775c <__assert_fail@plt+0x5f10>
   17738:	ldr	r3, [fp, #-8]
   1773c:	add	r3, r3, #8
   17740:	str	r3, [fp, #-8]
   17744:	ldr	r3, [fp, #-16]
   17748:	ldr	r3, [r3, #4]
   1774c:	ldr	r2, [fp, #-8]
   17750:	cmp	r2, r3
   17754:	bcc	1771c <__assert_fail@plt+0x5ed0>
   17758:	mov	r3, #0
   1775c:	mov	r0, r3
   17760:	sub	sp, fp, #4
   17764:	ldr	fp, [sp]
   17768:	add	sp, sp, #4
   1776c:	pop	{pc}		; (ldr pc, [sp], #4)
   17770:	push	{fp}		; (str fp, [sp, #-4]!)
   17774:	add	fp, sp, #0
   17778:	sub	sp, sp, #36	; 0x24
   1777c:	str	r0, [fp, #-24]	; 0xffffffe8
   17780:	str	r1, [fp, #-28]	; 0xffffffe4
   17784:	str	r2, [fp, #-32]	; 0xffffffe0
   17788:	mov	r3, #0
   1778c:	str	r3, [fp, #-8]
   17790:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17794:	ldr	r3, [r3]
   17798:	str	r3, [fp, #-12]
   1779c:	b	1781c <__assert_fail@plt+0x5fd0>
   177a0:	ldr	r3, [fp, #-12]
   177a4:	ldr	r3, [r3]
   177a8:	cmp	r3, #0
   177ac:	beq	17810 <__assert_fail@plt+0x5fc4>
   177b0:	ldr	r3, [fp, #-12]
   177b4:	str	r3, [fp, #-16]
   177b8:	b	17804 <__assert_fail@plt+0x5fb8>
   177bc:	ldr	r2, [fp, #-8]
   177c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   177c4:	cmp	r2, r3
   177c8:	bcc	177d4 <__assert_fail@plt+0x5f88>
   177cc:	ldr	r3, [fp, #-8]
   177d0:	b	17834 <__assert_fail@plt+0x5fe8>
   177d4:	ldr	r3, [fp, #-8]
   177d8:	add	r2, r3, #1
   177dc:	str	r2, [fp, #-8]
   177e0:	lsl	r3, r3, #2
   177e4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   177e8:	add	r3, r2, r3
   177ec:	ldr	r2, [fp, #-16]
   177f0:	ldr	r2, [r2]
   177f4:	str	r2, [r3]
   177f8:	ldr	r3, [fp, #-16]
   177fc:	ldr	r3, [r3, #4]
   17800:	str	r3, [fp, #-16]
   17804:	ldr	r3, [fp, #-16]
   17808:	cmp	r3, #0
   1780c:	bne	177bc <__assert_fail@plt+0x5f70>
   17810:	ldr	r3, [fp, #-12]
   17814:	add	r3, r3, #8
   17818:	str	r3, [fp, #-12]
   1781c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17820:	ldr	r3, [r3, #4]
   17824:	ldr	r2, [fp, #-12]
   17828:	cmp	r2, r3
   1782c:	bcc	177a0 <__assert_fail@plt+0x5f54>
   17830:	ldr	r3, [fp, #-8]
   17834:	mov	r0, r3
   17838:	add	sp, fp, #0
   1783c:	pop	{fp}		; (ldr fp, [sp], #4)
   17840:	bx	lr
   17844:	str	fp, [sp, #-8]!
   17848:	str	lr, [sp, #4]
   1784c:	add	fp, sp, #4
   17850:	sub	sp, sp, #32
   17854:	str	r0, [fp, #-24]	; 0xffffffe8
   17858:	str	r1, [fp, #-28]	; 0xffffffe4
   1785c:	str	r2, [fp, #-32]	; 0xffffffe0
   17860:	mov	r3, #0
   17864:	str	r3, [fp, #-8]
   17868:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1786c:	ldr	r3, [r3]
   17870:	str	r3, [fp, #-12]
   17874:	b	178f8 <__assert_fail@plt+0x60ac>
   17878:	ldr	r3, [fp, #-12]
   1787c:	ldr	r3, [r3]
   17880:	cmp	r3, #0
   17884:	beq	178ec <__assert_fail@plt+0x60a0>
   17888:	ldr	r3, [fp, #-12]
   1788c:	str	r3, [fp, #-16]
   17890:	b	178e0 <__assert_fail@plt+0x6094>
   17894:	ldr	r3, [fp, #-16]
   17898:	ldr	r2, [r3]
   1789c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   178a0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   178a4:	mov	r0, r2
   178a8:	blx	r3
   178ac:	mov	r3, r0
   178b0:	eor	r3, r3, #1
   178b4:	uxtb	r3, r3
   178b8:	cmp	r3, #0
   178bc:	beq	178c8 <__assert_fail@plt+0x607c>
   178c0:	ldr	r3, [fp, #-8]
   178c4:	b	17910 <__assert_fail@plt+0x60c4>
   178c8:	ldr	r3, [fp, #-8]
   178cc:	add	r3, r3, #1
   178d0:	str	r3, [fp, #-8]
   178d4:	ldr	r3, [fp, #-16]
   178d8:	ldr	r3, [r3, #4]
   178dc:	str	r3, [fp, #-16]
   178e0:	ldr	r3, [fp, #-16]
   178e4:	cmp	r3, #0
   178e8:	bne	17894 <__assert_fail@plt+0x6048>
   178ec:	ldr	r3, [fp, #-12]
   178f0:	add	r3, r3, #8
   178f4:	str	r3, [fp, #-12]
   178f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   178fc:	ldr	r3, [r3, #4]
   17900:	ldr	r2, [fp, #-12]
   17904:	cmp	r2, r3
   17908:	bcc	17878 <__assert_fail@plt+0x602c>
   1790c:	ldr	r3, [fp, #-8]
   17910:	mov	r0, r3
   17914:	sub	sp, fp, #4
   17918:	ldr	fp, [sp]
   1791c:	add	sp, sp, #4
   17920:	pop	{pc}		; (ldr pc, [sp], #4)
   17924:	push	{fp}		; (str fp, [sp, #-4]!)
   17928:	add	fp, sp, #0
   1792c:	sub	sp, sp, #20
   17930:	str	r0, [fp, #-16]
   17934:	str	r1, [fp, #-20]	; 0xffffffec
   17938:	mov	r3, #0
   1793c:	str	r3, [fp, #-8]
   17940:	b	17980 <__assert_fail@plt+0x6134>
   17944:	ldr	r2, [fp, #-8]
   17948:	mov	r3, r2
   1794c:	lsl	r3, r3, #5
   17950:	sub	r2, r3, r2
   17954:	ldrb	r3, [fp, #-9]
   17958:	add	r3, r2, r3
   1795c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17960:	udiv	r2, r3, r2
   17964:	ldr	r1, [fp, #-20]	; 0xffffffec
   17968:	mul	r2, r1, r2
   1796c:	sub	r3, r3, r2
   17970:	str	r3, [fp, #-8]
   17974:	ldr	r3, [fp, #-16]
   17978:	add	r3, r3, #1
   1797c:	str	r3, [fp, #-16]
   17980:	ldr	r3, [fp, #-16]
   17984:	ldrb	r3, [r3]
   17988:	strb	r3, [fp, #-9]
   1798c:	ldrb	r3, [fp, #-9]
   17990:	cmp	r3, #0
   17994:	bne	17944 <__assert_fail@plt+0x60f8>
   17998:	ldr	r3, [fp, #-8]
   1799c:	mov	r0, r3
   179a0:	add	sp, fp, #0
   179a4:	pop	{fp}		; (ldr fp, [sp], #4)
   179a8:	bx	lr
   179ac:	push	{fp}		; (str fp, [sp, #-4]!)
   179b0:	add	fp, sp, #0
   179b4:	sub	sp, sp, #20
   179b8:	str	r0, [fp, #-16]
   179bc:	mov	r3, #3
   179c0:	str	r3, [fp, #-8]
   179c4:	ldr	r3, [fp, #-8]
   179c8:	ldr	r2, [fp, #-8]
   179cc:	mul	r3, r2, r3
   179d0:	str	r3, [fp, #-12]
   179d4:	b	17a04 <__assert_fail@plt+0x61b8>
   179d8:	ldr	r3, [fp, #-8]
   179dc:	add	r3, r3, #1
   179e0:	str	r3, [fp, #-8]
   179e4:	ldr	r3, [fp, #-8]
   179e8:	lsl	r3, r3, #2
   179ec:	ldr	r2, [fp, #-12]
   179f0:	add	r3, r2, r3
   179f4:	str	r3, [fp, #-12]
   179f8:	ldr	r3, [fp, #-8]
   179fc:	add	r3, r3, #1
   17a00:	str	r3, [fp, #-8]
   17a04:	ldr	r2, [fp, #-12]
   17a08:	ldr	r3, [fp, #-16]
   17a0c:	cmp	r2, r3
   17a10:	bcs	17a34 <__assert_fail@plt+0x61e8>
   17a14:	ldr	r3, [fp, #-16]
   17a18:	ldr	r2, [fp, #-8]
   17a1c:	udiv	r2, r3, r2
   17a20:	ldr	r1, [fp, #-8]
   17a24:	mul	r2, r1, r2
   17a28:	sub	r3, r3, r2
   17a2c:	cmp	r3, #0
   17a30:	bne	179d8 <__assert_fail@plt+0x618c>
   17a34:	ldr	r3, [fp, #-16]
   17a38:	ldr	r2, [fp, #-8]
   17a3c:	udiv	r2, r3, r2
   17a40:	ldr	r1, [fp, #-8]
   17a44:	mul	r2, r1, r2
   17a48:	sub	r3, r3, r2
   17a4c:	cmp	r3, #0
   17a50:	movne	r3, #1
   17a54:	moveq	r3, #0
   17a58:	uxtb	r3, r3
   17a5c:	mov	r0, r3
   17a60:	add	sp, fp, #0
   17a64:	pop	{fp}		; (ldr fp, [sp], #4)
   17a68:	bx	lr
   17a6c:	str	fp, [sp, #-8]!
   17a70:	str	lr, [sp, #4]
   17a74:	add	fp, sp, #4
   17a78:	sub	sp, sp, #8
   17a7c:	str	r0, [fp, #-8]
   17a80:	ldr	r3, [fp, #-8]
   17a84:	cmp	r3, #9
   17a88:	bhi	17a94 <__assert_fail@plt+0x6248>
   17a8c:	mov	r3, #10
   17a90:	str	r3, [fp, #-8]
   17a94:	ldr	r3, [fp, #-8]
   17a98:	orr	r3, r3, #1
   17a9c:	str	r3, [fp, #-8]
   17aa0:	b	17ab0 <__assert_fail@plt+0x6264>
   17aa4:	ldr	r3, [fp, #-8]
   17aa8:	add	r3, r3, #2
   17aac:	str	r3, [fp, #-8]
   17ab0:	ldr	r3, [fp, #-8]
   17ab4:	cmn	r3, #1
   17ab8:	beq	17ad8 <__assert_fail@plt+0x628c>
   17abc:	ldr	r0, [fp, #-8]
   17ac0:	bl	179ac <__assert_fail@plt+0x6160>
   17ac4:	mov	r3, r0
   17ac8:	eor	r3, r3, #1
   17acc:	uxtb	r3, r3
   17ad0:	cmp	r3, #0
   17ad4:	bne	17aa4 <__assert_fail@plt+0x6258>
   17ad8:	ldr	r3, [fp, #-8]
   17adc:	mov	r0, r3
   17ae0:	sub	sp, fp, #4
   17ae4:	ldr	fp, [sp]
   17ae8:	add	sp, sp, #4
   17aec:	pop	{pc}		; (ldr pc, [sp], #4)
   17af0:	push	{fp}		; (str fp, [sp, #-4]!)
   17af4:	add	fp, sp, #0
   17af8:	sub	sp, sp, #12
   17afc:	str	r0, [fp, #-8]
   17b00:	ldr	r3, [fp, #-8]
   17b04:	movw	r2, #1132	; 0x46c
   17b08:	movt	r2, #2
   17b0c:	ldrd	r0, [r2]
   17b10:	strd	r0, [r3]
   17b14:	ldrd	r0, [r2, #8]
   17b18:	strd	r0, [r3, #8]
   17b1c:	ldr	r2, [r2, #16]
   17b20:	str	r2, [r3, #16]
   17b24:	nop	{0}
   17b28:	add	sp, fp, #0
   17b2c:	pop	{fp}		; (ldr fp, [sp], #4)
   17b30:	bx	lr
   17b34:	str	fp, [sp, #-8]!
   17b38:	str	lr, [sp, #4]
   17b3c:	add	fp, sp, #4
   17b40:	sub	sp, sp, #16
   17b44:	str	r0, [fp, #-16]
   17b48:	str	r1, [fp, #-20]	; 0xffffffec
   17b4c:	ldr	r3, [fp, #-16]
   17b50:	mov	r1, #3
   17b54:	mov	r0, r3
   17b58:	bl	1e4bc <lchmod@@Base+0x52ec>
   17b5c:	str	r0, [fp, #-8]
   17b60:	ldr	r3, [fp, #-8]
   17b64:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b68:	udiv	r2, r3, r2
   17b6c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b70:	mul	r2, r1, r2
   17b74:	sub	r3, r3, r2
   17b78:	mov	r0, r3
   17b7c:	sub	sp, fp, #4
   17b80:	ldr	fp, [sp]
   17b84:	add	sp, sp, #4
   17b88:	pop	{pc}		; (ldr pc, [sp], #4)
   17b8c:	push	{fp}		; (str fp, [sp, #-4]!)
   17b90:	add	fp, sp, #0
   17b94:	sub	sp, sp, #12
   17b98:	str	r0, [fp, #-8]
   17b9c:	str	r1, [fp, #-12]
   17ba0:	ldr	r2, [fp, #-8]
   17ba4:	ldr	r3, [fp, #-12]
   17ba8:	cmp	r2, r3
   17bac:	moveq	r3, #1
   17bb0:	movne	r3, #0
   17bb4:	uxtb	r3, r3
   17bb8:	mov	r0, r3
   17bbc:	add	sp, fp, #0
   17bc0:	pop	{fp}		; (ldr fp, [sp], #4)
   17bc4:	bx	lr
   17bc8:	push	{fp}		; (str fp, [sp, #-4]!)
   17bcc:	add	fp, sp, #0
   17bd0:	sub	sp, sp, #20
   17bd4:	str	r0, [fp, #-16]
   17bd8:	ldr	r3, [fp, #-16]
   17bdc:	ldr	r3, [r3, #20]
   17be0:	str	r3, [fp, #-8]
   17be4:	ldr	r2, [fp, #-8]
   17be8:	movw	r3, #1132	; 0x46c
   17bec:	movt	r3, #2
   17bf0:	cmp	r2, r3
   17bf4:	bne	17c00 <__assert_fail@plt+0x63b4>
   17bf8:	mov	r3, #1
   17bfc:	b	17cf4 <__assert_fail@plt+0x64a8>
   17c00:	movw	r3, #52429	; 0xcccd
   17c04:	movt	r3, #15820	; 0x3dcc
   17c08:	str	r3, [fp, #-12]
   17c0c:	ldr	r3, [fp, #-8]
   17c10:	vldr	s15, [r3, #8]
   17c14:	vldr	s14, [fp, #-12]
   17c18:	vcmpe.f32	s14, s15
   17c1c:	vmrs	APSR_nzcv, fpscr
   17c20:	bpl	17ce0 <__assert_fail@plt+0x6494>
   17c24:	ldr	r3, [fp, #-8]
   17c28:	vldr	s14, [r3, #8]
   17c2c:	vldr	s13, [pc, #208]	; 17d04 <__assert_fail@plt+0x64b8>
   17c30:	vldr	s15, [fp, #-12]
   17c34:	vsub.f32	s15, s13, s15
   17c38:	vcmpe.f32	s14, s15
   17c3c:	vmrs	APSR_nzcv, fpscr
   17c40:	bpl	17ce0 <__assert_fail@plt+0x6494>
   17c44:	vldr	s15, [fp, #-12]
   17c48:	vldr	s14, [pc, #180]	; 17d04 <__assert_fail@plt+0x64b8>
   17c4c:	vadd.f32	s14, s15, s14
   17c50:	ldr	r3, [fp, #-8]
   17c54:	vldr	s15, [r3, #12]
   17c58:	vcmpe.f32	s14, s15
   17c5c:	vmrs	APSR_nzcv, fpscr
   17c60:	bpl	17ce0 <__assert_fail@plt+0x6494>
   17c64:	ldr	r3, [fp, #-8]
   17c68:	vldr	s15, [r3]
   17c6c:	vcmpe.f32	s15, #0.0
   17c70:	vmrs	APSR_nzcv, fpscr
   17c74:	blt	17ce0 <__assert_fail@plt+0x6494>
   17c78:	ldr	r3, [fp, #-8]
   17c7c:	vldr	s14, [r3]
   17c80:	vldr	s15, [fp, #-12]
   17c84:	vadd.f32	s14, s14, s15
   17c88:	ldr	r3, [fp, #-8]
   17c8c:	vldr	s15, [r3, #4]
   17c90:	vcmpe.f32	s14, s15
   17c94:	vmrs	APSR_nzcv, fpscr
   17c98:	bpl	17ce0 <__assert_fail@plt+0x6494>
   17c9c:	ldr	r3, [fp, #-8]
   17ca0:	vldr	s15, [r3, #4]
   17ca4:	vldr	s14, [pc, #88]	; 17d04 <__assert_fail@plt+0x64b8>
   17ca8:	vcmpe.f32	s15, s14
   17cac:	vmrs	APSR_nzcv, fpscr
   17cb0:	bhi	17ce0 <__assert_fail@plt+0x6494>
   17cb4:	ldr	r3, [fp, #-8]
   17cb8:	vldr	s14, [r3]
   17cbc:	vldr	s15, [fp, #-12]
   17cc0:	vadd.f32	s14, s14, s15
   17cc4:	ldr	r3, [fp, #-8]
   17cc8:	vldr	s15, [r3, #8]
   17ccc:	vcmpe.f32	s14, s15
   17cd0:	vmrs	APSR_nzcv, fpscr
   17cd4:	bpl	17ce0 <__assert_fail@plt+0x6494>
   17cd8:	mov	r3, #1
   17cdc:	b	17cf4 <__assert_fail@plt+0x64a8>
   17ce0:	ldr	r2, [fp, #-16]
   17ce4:	movw	r3, #1132	; 0x46c
   17ce8:	movt	r3, #2
   17cec:	str	r3, [r2, #20]
   17cf0:	mov	r3, #0
   17cf4:	mov	r0, r3
   17cf8:	add	sp, fp, #0
   17cfc:	pop	{fp}		; (ldr fp, [sp], #4)
   17d00:	bx	lr
   17d04:	svccc	0x00800000
   17d08:	str	fp, [sp, #-8]!
   17d0c:	str	lr, [sp, #4]
   17d10:	add	fp, sp, #4
   17d14:	sub	sp, sp, #16
   17d18:	str	r0, [fp, #-16]
   17d1c:	str	r1, [fp, #-20]	; 0xffffffec
   17d20:	ldr	r3, [fp, #-20]	; 0xffffffec
   17d24:	ldrb	r3, [r3, #16]
   17d28:	eor	r3, r3, #1
   17d2c:	uxtb	r3, r3
   17d30:	cmp	r3, #0
   17d34:	beq	17d80 <__assert_fail@plt+0x6534>
   17d38:	ldr	r3, [fp, #-16]
   17d3c:	vmov	s15, r3
   17d40:	vcvt.f32.u32	s13, s15
   17d44:	ldr	r3, [fp, #-20]	; 0xffffffec
   17d48:	vldr	s14, [r3, #8]
   17d4c:	vdiv.f32	s15, s13, s14
   17d50:	vstr	s15, [fp, #-8]
   17d54:	vldr	s15, [fp, #-8]
   17d58:	vldr	s14, [pc, #136]	; 17de8 <__assert_fail@plt+0x659c>
   17d5c:	vcmpe.f32	s15, s14
   17d60:	vmrs	APSR_nzcv, fpscr
   17d64:	blt	17d70 <__assert_fail@plt+0x6524>
   17d68:	mov	r3, #0
   17d6c:	b	17dd4 <__assert_fail@plt+0x6588>
   17d70:	vldr	s15, [fp, #-8]
   17d74:	vcvt.u32.f32	s15, s15
   17d78:	vmov	r3, s15
   17d7c:	str	r3, [fp, #-16]
   17d80:	ldr	r0, [fp, #-16]
   17d84:	bl	17a6c <__assert_fail@plt+0x6220>
   17d88:	str	r0, [fp, #-16]
   17d8c:	mov	r3, #0
   17d90:	ldr	r2, [fp, #-16]
   17d94:	lsl	r2, r2, #2
   17d98:	ldr	r1, [fp, #-16]
   17d9c:	lsr	r1, r1, #30
   17da0:	cmp	r1, #0
   17da4:	beq	17dac <__assert_fail@plt+0x6560>
   17da8:	mov	r3, #1
   17dac:	cmp	r2, #0
   17db0:	bge	17db8 <__assert_fail@plt+0x656c>
   17db4:	mov	r3, #1
   17db8:	and	r3, r3, #1
   17dbc:	uxtb	r3, r3
   17dc0:	cmp	r3, #0
   17dc4:	beq	17dd0 <__assert_fail@plt+0x6584>
   17dc8:	mov	r3, #0
   17dcc:	b	17dd4 <__assert_fail@plt+0x6588>
   17dd0:	ldr	r3, [fp, #-16]
   17dd4:	mov	r0, r3
   17dd8:	sub	sp, fp, #4
   17ddc:	ldr	fp, [sp]
   17de0:	add	sp, sp, #4
   17de4:	pop	{pc}		; (ldr pc, [sp], #4)
   17de8:	svcmi	0x00800000
   17dec:	str	fp, [sp, #-8]!
   17df0:	str	lr, [sp, #4]
   17df4:	add	fp, sp, #4
   17df8:	sub	sp, sp, #24
   17dfc:	str	r0, [fp, #-16]
   17e00:	str	r1, [fp, #-20]	; 0xffffffec
   17e04:	str	r2, [fp, #-24]	; 0xffffffe8
   17e08:	str	r3, [fp, #-28]	; 0xffffffe4
   17e0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17e10:	cmp	r3, #0
   17e14:	bne	17e24 <__assert_fail@plt+0x65d8>
   17e18:	movw	r3, #31540	; 0x7b34
   17e1c:	movt	r3, #1
   17e20:	str	r3, [fp, #-24]	; 0xffffffe8
   17e24:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17e28:	cmp	r3, #0
   17e2c:	bne	17e3c <__assert_fail@plt+0x65f0>
   17e30:	movw	r3, #31628	; 0x7b8c
   17e34:	movt	r3, #1
   17e38:	str	r3, [fp, #-28]	; 0xffffffe4
   17e3c:	mov	r0, #40	; 0x28
   17e40:	bl	1e070 <lchmod@@Base+0x4ea0>
   17e44:	mov	r3, r0
   17e48:	str	r3, [fp, #-8]
   17e4c:	ldr	r3, [fp, #-8]
   17e50:	cmp	r3, #0
   17e54:	bne	17e60 <__assert_fail@plt+0x6614>
   17e58:	mov	r3, #0
   17e5c:	b	17f8c <__assert_fail@plt+0x6740>
   17e60:	ldr	r3, [fp, #-20]	; 0xffffffec
   17e64:	cmp	r3, #0
   17e68:	bne	17e78 <__assert_fail@plt+0x662c>
   17e6c:	movw	r3, #1132	; 0x46c
   17e70:	movt	r3, #2
   17e74:	str	r3, [fp, #-20]	; 0xffffffec
   17e78:	ldr	r3, [fp, #-8]
   17e7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17e80:	str	r2, [r3, #20]
   17e84:	ldr	r0, [fp, #-8]
   17e88:	bl	17bc8 <__assert_fail@plt+0x637c>
   17e8c:	mov	r3, r0
   17e90:	eor	r3, r3, #1
   17e94:	uxtb	r3, r3
   17e98:	cmp	r3, #0
   17e9c:	bne	17f6c <__assert_fail@plt+0x6720>
   17ea0:	ldr	r1, [fp, #-20]	; 0xffffffec
   17ea4:	ldr	r0, [fp, #-16]
   17ea8:	bl	17d08 <__assert_fail@plt+0x64bc>
   17eac:	mov	r2, r0
   17eb0:	ldr	r3, [fp, #-8]
   17eb4:	str	r2, [r3, #8]
   17eb8:	ldr	r3, [fp, #-8]
   17ebc:	ldr	r3, [r3, #8]
   17ec0:	cmp	r3, #0
   17ec4:	beq	17f74 <__assert_fail@plt+0x6728>
   17ec8:	ldr	r3, [fp, #-8]
   17ecc:	ldr	r3, [r3, #8]
   17ed0:	mov	r1, #8
   17ed4:	mov	r0, r3
   17ed8:	bl	1dfa0 <lchmod@@Base+0x4dd0>
   17edc:	mov	r3, r0
   17ee0:	mov	r2, r3
   17ee4:	ldr	r3, [fp, #-8]
   17ee8:	str	r2, [r3]
   17eec:	ldr	r3, [fp, #-8]
   17ef0:	ldr	r3, [r3]
   17ef4:	cmp	r3, #0
   17ef8:	beq	17f7c <__assert_fail@plt+0x6730>
   17efc:	ldr	r3, [fp, #-8]
   17f00:	ldr	r2, [r3]
   17f04:	ldr	r3, [fp, #-8]
   17f08:	ldr	r3, [r3, #8]
   17f0c:	lsl	r3, r3, #3
   17f10:	add	r2, r2, r3
   17f14:	ldr	r3, [fp, #-8]
   17f18:	str	r2, [r3, #4]
   17f1c:	ldr	r3, [fp, #-8]
   17f20:	mov	r2, #0
   17f24:	str	r2, [r3, #12]
   17f28:	ldr	r3, [fp, #-8]
   17f2c:	mov	r2, #0
   17f30:	str	r2, [r3, #16]
   17f34:	ldr	r3, [fp, #-8]
   17f38:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17f3c:	str	r2, [r3, #24]
   17f40:	ldr	r3, [fp, #-8]
   17f44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17f48:	str	r2, [r3, #28]
   17f4c:	ldr	r3, [fp, #-8]
   17f50:	ldr	r2, [fp, #4]
   17f54:	str	r2, [r3, #32]
   17f58:	ldr	r3, [fp, #-8]
   17f5c:	mov	r2, #0
   17f60:	str	r2, [r3, #36]	; 0x24
   17f64:	ldr	r3, [fp, #-8]
   17f68:	b	17f8c <__assert_fail@plt+0x6740>
   17f6c:	nop	{0}
   17f70:	b	17f80 <__assert_fail@plt+0x6734>
   17f74:	nop	{0}
   17f78:	b	17f80 <__assert_fail@plt+0x6734>
   17f7c:	nop	{0}
   17f80:	ldr	r0, [fp, #-8]
   17f84:	bl	13d58 <__assert_fail@plt+0x250c>
   17f88:	mov	r3, #0
   17f8c:	mov	r0, r3
   17f90:	sub	sp, fp, #4
   17f94:	ldr	fp, [sp]
   17f98:	add	sp, sp, #4
   17f9c:	pop	{pc}		; (ldr pc, [sp], #4)
   17fa0:	str	fp, [sp, #-8]!
   17fa4:	str	lr, [sp, #4]
   17fa8:	add	fp, sp, #4
   17fac:	sub	sp, sp, #24
   17fb0:	str	r0, [fp, #-24]	; 0xffffffe8
   17fb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17fb8:	ldr	r3, [r3]
   17fbc:	str	r3, [fp, #-8]
   17fc0:	b	180a0 <__assert_fail@plt+0x6854>
   17fc4:	ldr	r3, [fp, #-8]
   17fc8:	ldr	r3, [r3]
   17fcc:	cmp	r3, #0
   17fd0:	beq	18094 <__assert_fail@plt+0x6848>
   17fd4:	ldr	r3, [fp, #-8]
   17fd8:	ldr	r3, [r3, #4]
   17fdc:	str	r3, [fp, #-12]
   17fe0:	b	18048 <__assert_fail@plt+0x67fc>
   17fe4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17fe8:	ldr	r3, [r3, #32]
   17fec:	cmp	r3, #0
   17ff0:	beq	1800c <__assert_fail@plt+0x67c0>
   17ff4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17ff8:	ldr	r3, [r3, #32]
   17ffc:	ldr	r2, [fp, #-12]
   18000:	ldr	r2, [r2]
   18004:	mov	r0, r2
   18008:	blx	r3
   1800c:	ldr	r3, [fp, #-12]
   18010:	mov	r2, #0
   18014:	str	r2, [r3]
   18018:	ldr	r3, [fp, #-12]
   1801c:	ldr	r3, [r3, #4]
   18020:	str	r3, [fp, #-16]
   18024:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18028:	ldr	r2, [r3, #36]	; 0x24
   1802c:	ldr	r3, [fp, #-12]
   18030:	str	r2, [r3, #4]
   18034:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18038:	ldr	r2, [fp, #-12]
   1803c:	str	r2, [r3, #36]	; 0x24
   18040:	ldr	r3, [fp, #-16]
   18044:	str	r3, [fp, #-12]
   18048:	ldr	r3, [fp, #-12]
   1804c:	cmp	r3, #0
   18050:	bne	17fe4 <__assert_fail@plt+0x6798>
   18054:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18058:	ldr	r3, [r3, #32]
   1805c:	cmp	r3, #0
   18060:	beq	1807c <__assert_fail@plt+0x6830>
   18064:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18068:	ldr	r3, [r3, #32]
   1806c:	ldr	r2, [fp, #-8]
   18070:	ldr	r2, [r2]
   18074:	mov	r0, r2
   18078:	blx	r3
   1807c:	ldr	r3, [fp, #-8]
   18080:	mov	r2, #0
   18084:	str	r2, [r3]
   18088:	ldr	r3, [fp, #-8]
   1808c:	mov	r2, #0
   18090:	str	r2, [r3, #4]
   18094:	ldr	r3, [fp, #-8]
   18098:	add	r3, r3, #8
   1809c:	str	r3, [fp, #-8]
   180a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   180a4:	ldr	r3, [r3, #4]
   180a8:	ldr	r2, [fp, #-8]
   180ac:	cmp	r2, r3
   180b0:	bcc	17fc4 <__assert_fail@plt+0x6778>
   180b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   180b8:	mov	r2, #0
   180bc:	str	r2, [r3, #12]
   180c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   180c4:	mov	r2, #0
   180c8:	str	r2, [r3, #16]
   180cc:	nop	{0}
   180d0:	sub	sp, fp, #4
   180d4:	ldr	fp, [sp]
   180d8:	add	sp, sp, #4
   180dc:	pop	{pc}		; (ldr pc, [sp], #4)
   180e0:	str	fp, [sp, #-8]!
   180e4:	str	lr, [sp, #4]
   180e8:	add	fp, sp, #4
   180ec:	sub	sp, sp, #24
   180f0:	str	r0, [fp, #-24]	; 0xffffffe8
   180f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   180f8:	ldr	r3, [r3, #32]
   180fc:	cmp	r3, #0
   18100:	beq	18190 <__assert_fail@plt+0x6944>
   18104:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18108:	ldr	r3, [r3, #16]
   1810c:	cmp	r3, #0
   18110:	beq	18190 <__assert_fail@plt+0x6944>
   18114:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18118:	ldr	r3, [r3]
   1811c:	str	r3, [fp, #-8]
   18120:	b	1817c <__assert_fail@plt+0x6930>
   18124:	ldr	r3, [fp, #-8]
   18128:	ldr	r3, [r3]
   1812c:	cmp	r3, #0
   18130:	beq	18170 <__assert_fail@plt+0x6924>
   18134:	ldr	r3, [fp, #-8]
   18138:	str	r3, [fp, #-12]
   1813c:	b	18164 <__assert_fail@plt+0x6918>
   18140:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18144:	ldr	r3, [r3, #32]
   18148:	ldr	r2, [fp, #-12]
   1814c:	ldr	r2, [r2]
   18150:	mov	r0, r2
   18154:	blx	r3
   18158:	ldr	r3, [fp, #-12]
   1815c:	ldr	r3, [r3, #4]
   18160:	str	r3, [fp, #-12]
   18164:	ldr	r3, [fp, #-12]
   18168:	cmp	r3, #0
   1816c:	bne	18140 <__assert_fail@plt+0x68f4>
   18170:	ldr	r3, [fp, #-8]
   18174:	add	r3, r3, #8
   18178:	str	r3, [fp, #-8]
   1817c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18180:	ldr	r3, [r3, #4]
   18184:	ldr	r2, [fp, #-8]
   18188:	cmp	r2, r3
   1818c:	bcc	18124 <__assert_fail@plt+0x68d8>
   18190:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18194:	ldr	r3, [r3]
   18198:	str	r3, [fp, #-8]
   1819c:	b	181e4 <__assert_fail@plt+0x6998>
   181a0:	ldr	r3, [fp, #-8]
   181a4:	ldr	r3, [r3, #4]
   181a8:	str	r3, [fp, #-12]
   181ac:	b	181cc <__assert_fail@plt+0x6980>
   181b0:	ldr	r3, [fp, #-12]
   181b4:	ldr	r3, [r3, #4]
   181b8:	str	r3, [fp, #-16]
   181bc:	ldr	r0, [fp, #-12]
   181c0:	bl	13d58 <__assert_fail@plt+0x250c>
   181c4:	ldr	r3, [fp, #-16]
   181c8:	str	r3, [fp, #-12]
   181cc:	ldr	r3, [fp, #-12]
   181d0:	cmp	r3, #0
   181d4:	bne	181b0 <__assert_fail@plt+0x6964>
   181d8:	ldr	r3, [fp, #-8]
   181dc:	add	r3, r3, #8
   181e0:	str	r3, [fp, #-8]
   181e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   181e8:	ldr	r3, [r3, #4]
   181ec:	ldr	r2, [fp, #-8]
   181f0:	cmp	r2, r3
   181f4:	bcc	181a0 <__assert_fail@plt+0x6954>
   181f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   181fc:	ldr	r3, [r3, #36]	; 0x24
   18200:	str	r3, [fp, #-12]
   18204:	b	18224 <__assert_fail@plt+0x69d8>
   18208:	ldr	r3, [fp, #-12]
   1820c:	ldr	r3, [r3, #4]
   18210:	str	r3, [fp, #-16]
   18214:	ldr	r0, [fp, #-12]
   18218:	bl	13d58 <__assert_fail@plt+0x250c>
   1821c:	ldr	r3, [fp, #-16]
   18220:	str	r3, [fp, #-12]
   18224:	ldr	r3, [fp, #-12]
   18228:	cmp	r3, #0
   1822c:	bne	18208 <__assert_fail@plt+0x69bc>
   18230:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18234:	ldr	r3, [r3]
   18238:	mov	r0, r3
   1823c:	bl	13d58 <__assert_fail@plt+0x250c>
   18240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18244:	bl	13d58 <__assert_fail@plt+0x250c>
   18248:	nop	{0}
   1824c:	sub	sp, fp, #4
   18250:	ldr	fp, [sp]
   18254:	add	sp, sp, #4
   18258:	pop	{pc}		; (ldr pc, [sp], #4)
   1825c:	str	fp, [sp, #-8]!
   18260:	str	lr, [sp, #4]
   18264:	add	fp, sp, #4
   18268:	sub	sp, sp, #16
   1826c:	str	r0, [fp, #-16]
   18270:	ldr	r3, [fp, #-16]
   18274:	ldr	r3, [r3, #36]	; 0x24
   18278:	cmp	r3, #0
   1827c:	beq	182a0 <__assert_fail@plt+0x6a54>
   18280:	ldr	r3, [fp, #-16]
   18284:	ldr	r3, [r3, #36]	; 0x24
   18288:	str	r3, [fp, #-8]
   1828c:	ldr	r3, [fp, #-8]
   18290:	ldr	r2, [r3, #4]
   18294:	ldr	r3, [fp, #-16]
   18298:	str	r2, [r3, #36]	; 0x24
   1829c:	b	182b0 <__assert_fail@plt+0x6a64>
   182a0:	mov	r0, #8
   182a4:	bl	1e070 <lchmod@@Base+0x4ea0>
   182a8:	mov	r3, r0
   182ac:	str	r3, [fp, #-8]
   182b0:	ldr	r3, [fp, #-8]
   182b4:	mov	r0, r3
   182b8:	sub	sp, fp, #4
   182bc:	ldr	fp, [sp]
   182c0:	add	sp, sp, #4
   182c4:	pop	{pc}		; (ldr pc, [sp], #4)
   182c8:	push	{fp}		; (str fp, [sp, #-4]!)
   182cc:	add	fp, sp, #0
   182d0:	sub	sp, sp, #12
   182d4:	str	r0, [fp, #-8]
   182d8:	str	r1, [fp, #-12]
   182dc:	ldr	r3, [fp, #-12]
   182e0:	mov	r2, #0
   182e4:	str	r2, [r3]
   182e8:	ldr	r3, [fp, #-8]
   182ec:	ldr	r2, [r3, #36]	; 0x24
   182f0:	ldr	r3, [fp, #-12]
   182f4:	str	r2, [r3, #4]
   182f8:	ldr	r3, [fp, #-8]
   182fc:	ldr	r2, [fp, #-12]
   18300:	str	r2, [r3, #36]	; 0x24
   18304:	nop	{0}
   18308:	add	sp, fp, #0
   1830c:	pop	{fp}		; (ldr fp, [sp], #4)
   18310:	bx	lr
   18314:	str	fp, [sp, #-8]!
   18318:	str	lr, [sp, #4]
   1831c:	add	fp, sp, #4
   18320:	sub	sp, sp, #40	; 0x28
   18324:	str	r0, [fp, #-32]	; 0xffffffe0
   18328:	str	r1, [fp, #-36]	; 0xffffffdc
   1832c:	str	r2, [fp, #-40]	; 0xffffffd8
   18330:	strb	r3, [fp, #-41]	; 0xffffffd7
   18334:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18338:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1833c:	bl	174d0 <__assert_fail@plt+0x5c84>
   18340:	str	r0, [fp, #-12]
   18344:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18348:	ldr	r2, [fp, #-12]
   1834c:	str	r2, [r3]
   18350:	ldr	r3, [fp, #-12]
   18354:	ldr	r3, [r3]
   18358:	cmp	r3, #0
   1835c:	bne	18368 <__assert_fail@plt+0x6b1c>
   18360:	mov	r3, #0
   18364:	b	184cc <__assert_fail@plt+0x6c80>
   18368:	ldr	r3, [fp, #-12]
   1836c:	ldr	r3, [r3]
   18370:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18374:	cmp	r2, r3
   18378:	beq	183a4 <__assert_fail@plt+0x6b58>
   1837c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18380:	ldr	r3, [r3, #28]
   18384:	ldr	r2, [fp, #-12]
   18388:	ldr	r2, [r2]
   1838c:	mov	r1, r2
   18390:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18394:	blx	r3
   18398:	mov	r3, r0
   1839c:	cmp	r3, #0
   183a0:	beq	18410 <__assert_fail@plt+0x6bc4>
   183a4:	ldr	r3, [fp, #-12]
   183a8:	ldr	r3, [r3]
   183ac:	str	r3, [fp, #-24]	; 0xffffffe8
   183b0:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   183b4:	cmp	r3, #0
   183b8:	beq	18408 <__assert_fail@plt+0x6bbc>
   183bc:	ldr	r3, [fp, #-12]
   183c0:	ldr	r3, [r3, #4]
   183c4:	cmp	r3, #0
   183c8:	beq	183fc <__assert_fail@plt+0x6bb0>
   183cc:	ldr	r3, [fp, #-12]
   183d0:	ldr	r3, [r3, #4]
   183d4:	str	r3, [fp, #-28]	; 0xffffffe4
   183d8:	ldr	r2, [fp, #-12]
   183dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   183e0:	mov	r1, r2
   183e4:	ldrd	r2, [r3]
   183e8:	strd	r2, [r1]
   183ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   183f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   183f4:	bl	182c8 <__assert_fail@plt+0x6a7c>
   183f8:	b	18408 <__assert_fail@plt+0x6bbc>
   183fc:	ldr	r3, [fp, #-12]
   18400:	mov	r2, #0
   18404:	str	r2, [r3]
   18408:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1840c:	b	184cc <__assert_fail@plt+0x6c80>
   18410:	ldr	r3, [fp, #-12]
   18414:	str	r3, [fp, #-8]
   18418:	b	184b8 <__assert_fail@plt+0x6c6c>
   1841c:	ldr	r3, [fp, #-8]
   18420:	ldr	r3, [r3, #4]
   18424:	ldr	r3, [r3]
   18428:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1842c:	cmp	r2, r3
   18430:	beq	18460 <__assert_fail@plt+0x6c14>
   18434:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18438:	ldr	r3, [r3, #28]
   1843c:	ldr	r2, [fp, #-8]
   18440:	ldr	r2, [r2, #4]
   18444:	ldr	r2, [r2]
   18448:	mov	r1, r2
   1844c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18450:	blx	r3
   18454:	mov	r3, r0
   18458:	cmp	r3, #0
   1845c:	beq	184ac <__assert_fail@plt+0x6c60>
   18460:	ldr	r3, [fp, #-8]
   18464:	ldr	r3, [r3, #4]
   18468:	ldr	r3, [r3]
   1846c:	str	r3, [fp, #-16]
   18470:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   18474:	cmp	r3, #0
   18478:	beq	184a4 <__assert_fail@plt+0x6c58>
   1847c:	ldr	r3, [fp, #-8]
   18480:	ldr	r3, [r3, #4]
   18484:	str	r3, [fp, #-20]	; 0xffffffec
   18488:	ldr	r3, [fp, #-20]	; 0xffffffec
   1848c:	ldr	r2, [r3, #4]
   18490:	ldr	r3, [fp, #-8]
   18494:	str	r2, [r3, #4]
   18498:	ldr	r1, [fp, #-20]	; 0xffffffec
   1849c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   184a0:	bl	182c8 <__assert_fail@plt+0x6a7c>
   184a4:	ldr	r3, [fp, #-16]
   184a8:	b	184cc <__assert_fail@plt+0x6c80>
   184ac:	ldr	r3, [fp, #-8]
   184b0:	ldr	r3, [r3, #4]
   184b4:	str	r3, [fp, #-8]
   184b8:	ldr	r3, [fp, #-8]
   184bc:	ldr	r3, [r3, #4]
   184c0:	cmp	r3, #0
   184c4:	bne	1841c <__assert_fail@plt+0x6bd0>
   184c8:	mov	r3, #0
   184cc:	mov	r0, r3
   184d0:	sub	sp, fp, #4
   184d4:	ldr	fp, [sp]
   184d8:	add	sp, sp, #4
   184dc:	pop	{pc}		; (ldr pc, [sp], #4)
   184e0:	str	fp, [sp, #-8]!
   184e4:	str	lr, [sp, #4]
   184e8:	add	fp, sp, #4
   184ec:	sub	sp, sp, #40	; 0x28
   184f0:	str	r0, [fp, #-32]	; 0xffffffe0
   184f4:	str	r1, [fp, #-36]	; 0xffffffdc
   184f8:	mov	r3, r2
   184fc:	strb	r3, [fp, #-37]	; 0xffffffdb
   18500:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18504:	ldr	r3, [r3]
   18508:	str	r3, [fp, #-8]
   1850c:	b	186ac <__assert_fail@plt+0x6e60>
   18510:	ldr	r3, [fp, #-8]
   18514:	ldr	r3, [r3]
   18518:	cmp	r3, #0
   1851c:	beq	186a0 <__assert_fail@plt+0x6e54>
   18520:	ldr	r3, [fp, #-8]
   18524:	ldr	r3, [r3, #4]
   18528:	str	r3, [fp, #-12]
   1852c:	b	185bc <__assert_fail@plt+0x6d70>
   18530:	ldr	r3, [fp, #-12]
   18534:	ldr	r3, [r3]
   18538:	str	r3, [fp, #-16]
   1853c:	ldr	r1, [fp, #-16]
   18540:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18544:	bl	174d0 <__assert_fail@plt+0x5c84>
   18548:	str	r0, [fp, #-20]	; 0xffffffec
   1854c:	ldr	r3, [fp, #-12]
   18550:	ldr	r3, [r3, #4]
   18554:	str	r3, [fp, #-24]	; 0xffffffe8
   18558:	ldr	r3, [fp, #-20]	; 0xffffffec
   1855c:	ldr	r3, [r3]
   18560:	cmp	r3, #0
   18564:	beq	18588 <__assert_fail@plt+0x6d3c>
   18568:	ldr	r3, [fp, #-20]	; 0xffffffec
   1856c:	ldr	r2, [r3, #4]
   18570:	ldr	r3, [fp, #-12]
   18574:	str	r2, [r3, #4]
   18578:	ldr	r3, [fp, #-20]	; 0xffffffec
   1857c:	ldr	r2, [fp, #-12]
   18580:	str	r2, [r3, #4]
   18584:	b	185b4 <__assert_fail@plt+0x6d68>
   18588:	ldr	r3, [fp, #-20]	; 0xffffffec
   1858c:	ldr	r2, [fp, #-16]
   18590:	str	r2, [r3]
   18594:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18598:	ldr	r3, [r3, #12]
   1859c:	add	r2, r3, #1
   185a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   185a4:	str	r2, [r3, #12]
   185a8:	ldr	r1, [fp, #-12]
   185ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185b0:	bl	182c8 <__assert_fail@plt+0x6a7c>
   185b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   185b8:	str	r3, [fp, #-12]
   185bc:	ldr	r3, [fp, #-12]
   185c0:	cmp	r3, #0
   185c4:	bne	18530 <__assert_fail@plt+0x6ce4>
   185c8:	ldr	r3, [fp, #-8]
   185cc:	ldr	r3, [r3]
   185d0:	str	r3, [fp, #-16]
   185d4:	ldr	r3, [fp, #-8]
   185d8:	mov	r2, #0
   185dc:	str	r2, [r3, #4]
   185e0:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   185e4:	cmp	r3, #0
   185e8:	bne	1869c <__assert_fail@plt+0x6e50>
   185ec:	ldr	r1, [fp, #-16]
   185f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185f4:	bl	174d0 <__assert_fail@plt+0x5c84>
   185f8:	str	r0, [fp, #-20]	; 0xffffffec
   185fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   18600:	ldr	r3, [r3]
   18604:	cmp	r3, #0
   18608:	beq	18658 <__assert_fail@plt+0x6e0c>
   1860c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18610:	bl	1825c <__assert_fail@plt+0x6a10>
   18614:	str	r0, [fp, #-28]	; 0xffffffe4
   18618:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1861c:	cmp	r3, #0
   18620:	bne	1862c <__assert_fail@plt+0x6de0>
   18624:	mov	r3, #0
   18628:	b	186c4 <__assert_fail@plt+0x6e78>
   1862c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18630:	ldr	r2, [fp, #-16]
   18634:	str	r2, [r3]
   18638:	ldr	r3, [fp, #-20]	; 0xffffffec
   1863c:	ldr	r2, [r3, #4]
   18640:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18644:	str	r2, [r3, #4]
   18648:	ldr	r3, [fp, #-20]	; 0xffffffec
   1864c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18650:	str	r2, [r3, #4]
   18654:	b	18678 <__assert_fail@plt+0x6e2c>
   18658:	ldr	r3, [fp, #-20]	; 0xffffffec
   1865c:	ldr	r2, [fp, #-16]
   18660:	str	r2, [r3]
   18664:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18668:	ldr	r3, [r3, #12]
   1866c:	add	r2, r3, #1
   18670:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18674:	str	r2, [r3, #12]
   18678:	ldr	r3, [fp, #-8]
   1867c:	mov	r2, #0
   18680:	str	r2, [r3]
   18684:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18688:	ldr	r3, [r3, #12]
   1868c:	sub	r2, r3, #1
   18690:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18694:	str	r2, [r3, #12]
   18698:	b	186a0 <__assert_fail@plt+0x6e54>
   1869c:	nop	{0}
   186a0:	ldr	r3, [fp, #-8]
   186a4:	add	r3, r3, #8
   186a8:	str	r3, [fp, #-8]
   186ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   186b0:	ldr	r3, [r3, #4]
   186b4:	ldr	r2, [fp, #-8]
   186b8:	cmp	r2, r3
   186bc:	bcc	18510 <__assert_fail@plt+0x6cc4>
   186c0:	mov	r3, #1
   186c4:	mov	r0, r3
   186c8:	sub	sp, fp, #4
   186cc:	ldr	fp, [sp]
   186d0:	add	sp, sp, #4
   186d4:	pop	{pc}		; (ldr pc, [sp], #4)
   186d8:	str	fp, [sp, #-8]!
   186dc:	str	lr, [sp, #4]
   186e0:	add	fp, sp, #4
   186e4:	sub	sp, sp, #56	; 0x38
   186e8:	str	r0, [fp, #-56]	; 0xffffffc8
   186ec:	str	r1, [fp, #-60]	; 0xffffffc4
   186f0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   186f4:	ldr	r3, [r3, #20]
   186f8:	mov	r1, r3
   186fc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   18700:	bl	17d08 <__assert_fail@plt+0x64bc>
   18704:	str	r0, [fp, #-8]
   18708:	ldr	r3, [fp, #-8]
   1870c:	cmp	r3, #0
   18710:	bne	1871c <__assert_fail@plt+0x6ed0>
   18714:	mov	r3, #0
   18718:	b	188f8 <__assert_fail@plt+0x70ac>
   1871c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18720:	ldr	r3, [r3, #8]
   18724:	ldr	r2, [fp, #-8]
   18728:	cmp	r2, r3
   1872c:	bne	18738 <__assert_fail@plt+0x6eec>
   18730:	mov	r3, #1
   18734:	b	188f8 <__assert_fail@plt+0x70ac>
   18738:	sub	r3, fp, #52	; 0x34
   1873c:	str	r3, [fp, #-12]
   18740:	mov	r1, #8
   18744:	ldr	r0, [fp, #-8]
   18748:	bl	1dfa0 <lchmod@@Base+0x4dd0>
   1874c:	mov	r3, r0
   18750:	mov	r2, r3
   18754:	ldr	r3, [fp, #-12]
   18758:	str	r2, [r3]
   1875c:	ldr	r3, [fp, #-12]
   18760:	ldr	r3, [r3]
   18764:	cmp	r3, #0
   18768:	bne	18774 <__assert_fail@plt+0x6f28>
   1876c:	mov	r3, #0
   18770:	b	188f8 <__assert_fail@plt+0x70ac>
   18774:	ldr	r3, [fp, #-12]
   18778:	ldr	r2, [fp, #-8]
   1877c:	str	r2, [r3, #8]
   18780:	ldr	r3, [fp, #-12]
   18784:	ldr	r2, [r3]
   18788:	ldr	r3, [fp, #-8]
   1878c:	lsl	r3, r3, #3
   18790:	add	r2, r2, r3
   18794:	ldr	r3, [fp, #-12]
   18798:	str	r2, [r3, #4]
   1879c:	ldr	r3, [fp, #-12]
   187a0:	mov	r2, #0
   187a4:	str	r2, [r3, #12]
   187a8:	ldr	r3, [fp, #-12]
   187ac:	mov	r2, #0
   187b0:	str	r2, [r3, #16]
   187b4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   187b8:	ldr	r2, [r3, #20]
   187bc:	ldr	r3, [fp, #-12]
   187c0:	str	r2, [r3, #20]
   187c4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   187c8:	ldr	r2, [r3, #24]
   187cc:	ldr	r3, [fp, #-12]
   187d0:	str	r2, [r3, #24]
   187d4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   187d8:	ldr	r2, [r3, #28]
   187dc:	ldr	r3, [fp, #-12]
   187e0:	str	r2, [r3, #28]
   187e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   187e8:	ldr	r2, [r3, #32]
   187ec:	ldr	r3, [fp, #-12]
   187f0:	str	r2, [r3, #32]
   187f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   187f8:	ldr	r2, [r3, #36]	; 0x24
   187fc:	ldr	r3, [fp, #-12]
   18800:	str	r2, [r3, #36]	; 0x24
   18804:	mov	r2, #0
   18808:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1880c:	ldr	r0, [fp, #-12]
   18810:	bl	184e0 <__assert_fail@plt+0x6c94>
   18814:	mov	r3, r0
   18818:	cmp	r3, #0
   1881c:	beq	18888 <__assert_fail@plt+0x703c>
   18820:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18824:	ldr	r3, [r3]
   18828:	mov	r0, r3
   1882c:	bl	13d58 <__assert_fail@plt+0x250c>
   18830:	ldr	r3, [fp, #-12]
   18834:	ldr	r2, [r3]
   18838:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1883c:	str	r2, [r3]
   18840:	ldr	r3, [fp, #-12]
   18844:	ldr	r2, [r3, #4]
   18848:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1884c:	str	r2, [r3, #4]
   18850:	ldr	r3, [fp, #-12]
   18854:	ldr	r2, [r3, #8]
   18858:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1885c:	str	r2, [r3, #8]
   18860:	ldr	r3, [fp, #-12]
   18864:	ldr	r2, [r3, #12]
   18868:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1886c:	str	r2, [r3, #12]
   18870:	ldr	r3, [fp, #-12]
   18874:	ldr	r2, [r3, #36]	; 0x24
   18878:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1887c:	str	r2, [r3, #36]	; 0x24
   18880:	mov	r3, #1
   18884:	b	188f8 <__assert_fail@plt+0x70ac>
   18888:	ldr	r3, [fp, #-12]
   1888c:	ldr	r2, [r3, #36]	; 0x24
   18890:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18894:	str	r2, [r3, #36]	; 0x24
   18898:	mov	r2, #1
   1889c:	ldr	r1, [fp, #-12]
   188a0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   188a4:	bl	184e0 <__assert_fail@plt+0x6c94>
   188a8:	mov	r3, r0
   188ac:	eor	r3, r3, #1
   188b0:	uxtb	r3, r3
   188b4:	cmp	r3, #0
   188b8:	bne	188e0 <__assert_fail@plt+0x7094>
   188bc:	mov	r2, #0
   188c0:	ldr	r1, [fp, #-12]
   188c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   188c8:	bl	184e0 <__assert_fail@plt+0x6c94>
   188cc:	mov	r3, r0
   188d0:	eor	r3, r3, #1
   188d4:	uxtb	r3, r3
   188d8:	cmp	r3, #0
   188dc:	beq	188e4 <__assert_fail@plt+0x7098>
   188e0:	bl	117f8 <abort@plt>
   188e4:	ldr	r3, [fp, #-12]
   188e8:	ldr	r3, [r3]
   188ec:	mov	r0, r3
   188f0:	bl	13d58 <__assert_fail@plt+0x250c>
   188f4:	mov	r3, #0
   188f8:	mov	r0, r3
   188fc:	sub	sp, fp, #4
   18900:	ldr	fp, [sp]
   18904:	add	sp, sp, #4
   18908:	pop	{pc}		; (ldr pc, [sp], #4)
   1890c:	str	fp, [sp, #-8]!
   18910:	str	lr, [sp, #4]
   18914:	add	fp, sp, #4
   18918:	sub	sp, sp, #40	; 0x28
   1891c:	str	r0, [fp, #-32]	; 0xffffffe0
   18920:	str	r1, [fp, #-36]	; 0xffffffdc
   18924:	str	r2, [fp, #-40]	; 0xffffffd8
   18928:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1892c:	cmp	r3, #0
   18930:	bne	18938 <__assert_fail@plt+0x70ec>
   18934:	bl	117f8 <abort@plt>
   18938:	sub	r2, fp, #24
   1893c:	mov	r3, #0
   18940:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18944:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18948:	bl	18314 <__assert_fail@plt+0x6ac8>
   1894c:	str	r0, [fp, #-8]
   18950:	ldr	r3, [fp, #-8]
   18954:	cmp	r3, #0
   18958:	beq	1897c <__assert_fail@plt+0x7130>
   1895c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18960:	cmp	r3, #0
   18964:	beq	18974 <__assert_fail@plt+0x7128>
   18968:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1896c:	ldr	r2, [fp, #-8]
   18970:	str	r2, [r3]
   18974:	mov	r3, #0
   18978:	b	18b80 <__assert_fail@plt+0x7334>
   1897c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18980:	ldr	r3, [r3, #12]
   18984:	vmov	s15, r3
   18988:	vcvt.f32.u32	s14, s15
   1898c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18990:	ldr	r3, [r3, #20]
   18994:	vldr	s13, [r3, #8]
   18998:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1899c:	ldr	r3, [r3, #8]
   189a0:	vmov	s15, r3
   189a4:	vcvt.f32.u32	s15, s15
   189a8:	vmul.f32	s15, s13, s15
   189ac:	vcmpe.f32	s14, s15
   189b0:	vmrs	APSR_nzcv, fpscr
   189b4:	ble	18ad4 <__assert_fail@plt+0x7288>
   189b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   189bc:	bl	17bc8 <__assert_fail@plt+0x637c>
   189c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   189c4:	ldr	r3, [r3, #12]
   189c8:	vmov	s15, r3
   189cc:	vcvt.f32.u32	s14, s15
   189d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   189d4:	ldr	r3, [r3, #20]
   189d8:	vldr	s13, [r3, #8]
   189dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   189e0:	ldr	r3, [r3, #8]
   189e4:	vmov	s15, r3
   189e8:	vcvt.f32.u32	s15, s15
   189ec:	vmul.f32	s15, s13, s15
   189f0:	vcmpe.f32	s14, s15
   189f4:	vmrs	APSR_nzcv, fpscr
   189f8:	ble	18ad4 <__assert_fail@plt+0x7288>
   189fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18a00:	ldr	r3, [r3, #20]
   18a04:	str	r3, [fp, #-12]
   18a08:	ldr	r3, [fp, #-12]
   18a0c:	ldrb	r3, [r3, #16]
   18a10:	cmp	r3, #0
   18a14:	beq	18a38 <__assert_fail@plt+0x71ec>
   18a18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18a1c:	ldr	r3, [r3, #8]
   18a20:	vmov	s15, r3
   18a24:	vcvt.f32.u32	s14, s15
   18a28:	ldr	r3, [fp, #-12]
   18a2c:	vldr	s15, [r3, #12]
   18a30:	vmul.f32	s15, s14, s15
   18a34:	b	18a60 <__assert_fail@plt+0x7214>
   18a38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18a3c:	ldr	r3, [r3, #8]
   18a40:	vmov	s15, r3
   18a44:	vcvt.f32.u32	s14, s15
   18a48:	ldr	r3, [fp, #-12]
   18a4c:	vldr	s15, [r3, #12]
   18a50:	vmul.f32	s14, s14, s15
   18a54:	ldr	r3, [fp, #-12]
   18a58:	vldr	s15, [r3, #8]
   18a5c:	vmul.f32	s15, s14, s15
   18a60:	vstr	s15, [fp, #-16]
   18a64:	vldr	s15, [fp, #-16]
   18a68:	vldr	s14, [pc, #292]	; 18b94 <__assert_fail@plt+0x7348>
   18a6c:	vcmpe.f32	s15, s14
   18a70:	vmrs	APSR_nzcv, fpscr
   18a74:	blt	18a80 <__assert_fail@plt+0x7234>
   18a78:	mvn	r3, #0
   18a7c:	b	18b80 <__assert_fail@plt+0x7334>
   18a80:	vldr	s15, [fp, #-16]
   18a84:	vcvt.u32.f32	s15, s15
   18a88:	vmov	r1, s15
   18a8c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18a90:	bl	186d8 <__assert_fail@plt+0x6e8c>
   18a94:	mov	r3, r0
   18a98:	eor	r3, r3, #1
   18a9c:	uxtb	r3, r3
   18aa0:	cmp	r3, #0
   18aa4:	beq	18ab0 <__assert_fail@plt+0x7264>
   18aa8:	mvn	r3, #0
   18aac:	b	18b80 <__assert_fail@plt+0x7334>
   18ab0:	sub	r2, fp, #24
   18ab4:	mov	r3, #0
   18ab8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18abc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18ac0:	bl	18314 <__assert_fail@plt+0x6ac8>
   18ac4:	mov	r3, r0
   18ac8:	cmp	r3, #0
   18acc:	beq	18ad4 <__assert_fail@plt+0x7288>
   18ad0:	bl	117f8 <abort@plt>
   18ad4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18ad8:	ldr	r3, [r3]
   18adc:	cmp	r3, #0
   18ae0:	beq	18b48 <__assert_fail@plt+0x72fc>
   18ae4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18ae8:	bl	1825c <__assert_fail@plt+0x6a10>
   18aec:	str	r0, [fp, #-20]	; 0xffffffec
   18af0:	ldr	r3, [fp, #-20]	; 0xffffffec
   18af4:	cmp	r3, #0
   18af8:	bne	18b04 <__assert_fail@plt+0x72b8>
   18afc:	mvn	r3, #0
   18b00:	b	18b80 <__assert_fail@plt+0x7334>
   18b04:	ldr	r3, [fp, #-20]	; 0xffffffec
   18b08:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18b0c:	str	r2, [r3]
   18b10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18b14:	ldr	r2, [r3, #4]
   18b18:	ldr	r3, [fp, #-20]	; 0xffffffec
   18b1c:	str	r2, [r3, #4]
   18b20:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18b24:	ldr	r2, [fp, #-20]	; 0xffffffec
   18b28:	str	r2, [r3, #4]
   18b2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18b30:	ldr	r3, [r3, #16]
   18b34:	add	r2, r3, #1
   18b38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18b3c:	str	r2, [r3, #16]
   18b40:	mov	r3, #1
   18b44:	b	18b80 <__assert_fail@plt+0x7334>
   18b48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18b4c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18b50:	str	r2, [r3]
   18b54:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18b58:	ldr	r3, [r3, #16]
   18b5c:	add	r2, r3, #1
   18b60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18b64:	str	r2, [r3, #16]
   18b68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18b6c:	ldr	r3, [r3, #12]
   18b70:	add	r2, r3, #1
   18b74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18b78:	str	r2, [r3, #12]
   18b7c:	mov	r3, #1
   18b80:	mov	r0, r3
   18b84:	sub	sp, fp, #4
   18b88:	ldr	fp, [sp]
   18b8c:	add	sp, sp, #4
   18b90:	pop	{pc}		; (ldr pc, [sp], #4)
   18b94:	svcmi	0x00800000
   18b98:	str	fp, [sp, #-8]!
   18b9c:	str	lr, [sp, #4]
   18ba0:	add	fp, sp, #4
   18ba4:	sub	sp, sp, #16
   18ba8:	str	r0, [fp, #-16]
   18bac:	str	r1, [fp, #-20]	; 0xffffffec
   18bb0:	sub	r3, fp, #12
   18bb4:	mov	r2, r3
   18bb8:	ldr	r1, [fp, #-20]	; 0xffffffec
   18bbc:	ldr	r0, [fp, #-16]
   18bc0:	bl	1890c <__assert_fail@plt+0x70c0>
   18bc4:	str	r0, [fp, #-8]
   18bc8:	ldr	r3, [fp, #-8]
   18bcc:	cmn	r3, #1
   18bd0:	beq	18bf0 <__assert_fail@plt+0x73a4>
   18bd4:	ldr	r3, [fp, #-8]
   18bd8:	cmp	r3, #0
   18bdc:	bne	18be8 <__assert_fail@plt+0x739c>
   18be0:	ldr	r3, [fp, #-12]
   18be4:	b	18bf4 <__assert_fail@plt+0x73a8>
   18be8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bec:	b	18bf4 <__assert_fail@plt+0x73a8>
   18bf0:	mov	r3, #0
   18bf4:	mov	r0, r3
   18bf8:	sub	sp, fp, #4
   18bfc:	ldr	fp, [sp]
   18c00:	add	sp, sp, #4
   18c04:	pop	{pc}		; (ldr pc, [sp], #4)
   18c08:	str	fp, [sp, #-8]!
   18c0c:	str	lr, [sp, #4]
   18c10:	add	fp, sp, #4
   18c14:	sub	sp, sp, #32
   18c18:	str	r0, [fp, #-32]	; 0xffffffe0
   18c1c:	str	r1, [fp, #-36]	; 0xffffffdc
   18c20:	sub	r2, fp, #28
   18c24:	mov	r3, #1
   18c28:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18c2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18c30:	bl	18314 <__assert_fail@plt+0x6ac8>
   18c34:	str	r0, [fp, #-12]
   18c38:	ldr	r3, [fp, #-12]
   18c3c:	cmp	r3, #0
   18c40:	bne	18c4c <__assert_fail@plt+0x7400>
   18c44:	mov	r3, #0
   18c48:	b	18ddc <__assert_fail@plt+0x7590>
   18c4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c50:	ldr	r3, [r3, #16]
   18c54:	sub	r2, r3, #1
   18c58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c5c:	str	r2, [r3, #16]
   18c60:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18c64:	ldr	r3, [r3]
   18c68:	cmp	r3, #0
   18c6c:	bne	18dd8 <__assert_fail@plt+0x758c>
   18c70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c74:	ldr	r3, [r3, #12]
   18c78:	sub	r2, r3, #1
   18c7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c80:	str	r2, [r3, #12]
   18c84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c88:	ldr	r3, [r3, #12]
   18c8c:	vmov	s15, r3
   18c90:	vcvt.f32.u32	s14, s15
   18c94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c98:	ldr	r3, [r3, #20]
   18c9c:	vldr	s13, [r3]
   18ca0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ca4:	ldr	r3, [r3, #8]
   18ca8:	vmov	s15, r3
   18cac:	vcvt.f32.u32	s15, s15
   18cb0:	vmul.f32	s15, s13, s15
   18cb4:	vcmpe.f32	s14, s15
   18cb8:	vmrs	APSR_nzcv, fpscr
   18cbc:	bpl	18dd8 <__assert_fail@plt+0x758c>
   18cc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18cc4:	bl	17bc8 <__assert_fail@plt+0x637c>
   18cc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ccc:	ldr	r3, [r3, #12]
   18cd0:	vmov	s15, r3
   18cd4:	vcvt.f32.u32	s14, s15
   18cd8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18cdc:	ldr	r3, [r3, #20]
   18ce0:	vldr	s13, [r3]
   18ce4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ce8:	ldr	r3, [r3, #8]
   18cec:	vmov	s15, r3
   18cf0:	vcvt.f32.u32	s15, s15
   18cf4:	vmul.f32	s15, s13, s15
   18cf8:	vcmpe.f32	s14, s15
   18cfc:	vmrs	APSR_nzcv, fpscr
   18d00:	bpl	18dd8 <__assert_fail@plt+0x758c>
   18d04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d08:	ldr	r3, [r3, #20]
   18d0c:	str	r3, [fp, #-16]
   18d10:	ldr	r3, [fp, #-16]
   18d14:	ldrb	r3, [r3, #16]
   18d18:	cmp	r3, #0
   18d1c:	beq	18d44 <__assert_fail@plt+0x74f8>
   18d20:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d24:	ldr	r3, [r3, #8]
   18d28:	vmov	s15, r3
   18d2c:	vcvt.f32.u32	s14, s15
   18d30:	ldr	r3, [fp, #-16]
   18d34:	vldr	s15, [r3, #4]
   18d38:	vmul.f32	s15, s14, s15
   18d3c:	vcvt.u32.f32	s15, s15
   18d40:	b	18d70 <__assert_fail@plt+0x7524>
   18d44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d48:	ldr	r3, [r3, #8]
   18d4c:	vmov	s15, r3
   18d50:	vcvt.f32.u32	s14, s15
   18d54:	ldr	r3, [fp, #-16]
   18d58:	vldr	s15, [r3, #4]
   18d5c:	vmul.f32	s14, s14, s15
   18d60:	ldr	r3, [fp, #-16]
   18d64:	vldr	s15, [r3, #8]
   18d68:	vmul.f32	s15, s14, s15
   18d6c:	vcvt.u32.f32	s15, s15
   18d70:	vstr	s15, [fp, #-20]	; 0xffffffec
   18d74:	ldr	r1, [fp, #-20]	; 0xffffffec
   18d78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18d7c:	bl	186d8 <__assert_fail@plt+0x6e8c>
   18d80:	mov	r3, r0
   18d84:	eor	r3, r3, #1
   18d88:	uxtb	r3, r3
   18d8c:	cmp	r3, #0
   18d90:	beq	18dd8 <__assert_fail@plt+0x758c>
   18d94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d98:	ldr	r3, [r3, #36]	; 0x24
   18d9c:	str	r3, [fp, #-8]
   18da0:	b	18dc0 <__assert_fail@plt+0x7574>
   18da4:	ldr	r3, [fp, #-8]
   18da8:	ldr	r3, [r3, #4]
   18dac:	str	r3, [fp, #-24]	; 0xffffffe8
   18db0:	ldr	r0, [fp, #-8]
   18db4:	bl	13d58 <__assert_fail@plt+0x250c>
   18db8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18dbc:	str	r3, [fp, #-8]
   18dc0:	ldr	r3, [fp, #-8]
   18dc4:	cmp	r3, #0
   18dc8:	bne	18da4 <__assert_fail@plt+0x7558>
   18dcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18dd0:	mov	r2, #0
   18dd4:	str	r2, [r3, #36]	; 0x24
   18dd8:	ldr	r3, [fp, #-12]
   18ddc:	mov	r0, r3
   18de0:	sub	sp, fp, #4
   18de4:	ldr	fp, [sp]
   18de8:	add	sp, sp, #4
   18dec:	pop	{pc}		; (ldr pc, [sp], #4)
   18df0:	str	fp, [sp, #-8]!
   18df4:	str	lr, [sp, #4]
   18df8:	add	fp, sp, #4
   18dfc:	sub	sp, sp, #8
   18e00:	str	r0, [fp, #-8]
   18e04:	str	r1, [fp, #-12]
   18e08:	ldr	r1, [fp, #-12]
   18e0c:	ldr	r0, [fp, #-8]
   18e10:	bl	18c08 <__assert_fail@plt+0x73bc>
   18e14:	mov	r3, r0
   18e18:	mov	r0, r3
   18e1c:	sub	sp, fp, #4
   18e20:	ldr	fp, [sp]
   18e24:	add	sp, sp, #4
   18e28:	pop	{pc}		; (ldr pc, [sp], #4)
   18e2c:	strd	r4, [sp, #-16]!
   18e30:	str	fp, [sp, #8]
   18e34:	str	lr, [sp, #12]
   18e38:	add	fp, sp, #12
   18e3c:	sub	sp, sp, #16
   18e40:	str	r0, [fp, #-24]	; 0xffffffe8
   18e44:	str	r1, [fp, #-28]	; 0xffffffe4
   18e48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18e4c:	str	r3, [fp, #-16]
   18e50:	ldr	r3, [fp, #-16]
   18e54:	ldr	r3, [r3]
   18e58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18e5c:	mov	r0, r3
   18e60:	bl	1f0b4 <lchmod@@Base+0x5ee4>
   18e64:	str	r0, [fp, #-20]	; 0xffffffec
   18e68:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e6c:	mov	r0, r3
   18e70:	mov	r1, #0
   18e74:	ldr	r3, [fp, #-16]
   18e78:	ldrd	r2, [r3, #8]
   18e7c:	eor	r4, r0, r2
   18e80:	eor	r5, r1, r3
   18e84:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18e88:	mov	r2, r3
   18e8c:	mov	r3, #0
   18e90:	mov	r0, r4
   18e94:	mov	r1, r5
   18e98:	bl	1fc1c <lchmod@@Base+0x6a4c>
   18e9c:	mov	r3, r2
   18ea0:	mov	r0, r3
   18ea4:	sub	sp, fp, #12
   18ea8:	ldrd	r4, [sp]
   18eac:	ldr	fp, [sp, #8]
   18eb0:	add	sp, sp, #12
   18eb4:	pop	{pc}		; (ldr pc, [sp], #4)
   18eb8:	str	fp, [sp, #-8]!
   18ebc:	str	lr, [sp, #4]
   18ec0:	add	fp, sp, #4
   18ec4:	sub	sp, sp, #16
   18ec8:	str	r0, [fp, #-16]
   18ecc:	str	r1, [fp, #-20]	; 0xffffffec
   18ed0:	ldr	r3, [fp, #-16]
   18ed4:	str	r3, [fp, #-8]
   18ed8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18edc:	str	r3, [fp, #-12]
   18ee0:	ldr	r3, [fp, #-8]
   18ee4:	ldrd	r0, [r3, #8]
   18ee8:	ldr	r3, [fp, #-12]
   18eec:	ldrd	r2, [r3, #8]
   18ef0:	cmp	r1, r3
   18ef4:	cmpeq	r0, r2
   18ef8:	bne	18f48 <__assert_fail@plt+0x76fc>
   18efc:	ldr	r3, [fp, #-8]
   18f00:	ldrd	r0, [r3, #16]
   18f04:	ldr	r3, [fp, #-12]
   18f08:	ldrd	r2, [r3, #16]
   18f0c:	cmp	r1, r3
   18f10:	cmpeq	r0, r2
   18f14:	bne	18f48 <__assert_fail@plt+0x76fc>
   18f18:	ldr	r3, [fp, #-8]
   18f1c:	ldr	r2, [r3]
   18f20:	ldr	r3, [fp, #-12]
   18f24:	ldr	r3, [r3]
   18f28:	mov	r1, r3
   18f2c:	mov	r0, r2
   18f30:	bl	11468 <strcmp@plt>
   18f34:	mov	r3, r0
   18f38:	cmp	r3, #0
   18f3c:	bne	18f48 <__assert_fail@plt+0x76fc>
   18f40:	mov	r3, #1
   18f44:	b	18f4c <__assert_fail@plt+0x7700>
   18f48:	mov	r3, #0
   18f4c:	and	r3, r3, #1
   18f50:	uxtb	r3, r3
   18f54:	mov	r0, r3
   18f58:	sub	sp, fp, #4
   18f5c:	ldr	fp, [sp]
   18f60:	add	sp, sp, #4
   18f64:	pop	{pc}		; (ldr pc, [sp], #4)
   18f68:	str	fp, [sp, #-8]!
   18f6c:	str	lr, [sp, #4]
   18f70:	add	fp, sp, #4
   18f74:	sub	sp, sp, #16
   18f78:	str	r0, [fp, #-16]
   18f7c:	ldr	r3, [fp, #-16]
   18f80:	str	r3, [fp, #-8]
   18f84:	ldr	r3, [fp, #-8]
   18f88:	ldr	r3, [r3]
   18f8c:	mov	r0, r3
   18f90:	bl	13d58 <__assert_fail@plt+0x250c>
   18f94:	ldr	r0, [fp, #-8]
   18f98:	bl	13d58 <__assert_fail@plt+0x250c>
   18f9c:	nop	{0}
   18fa0:	sub	sp, fp, #4
   18fa4:	ldr	fp, [sp]
   18fa8:	add	sp, sp, #4
   18fac:	pop	{pc}		; (ldr pc, [sp], #4)
   18fb0:	push	{fp}		; (str fp, [sp, #-4]!)
   18fb4:	add	fp, sp, #0
   18fb8:	sub	sp, sp, #20
   18fbc:	str	r0, [fp, #-16]
   18fc0:	str	r1, [fp, #-20]	; 0xffffffec
   18fc4:	ldr	r3, [fp, #-16]
   18fc8:	mov	r2, #1
   18fcc:	strb	r2, [r3, #28]
   18fd0:	ldr	r3, [fp, #-16]
   18fd4:	mov	r2, #0
   18fd8:	str	r2, [r3, #20]
   18fdc:	ldr	r3, [fp, #-16]
   18fe0:	mov	r2, #0
   18fe4:	str	r2, [r3, #24]
   18fe8:	mov	r3, #0
   18fec:	str	r3, [fp, #-8]
   18ff0:	b	19010 <__assert_fail@plt+0x77c4>
   18ff4:	ldr	r3, [fp, #-16]
   18ff8:	ldr	r2, [fp, #-8]
   18ffc:	ldr	r1, [fp, #-20]	; 0xffffffec
   19000:	str	r1, [r3, r2, lsl #2]
   19004:	ldr	r3, [fp, #-8]
   19008:	add	r3, r3, #1
   1900c:	str	r3, [fp, #-8]
   19010:	ldr	r3, [fp, #-8]
   19014:	cmp	r3, #3
   19018:	ble	18ff4 <__assert_fail@plt+0x77a8>
   1901c:	ldr	r3, [fp, #-16]
   19020:	ldr	r2, [fp, #-20]	; 0xffffffec
   19024:	str	r2, [r3, #16]
   19028:	nop	{0}
   1902c:	add	sp, fp, #0
   19030:	pop	{fp}		; (ldr fp, [sp], #4)
   19034:	bx	lr
   19038:	push	{fp}		; (str fp, [sp, #-4]!)
   1903c:	add	fp, sp, #0
   19040:	sub	sp, sp, #12
   19044:	str	r0, [fp, #-8]
   19048:	ldr	r3, [fp, #-8]
   1904c:	ldrb	r3, [r3, #28]
   19050:	mov	r0, r3
   19054:	add	sp, fp, #0
   19058:	pop	{fp}		; (ldr fp, [sp], #4)
   1905c:	bx	lr
   19060:	push	{fp}		; (str fp, [sp, #-4]!)
   19064:	add	fp, sp, #0
   19068:	sub	sp, sp, #20
   1906c:	str	r0, [fp, #-16]
   19070:	str	r1, [fp, #-20]	; 0xffffffec
   19074:	ldr	r3, [fp, #-16]
   19078:	ldr	r3, [r3, #20]
   1907c:	ldr	r2, [fp, #-16]
   19080:	ldrb	r2, [r2, #28]
   19084:	eor	r2, r2, #1
   19088:	uxtb	r2, r2
   1908c:	add	r3, r3, r2
   19090:	and	r3, r3, #3
   19094:	str	r3, [fp, #-8]
   19098:	ldr	r3, [fp, #-16]
   1909c:	ldr	r2, [fp, #-8]
   190a0:	ldr	r3, [r3, r2, lsl #2]
   190a4:	str	r3, [fp, #-12]
   190a8:	ldr	r3, [fp, #-16]
   190ac:	ldr	r2, [fp, #-8]
   190b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   190b4:	str	r1, [r3, r2, lsl #2]
   190b8:	ldr	r3, [fp, #-16]
   190bc:	ldr	r2, [fp, #-8]
   190c0:	str	r2, [r3, #20]
   190c4:	ldr	r3, [fp, #-16]
   190c8:	ldr	r3, [r3, #24]
   190cc:	ldr	r2, [fp, #-8]
   190d0:	cmp	r2, r3
   190d4:	bne	19100 <__assert_fail@plt+0x78b4>
   190d8:	ldr	r3, [fp, #-16]
   190dc:	ldr	r3, [r3, #24]
   190e0:	ldr	r2, [fp, #-16]
   190e4:	ldrb	r2, [r2, #28]
   190e8:	eor	r2, r2, #1
   190ec:	uxtb	r2, r2
   190f0:	add	r3, r3, r2
   190f4:	and	r2, r3, #3
   190f8:	ldr	r3, [fp, #-16]
   190fc:	str	r2, [r3, #24]
   19100:	ldr	r3, [fp, #-16]
   19104:	mov	r2, #0
   19108:	strb	r2, [r3, #28]
   1910c:	ldr	r3, [fp, #-12]
   19110:	mov	r0, r3
   19114:	add	sp, fp, #0
   19118:	pop	{fp}		; (ldr fp, [sp], #4)
   1911c:	bx	lr
   19120:	str	fp, [sp, #-8]!
   19124:	str	lr, [sp, #4]
   19128:	add	fp, sp, #4
   1912c:	sub	sp, sp, #16
   19130:	str	r0, [fp, #-16]
   19134:	ldr	r0, [fp, #-16]
   19138:	bl	19038 <__assert_fail@plt+0x77ec>
   1913c:	mov	r3, r0
   19140:	cmp	r3, #0
   19144:	beq	1914c <__assert_fail@plt+0x7900>
   19148:	bl	117f8 <abort@plt>
   1914c:	ldr	r3, [fp, #-16]
   19150:	ldr	r2, [r3, #20]
   19154:	ldr	r3, [fp, #-16]
   19158:	ldr	r3, [r3, r2, lsl #2]
   1915c:	str	r3, [fp, #-8]
   19160:	ldr	r3, [fp, #-16]
   19164:	ldr	r2, [r3, #20]
   19168:	ldr	r3, [fp, #-16]
   1916c:	ldr	r1, [r3, #16]
   19170:	ldr	r3, [fp, #-16]
   19174:	str	r1, [r3, r2, lsl #2]
   19178:	ldr	r3, [fp, #-16]
   1917c:	ldr	r2, [r3, #20]
   19180:	ldr	r3, [fp, #-16]
   19184:	ldr	r3, [r3, #24]
   19188:	cmp	r2, r3
   1918c:	bne	191a0 <__assert_fail@plt+0x7954>
   19190:	ldr	r3, [fp, #-16]
   19194:	mov	r2, #1
   19198:	strb	r2, [r3, #28]
   1919c:	b	191b8 <__assert_fail@plt+0x796c>
   191a0:	ldr	r3, [fp, #-16]
   191a4:	ldr	r3, [r3, #20]
   191a8:	add	r3, r3, #3
   191ac:	and	r2, r3, #3
   191b0:	ldr	r3, [fp, #-16]
   191b4:	str	r2, [r3, #20]
   191b8:	ldr	r3, [fp, #-8]
   191bc:	mov	r0, r3
   191c0:	sub	sp, fp, #4
   191c4:	ldr	fp, [sp]
   191c8:	add	sp, sp, #4
   191cc:	pop	{pc}		; (ldr pc, [sp], #4)

000191d0 <lchmod@@Base>:
   191d0:	str	fp, [sp, #-8]!
   191d4:	str	lr, [sp, #4]
   191d8:	add	fp, sp, #4
   191dc:	sub	sp, sp, #160	; 0xa0
   191e0:	str	r0, [fp, #-160]	; 0xffffff60
   191e4:	str	r1, [fp, #-164]	; 0xffffff5c
   191e8:	mov	r1, #2654208	; 0x288000
   191ec:	ldr	r0, [fp, #-160]	; 0xffffff60
   191f0:	bl	115dc <open64@plt>
   191f4:	str	r0, [fp, #-8]
   191f8:	ldr	r3, [fp, #-8]
   191fc:	cmp	r3, #0
   19200:	bge	1920c <lchmod@@Base+0x3c>
   19204:	ldr	r3, [fp, #-8]
   19208:	b	1931c <lchmod@@Base+0x14c>
   1920c:	sub	r2, fp, #124	; 0x7c
   19210:	mov	r3, #4096	; 0x1000
   19214:	movw	r1, #1260	; 0x4ec
   19218:	movt	r1, #2
   1921c:	ldr	r0, [fp, #-8]
   19220:	bl	1fe3c <lchmod@@Base+0x6c6c>
   19224:	mov	r3, r0
   19228:	cmp	r3, #0
   1922c:	beq	19260 <lchmod@@Base+0x90>
   19230:	bl	116c0 <__errno_location@plt>
   19234:	mov	r3, r0
   19238:	ldr	r3, [r3]
   1923c:	str	r3, [fp, #-12]
   19240:	ldr	r0, [fp, #-8]
   19244:	bl	11804 <close@plt>
   19248:	bl	116c0 <__errno_location@plt>
   1924c:	mov	r2, r0
   19250:	ldr	r3, [fp, #-12]
   19254:	str	r3, [r2]
   19258:	mvn	r3, #0
   1925c:	b	1931c <lchmod@@Base+0x14c>
   19260:	ldr	r3, [fp, #-108]	; 0xffffff94
   19264:	and	r3, r3, #61440	; 0xf000
   19268:	cmp	r3, #40960	; 0xa000
   1926c:	bne	19290 <lchmod@@Base+0xc0>
   19270:	ldr	r0, [fp, #-8]
   19274:	bl	11804 <close@plt>
   19278:	bl	116c0 <__errno_location@plt>
   1927c:	mov	r2, r0
   19280:	mov	r3, #95	; 0x5f
   19284:	str	r3, [r2]
   19288:	mvn	r3, #0
   1928c:	b	1931c <lchmod@@Base+0x14c>
   19290:	sub	r3, fp, #152	; 0x98
   19294:	ldr	r2, [fp, #-8]
   19298:	movw	r1, #1264	; 0x4f0
   1929c:	movt	r1, #2
   192a0:	mov	r0, r3
   192a4:	bl	11744 <sprintf@plt>
   192a8:	sub	r3, fp, #152	; 0x98
   192ac:	ldr	r1, [fp, #-164]	; 0xffffff5c
   192b0:	mov	r0, r3
   192b4:	bl	117d4 <chmod@plt>
   192b8:	str	r0, [fp, #-16]
   192bc:	bl	116c0 <__errno_location@plt>
   192c0:	mov	r3, r0
   192c4:	ldr	r3, [r3]
   192c8:	str	r3, [fp, #-20]	; 0xffffffec
   192cc:	ldr	r0, [fp, #-8]
   192d0:	bl	11804 <close@plt>
   192d4:	ldr	r3, [fp, #-16]
   192d8:	cmp	r3, #0
   192dc:	bne	192e8 <lchmod@@Base+0x118>
   192e0:	ldr	r3, [fp, #-16]
   192e4:	b	1931c <lchmod@@Base+0x14c>
   192e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   192ec:	cmp	r3, #2
   192f0:	beq	1930c <lchmod@@Base+0x13c>
   192f4:	bl	116c0 <__errno_location@plt>
   192f8:	mov	r2, r0
   192fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   19300:	str	r3, [r2]
   19304:	ldr	r3, [fp, #-16]
   19308:	b	1931c <lchmod@@Base+0x14c>
   1930c:	ldr	r1, [fp, #-164]	; 0xffffff5c
   19310:	ldr	r0, [fp, #-160]	; 0xffffff60
   19314:	bl	117d4 <chmod@plt>
   19318:	mov	r3, r0
   1931c:	mov	r0, r3
   19320:	sub	sp, fp, #4
   19324:	ldr	fp, [sp]
   19328:	add	sp, sp, #4
   1932c:	pop	{pc}		; (ldr pc, [sp], #4)
   19330:	push	{fp}		; (str fp, [sp, #-4]!)
   19334:	add	fp, sp, #0
   19338:	sub	sp, sp, #12
   1933c:	str	r0, [fp, #-8]
   19340:	ldr	r3, [fp, #-8]
   19344:	mov	r0, r3
   19348:	add	sp, fp, #0
   1934c:	pop	{fp}		; (ldr fp, [sp], #4)
   19350:	bx	lr
   19354:	str	fp, [sp, #-8]!
   19358:	str	lr, [sp, #4]
   1935c:	add	fp, sp, #4
   19360:	sub	sp, sp, #16
   19364:	str	r0, [fp, #-16]
   19368:	str	r1, [fp, #-20]	; 0xffffffec
   1936c:	mov	r0, #32
   19370:	bl	1d5bc <lchmod@@Base+0x43ec>
   19374:	mov	r3, r0
   19378:	str	r3, [fp, #-8]
   1937c:	ldr	r3, [fp, #-8]
   19380:	mov	r2, #61	; 0x3d
   19384:	strb	r2, [r3]
   19388:	ldr	r3, [fp, #-8]
   1938c:	mov	r2, #1
   19390:	strb	r2, [r3, #1]
   19394:	ldr	r3, [fp, #-8]
   19398:	movw	r2, #4095	; 0xfff
   1939c:	str	r2, [r3, #4]
   193a0:	ldr	r3, [fp, #-8]
   193a4:	ldr	r2, [fp, #-16]
   193a8:	str	r2, [r3, #8]
   193ac:	ldr	r3, [fp, #-8]
   193b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   193b4:	str	r2, [r3, #12]
   193b8:	ldr	r3, [fp, #-8]
   193bc:	add	r3, r3, #16
   193c0:	mov	r2, #0
   193c4:	strb	r2, [r3, #1]
   193c8:	ldr	r3, [fp, #-8]
   193cc:	mov	r0, r3
   193d0:	sub	sp, fp, #4
   193d4:	ldr	fp, [sp]
   193d8:	add	sp, sp, #4
   193dc:	pop	{pc}		; (ldr pc, [sp], #4)
   193e0:	str	fp, [sp, #-8]!
   193e4:	str	lr, [sp, #4]
   193e8:	add	fp, sp, #4
   193ec:	sub	sp, sp, #64	; 0x40
   193f0:	str	r0, [fp, #-64]	; 0xffffffc0
   193f4:	mov	r3, #0
   193f8:	str	r3, [fp, #-8]
   193fc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19400:	ldrb	r3, [r3]
   19404:	cmp	r3, #47	; 0x2f
   19408:	bls	194ec <lchmod@@Base+0x31c>
   1940c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19410:	ldrb	r3, [r3]
   19414:	cmp	r3, #55	; 0x37
   19418:	bhi	194ec <lchmod@@Base+0x31c>
   1941c:	mov	r3, #0
   19420:	str	r3, [fp, #-16]
   19424:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19428:	str	r3, [fp, #-12]
   1942c:	ldr	r3, [fp, #-16]
   19430:	lsl	r2, r3, #3
   19434:	ldr	r3, [fp, #-12]
   19438:	add	r1, r3, #1
   1943c:	str	r1, [fp, #-12]
   19440:	ldrb	r3, [r3]
   19444:	add	r3, r2, r3
   19448:	sub	r3, r3, #48	; 0x30
   1944c:	str	r3, [fp, #-16]
   19450:	ldr	r3, [fp, #-16]
   19454:	cmp	r3, #4096	; 0x1000
   19458:	bcc	19464 <lchmod@@Base+0x294>
   1945c:	mov	r3, #0
   19460:	b	199d4 <lchmod@@Base+0x804>
   19464:	ldr	r3, [fp, #-12]
   19468:	ldrb	r3, [r3]
   1946c:	cmp	r3, #47	; 0x2f
   19470:	bls	19484 <lchmod@@Base+0x2b4>
   19474:	ldr	r3, [fp, #-12]
   19478:	ldrb	r3, [r3]
   1947c:	cmp	r3, #55	; 0x37
   19480:	bls	1942c <lchmod@@Base+0x25c>
   19484:	ldr	r3, [fp, #-12]
   19488:	ldrb	r3, [r3]
   1948c:	cmp	r3, #0
   19490:	beq	1949c <lchmod@@Base+0x2cc>
   19494:	mov	r3, #0
   19498:	b	199d4 <lchmod@@Base+0x804>
   1949c:	ldr	r0, [fp, #-16]
   194a0:	bl	19330 <lchmod@@Base+0x160>
   194a4:	str	r0, [fp, #-44]	; 0xffffffd4
   194a8:	ldr	r2, [fp, #-12]
   194ac:	ldr	r3, [fp, #-64]	; 0xffffffc0
   194b0:	sub	r3, r2, r3
   194b4:	cmp	r3, #4
   194b8:	bgt	194d0 <lchmod@@Base+0x300>
   194bc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   194c0:	and	r3, r3, #3072	; 0xc00
   194c4:	mvn	r3, r3, lsr #10
   194c8:	mvn	r3, r3, lsl #10
   194cc:	b	194d4 <lchmod@@Base+0x304>
   194d0:	movw	r3, #4095	; 0xfff
   194d4:	str	r3, [fp, #-48]	; 0xffffffd0
   194d8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   194dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   194e0:	bl	19354 <lchmod@@Base+0x184>
   194e4:	mov	r3, r0
   194e8:	b	199d4 <lchmod@@Base+0x804>
   194ec:	mov	r3, #1
   194f0:	str	r3, [fp, #-20]	; 0xffffffec
   194f4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   194f8:	str	r3, [fp, #-12]
   194fc:	b	19558 <lchmod@@Base+0x388>
   19500:	ldr	r3, [fp, #-12]
   19504:	ldrb	r3, [r3]
   19508:	cmp	r3, #61	; 0x3d
   1950c:	beq	19530 <lchmod@@Base+0x360>
   19510:	ldr	r3, [fp, #-12]
   19514:	ldrb	r3, [r3]
   19518:	cmp	r3, #43	; 0x2b
   1951c:	beq	19530 <lchmod@@Base+0x360>
   19520:	ldr	r3, [fp, #-12]
   19524:	ldrb	r3, [r3]
   19528:	cmp	r3, #45	; 0x2d
   1952c:	bne	19538 <lchmod@@Base+0x368>
   19530:	mov	r3, #1
   19534:	b	1953c <lchmod@@Base+0x36c>
   19538:	mov	r3, #0
   1953c:	mov	r2, r3
   19540:	ldr	r3, [fp, #-20]	; 0xffffffec
   19544:	add	r3, r3, r2
   19548:	str	r3, [fp, #-20]	; 0xffffffec
   1954c:	ldr	r3, [fp, #-12]
   19550:	add	r3, r3, #1
   19554:	str	r3, [fp, #-12]
   19558:	ldr	r3, [fp, #-12]
   1955c:	ldrb	r3, [r3]
   19560:	cmp	r3, #0
   19564:	bne	19500 <lchmod@@Base+0x330>
   19568:	mov	r1, #16
   1956c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19570:	bl	1d7ec <lchmod@@Base+0x461c>
   19574:	mov	r3, r0
   19578:	str	r3, [fp, #-52]	; 0xffffffcc
   1957c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19580:	str	r3, [fp, #-12]
   19584:	mov	r3, #0
   19588:	str	r3, [fp, #-24]	; 0xffffffe8
   1958c:	ldr	r3, [fp, #-12]
   19590:	ldrb	r3, [r3]
   19594:	cmp	r3, #97	; 0x61
   19598:	beq	19614 <lchmod@@Base+0x444>
   1959c:	cmp	r3, #97	; 0x61
   195a0:	bgt	195c0 <lchmod@@Base+0x3f0>
   195a4:	cmp	r3, #45	; 0x2d
   195a8:	beq	19638 <lchmod@@Base+0x468>
   195ac:	cmp	r3, #61	; 0x3d
   195b0:	beq	19638 <lchmod@@Base+0x468>
   195b4:	cmp	r3, #43	; 0x2b
   195b8:	beq	19638 <lchmod@@Base+0x468>
   195bc:	b	199c8 <lchmod@@Base+0x7f8>
   195c0:	cmp	r3, #111	; 0x6f
   195c4:	beq	19600 <lchmod@@Base+0x430>
   195c8:	cmp	r3, #117	; 0x75
   195cc:	beq	195dc <lchmod@@Base+0x40c>
   195d0:	cmp	r3, #103	; 0x67
   195d4:	beq	195ec <lchmod@@Base+0x41c>
   195d8:	b	199c8 <lchmod@@Base+0x7f8>
   195dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   195e0:	orr	r3, r3, #2496	; 0x9c0
   195e4:	str	r3, [fp, #-24]	; 0xffffffe8
   195e8:	b	19624 <lchmod@@Base+0x454>
   195ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   195f0:	orr	r3, r3, #1072	; 0x430
   195f4:	orr	r3, r3, #8
   195f8:	str	r3, [fp, #-24]	; 0xffffffe8
   195fc:	b	19624 <lchmod@@Base+0x454>
   19600:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19604:	orr	r3, r3, #516	; 0x204
   19608:	orr	r3, r3, #3
   1960c:	str	r3, [fp, #-24]	; 0xffffffe8
   19610:	b	19624 <lchmod@@Base+0x454>
   19614:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19618:	mvn	r3, r3, lsr #12
   1961c:	mvn	r3, r3, lsl #12
   19620:	str	r3, [fp, #-24]	; 0xffffffe8
   19624:	ldr	r3, [fp, #-12]
   19628:	add	r3, r3, #1
   1962c:	str	r3, [fp, #-12]
   19630:	b	1958c <lchmod@@Base+0x3bc>
   19634:	nop	{0}
   19638:	ldr	r3, [fp, #-12]
   1963c:	add	r2, r3, #1
   19640:	str	r2, [fp, #-12]
   19644:	ldrb	r3, [r3]
   19648:	strb	r3, [fp, #-53]	; 0xffffffcb
   1964c:	mov	r3, #0
   19650:	str	r3, [fp, #-32]	; 0xffffffe0
   19654:	mov	r3, #3
   19658:	strb	r3, [fp, #-33]	; 0xffffffdf
   1965c:	ldr	r3, [fp, #-12]
   19660:	ldrb	r3, [r3]
   19664:	cmp	r3, #103	; 0x67
   19668:	beq	1975c <lchmod@@Base+0x58c>
   1966c:	cmp	r3, #103	; 0x67
   19670:	bgt	19684 <lchmod@@Base+0x4b4>
   19674:	sub	r3, r3, #48	; 0x30
   19678:	cmp	r3, #7
   1967c:	bhi	1978c <lchmod@@Base+0x5bc>
   19680:	b	19698 <lchmod@@Base+0x4c8>
   19684:	cmp	r3, #111	; 0x6f
   19688:	beq	19774 <lchmod@@Base+0x5a4>
   1968c:	cmp	r3, #117	; 0x75
   19690:	beq	19744 <lchmod@@Base+0x574>
   19694:	b	1978c <lchmod@@Base+0x5bc>
   19698:	mov	r3, #0
   1969c:	str	r3, [fp, #-40]	; 0xffffffd8
   196a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   196a4:	lsl	r2, r3, #3
   196a8:	ldr	r3, [fp, #-12]
   196ac:	add	r1, r3, #1
   196b0:	str	r1, [fp, #-12]
   196b4:	ldrb	r3, [r3]
   196b8:	add	r3, r2, r3
   196bc:	sub	r3, r3, #48	; 0x30
   196c0:	str	r3, [fp, #-40]	; 0xffffffd8
   196c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   196c8:	cmp	r3, #4096	; 0x1000
   196cc:	bcs	199b4 <lchmod@@Base+0x7e4>
   196d0:	ldr	r3, [fp, #-12]
   196d4:	ldrb	r3, [r3]
   196d8:	cmp	r3, #47	; 0x2f
   196dc:	bls	196f0 <lchmod@@Base+0x520>
   196e0:	ldr	r3, [fp, #-12]
   196e4:	ldrb	r3, [r3]
   196e8:	cmp	r3, #55	; 0x37
   196ec:	bls	196a0 <lchmod@@Base+0x4d0>
   196f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   196f4:	cmp	r3, #0
   196f8:	bne	199bc <lchmod@@Base+0x7ec>
   196fc:	ldr	r3, [fp, #-12]
   19700:	ldrb	r3, [r3]
   19704:	cmp	r3, #0
   19708:	beq	1971c <lchmod@@Base+0x54c>
   1970c:	ldr	r3, [fp, #-12]
   19710:	ldrb	r3, [r3]
   19714:	cmp	r3, #44	; 0x2c
   19718:	bne	199bc <lchmod@@Base+0x7ec>
   1971c:	movw	r3, #4095	; 0xfff
   19720:	str	r3, [fp, #-32]	; 0xffffffe0
   19724:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19728:	str	r3, [fp, #-24]	; 0xffffffe8
   1972c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19730:	bl	19330 <lchmod@@Base+0x160>
   19734:	str	r0, [fp, #-28]	; 0xffffffe4
   19738:	mov	r3, #1
   1973c:	strb	r3, [fp, #-33]	; 0xffffffdf
   19740:	b	198a8 <lchmod@@Base+0x6d8>
   19744:	mov	r3, #448	; 0x1c0
   19748:	str	r3, [fp, #-28]	; 0xffffffe4
   1974c:	ldr	r3, [fp, #-12]
   19750:	add	r3, r3, #1
   19754:	str	r3, [fp, #-12]
   19758:	b	198a8 <lchmod@@Base+0x6d8>
   1975c:	mov	r3, #56	; 0x38
   19760:	str	r3, [fp, #-28]	; 0xffffffe4
   19764:	ldr	r3, [fp, #-12]
   19768:	add	r3, r3, #1
   1976c:	str	r3, [fp, #-12]
   19770:	b	198a8 <lchmod@@Base+0x6d8>
   19774:	mov	r3, #7
   19778:	str	r3, [fp, #-28]	; 0xffffffe4
   1977c:	ldr	r3, [fp, #-12]
   19780:	add	r3, r3, #1
   19784:	str	r3, [fp, #-12]
   19788:	b	198a8 <lchmod@@Base+0x6d8>
   1978c:	mov	r3, #0
   19790:	str	r3, [fp, #-28]	; 0xffffffe4
   19794:	mov	r3, #1
   19798:	strb	r3, [fp, #-33]	; 0xffffffdf
   1979c:	ldr	r3, [fp, #-12]
   197a0:	ldrb	r3, [r3]
   197a4:	sub	r3, r3, #88	; 0x58
   197a8:	cmp	r3, #32
   197ac:	ldrls	pc, [pc, r3, lsl #2]
   197b0:	b	198a4 <lchmod@@Base+0x6d4>
   197b4:	andeq	r9, r1, r8, ror #16
   197b8:	andeq	r9, r1, r4, lsr #17
   197bc:	andeq	r9, r1, r4, lsr #17
   197c0:	andeq	r9, r1, r4, lsr #17
   197c4:	andeq	r9, r1, r4, lsr #17
   197c8:	andeq	r9, r1, r4, lsr #17
   197cc:	andeq	r9, r1, r4, lsr #17
   197d0:	andeq	r9, r1, r4, lsr #17
   197d4:	andeq	r9, r1, r4, lsr #17
   197d8:	andeq	r9, r1, r4, lsr #17
   197dc:	andeq	r9, r1, r4, lsr #17
   197e0:	andeq	r9, r1, r4, lsr #17
   197e4:	andeq	r9, r1, r4, lsr #17
   197e8:	andeq	r9, r1, r4, lsr #17
   197ec:	andeq	r9, r1, r4, lsr #17
   197f0:	andeq	r9, r1, r4, lsr #17
   197f4:	andeq	r9, r1, r4, lsr #17
   197f8:	andeq	r9, r1, r4, lsr #17
   197fc:	andeq	r9, r1, r4, lsr #17
   19800:	andeq	r9, r1, r4, lsr #17
   19804:	andeq	r9, r1, r4, lsr #17
   19808:	andeq	r9, r1, r4, lsr #17
   1980c:	andeq	r9, r1, r4, lsr #17
   19810:	andeq	r9, r1, r4, lsr #17
   19814:	andeq	r9, r1, r4, lsr #17
   19818:	andeq	r9, r1, r4, lsr #17
   1981c:	andeq	r9, r1, r8, lsr r8
   19820:	andeq	r9, r1, r4, ror r8
   19824:	andeq	r9, r1, r4, lsl #17
   19828:	andeq	r9, r1, r4, lsr #17
   1982c:	andeq	r9, r1, r4, lsr #17
   19830:	andeq	r9, r1, r8, asr #16
   19834:	andeq	r9, r1, r8, asr r8
   19838:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1983c:	orr	r3, r3, #292	; 0x124
   19840:	str	r3, [fp, #-28]	; 0xffffffe4
   19844:	b	19894 <lchmod@@Base+0x6c4>
   19848:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1984c:	orr	r3, r3, #146	; 0x92
   19850:	str	r3, [fp, #-28]	; 0xffffffe4
   19854:	b	19894 <lchmod@@Base+0x6c4>
   19858:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1985c:	orr	r3, r3, #73	; 0x49
   19860:	str	r3, [fp, #-28]	; 0xffffffe4
   19864:	b	19894 <lchmod@@Base+0x6c4>
   19868:	mov	r3, #2
   1986c:	strb	r3, [fp, #-33]	; 0xffffffdf
   19870:	b	19894 <lchmod@@Base+0x6c4>
   19874:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19878:	orr	r3, r3, #3072	; 0xc00
   1987c:	str	r3, [fp, #-28]	; 0xffffffe4
   19880:	b	19894 <lchmod@@Base+0x6c4>
   19884:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19888:	orr	r3, r3, #512	; 0x200
   1988c:	str	r3, [fp, #-28]	; 0xffffffe4
   19890:	nop	{0}
   19894:	ldr	r3, [fp, #-12]
   19898:	add	r3, r3, #1
   1989c:	str	r3, [fp, #-12]
   198a0:	b	1979c <lchmod@@Base+0x5cc>
   198a4:	nop	{0}
   198a8:	ldr	r3, [fp, #-8]
   198ac:	add	r2, r3, #1
   198b0:	str	r2, [fp, #-8]
   198b4:	lsl	r3, r3, #4
   198b8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   198bc:	add	r3, r2, r3
   198c0:	str	r3, [fp, #-60]	; 0xffffffc4
   198c4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   198c8:	ldrb	r2, [fp, #-53]	; 0xffffffcb
   198cc:	strb	r2, [r3]
   198d0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   198d4:	ldrb	r2, [fp, #-33]	; 0xffffffdf
   198d8:	strb	r2, [r3, #1]
   198dc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   198e0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   198e4:	str	r2, [r3, #4]
   198e8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   198ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   198f0:	str	r2, [r3, #8]
   198f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   198f8:	cmp	r3, #0
   198fc:	bne	19924 <lchmod@@Base+0x754>
   19900:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19904:	cmp	r3, #0
   19908:	beq	1991c <lchmod@@Base+0x74c>
   1990c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19910:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19914:	and	r3, r3, r2
   19918:	b	19928 <lchmod@@Base+0x758>
   1991c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19920:	b	19928 <lchmod@@Base+0x758>
   19924:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19928:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1992c:	str	r3, [r2, #12]
   19930:	ldr	r3, [fp, #-12]
   19934:	ldrb	r3, [r3]
   19938:	cmp	r3, #61	; 0x3d
   1993c:	beq	19634 <lchmod@@Base+0x464>
   19940:	ldr	r3, [fp, #-12]
   19944:	ldrb	r3, [r3]
   19948:	cmp	r3, #43	; 0x2b
   1994c:	beq	19634 <lchmod@@Base+0x464>
   19950:	ldr	r3, [fp, #-12]
   19954:	ldrb	r3, [r3]
   19958:	cmp	r3, #45	; 0x2d
   1995c:	beq	19634 <lchmod@@Base+0x464>
   19960:	ldr	r3, [fp, #-12]
   19964:	ldrb	r3, [r3]
   19968:	cmp	r3, #44	; 0x2c
   1996c:	bne	19980 <lchmod@@Base+0x7b0>
   19970:	ldr	r3, [fp, #-12]
   19974:	add	r3, r3, #1
   19978:	str	r3, [fp, #-12]
   1997c:	b	19584 <lchmod@@Base+0x3b4>
   19980:	nop	{0}
   19984:	ldr	r3, [fp, #-12]
   19988:	ldrb	r3, [r3]
   1998c:	cmp	r3, #0
   19990:	bne	199c4 <lchmod@@Base+0x7f4>
   19994:	ldr	r3, [fp, #-8]
   19998:	lsl	r3, r3, #4
   1999c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   199a0:	add	r3, r2, r3
   199a4:	mov	r2, #0
   199a8:	strb	r2, [r3, #1]
   199ac:	ldr	r3, [fp, #-52]	; 0xffffffcc
   199b0:	b	199d4 <lchmod@@Base+0x804>
   199b4:	nop	{0}
   199b8:	b	199c8 <lchmod@@Base+0x7f8>
   199bc:	nop	{0}
   199c0:	b	199c8 <lchmod@@Base+0x7f8>
   199c4:	nop	{0}
   199c8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   199cc:	bl	13d58 <__assert_fail@plt+0x250c>
   199d0:	mov	r3, #0
   199d4:	mov	r0, r3
   199d8:	sub	sp, fp, #4
   199dc:	ldr	fp, [sp]
   199e0:	add	sp, sp, #4
   199e4:	pop	{pc}		; (ldr pc, [sp], #4)
   199e8:	str	fp, [sp, #-8]!
   199ec:	str	lr, [sp, #4]
   199f0:	add	fp, sp, #4
   199f4:	sub	sp, sp, #112	; 0x70
   199f8:	str	r0, [fp, #-112]	; 0xffffff90
   199fc:	sub	r3, fp, #108	; 0x6c
   19a00:	mov	r1, r3
   19a04:	ldr	r0, [fp, #-112]	; 0xffffff90
   19a08:	bl	1fe0c <lchmod@@Base+0x6c3c>
   19a0c:	mov	r3, r0
   19a10:	cmp	r3, #0
   19a14:	beq	19a20 <lchmod@@Base+0x850>
   19a18:	mov	r3, #0
   19a1c:	b	19a34 <lchmod@@Base+0x864>
   19a20:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19a24:	movw	r1, #4095	; 0xfff
   19a28:	mov	r0, r3
   19a2c:	bl	19354 <lchmod@@Base+0x184>
   19a30:	mov	r3, r0
   19a34:	mov	r0, r3
   19a38:	sub	sp, fp, #4
   19a3c:	ldr	fp, [sp]
   19a40:	add	sp, sp, #4
   19a44:	pop	{pc}		; (ldr pc, [sp], #4)
   19a48:	push	{fp}		; (str fp, [sp, #-4]!)
   19a4c:	add	fp, sp, #0
   19a50:	sub	sp, sp, #44	; 0x2c
   19a54:	str	r0, [fp, #-32]	; 0xffffffe0
   19a58:	str	r2, [fp, #-40]	; 0xffffffd8
   19a5c:	str	r3, [fp, #-44]	; 0xffffffd4
   19a60:	mov	r3, r1
   19a64:	strb	r3, [fp, #-33]	; 0xffffffdf
   19a68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19a6c:	ubfx	r3, r3, #0, #12
   19a70:	str	r3, [fp, #-8]
   19a74:	mov	r3, #0
   19a78:	str	r3, [fp, #-12]
   19a7c:	b	19c98 <lchmod@@Base+0xac8>
   19a80:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19a84:	ldr	r3, [r3, #4]
   19a88:	str	r3, [fp, #-20]	; 0xffffffec
   19a8c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   19a90:	cmp	r3, #0
   19a94:	beq	19aa0 <lchmod@@Base+0x8d0>
   19a98:	mov	r2, #3072	; 0xc00
   19a9c:	b	19aa4 <lchmod@@Base+0x8d4>
   19aa0:	mov	r2, #0
   19aa4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19aa8:	ldr	r3, [r3, #12]
   19aac:	mvn	r3, r3
   19ab0:	and	r3, r3, r2
   19ab4:	str	r3, [fp, #-24]	; 0xffffffe8
   19ab8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19abc:	ldr	r3, [r3, #8]
   19ac0:	str	r3, [fp, #-16]
   19ac4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19ac8:	ldrb	r3, [r3, #1]
   19acc:	cmp	r3, #2
   19ad0:	beq	19b64 <lchmod@@Base+0x994>
   19ad4:	cmp	r3, #3
   19ad8:	beq	19ae4 <lchmod@@Base+0x914>
   19adc:	cmp	r3, #1
   19ae0:	b	19b8c <lchmod@@Base+0x9bc>
   19ae4:	ldr	r2, [fp, #-16]
   19ae8:	ldr	r3, [fp, #-8]
   19aec:	and	r3, r3, r2
   19af0:	str	r3, [fp, #-16]
   19af4:	ldr	r3, [fp, #-16]
   19af8:	and	r3, r3, #292	; 0x124
   19afc:	cmp	r3, #0
   19b00:	beq	19b0c <lchmod@@Base+0x93c>
   19b04:	mov	r2, #292	; 0x124
   19b08:	b	19b10 <lchmod@@Base+0x940>
   19b0c:	mov	r2, #0
   19b10:	ldr	r3, [fp, #-16]
   19b14:	and	r3, r3, #146	; 0x92
   19b18:	cmp	r3, #0
   19b1c:	beq	19b28 <lchmod@@Base+0x958>
   19b20:	mov	r3, #146	; 0x92
   19b24:	b	19b2c <lchmod@@Base+0x95c>
   19b28:	mov	r3, #0
   19b2c:	orr	r3, r2, r3
   19b30:	ldr	r2, [fp, #-16]
   19b34:	and	r2, r2, #73	; 0x49
   19b38:	cmp	r2, #0
   19b3c:	beq	19b48 <lchmod@@Base+0x978>
   19b40:	mov	r2, #73	; 0x49
   19b44:	b	19b4c <lchmod@@Base+0x97c>
   19b48:	mov	r2, #0
   19b4c:	orr	r3, r2, r3
   19b50:	mov	r2, r3
   19b54:	ldr	r3, [fp, #-16]
   19b58:	orr	r3, r3, r2
   19b5c:	str	r3, [fp, #-16]
   19b60:	b	19b8c <lchmod@@Base+0x9bc>
   19b64:	ldr	r3, [fp, #-8]
   19b68:	and	r2, r3, #73	; 0x49
   19b6c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   19b70:	orr	r3, r2, r3
   19b74:	cmp	r3, #0
   19b78:	beq	19b88 <lchmod@@Base+0x9b8>
   19b7c:	ldr	r3, [fp, #-16]
   19b80:	orr	r3, r3, #73	; 0x49
   19b84:	str	r3, [fp, #-16]
   19b88:	nop	{0}
   19b8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19b90:	cmp	r3, #0
   19b94:	bne	19ba4 <lchmod@@Base+0x9d4>
   19b98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19b9c:	mvn	r3, r3
   19ba0:	b	19ba8 <lchmod@@Base+0x9d8>
   19ba4:	ldr	r3, [fp, #-20]	; 0xffffffec
   19ba8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19bac:	mvn	r2, r2
   19bb0:	and	r3, r3, r2
   19bb4:	ldr	r2, [fp, #-16]
   19bb8:	and	r3, r3, r2
   19bbc:	str	r3, [fp, #-16]
   19bc0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19bc4:	ldrb	r3, [r3]
   19bc8:	cmp	r3, #45	; 0x2d
   19bcc:	beq	19c64 <lchmod@@Base+0xa94>
   19bd0:	cmp	r3, #61	; 0x3d
   19bd4:	beq	19be4 <lchmod@@Base+0xa14>
   19bd8:	cmp	r3, #43	; 0x2b
   19bdc:	beq	19c40 <lchmod@@Base+0xa70>
   19be0:	b	19c8c <lchmod@@Base+0xabc>
   19be4:	ldr	r3, [fp, #-20]	; 0xffffffec
   19be8:	cmp	r3, #0
   19bec:	beq	19bfc <lchmod@@Base+0xa2c>
   19bf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   19bf4:	mvn	r3, r3
   19bf8:	b	19c00 <lchmod@@Base+0xa30>
   19bfc:	mov	r3, #0
   19c00:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19c04:	orr	r3, r3, r2
   19c08:	str	r3, [fp, #-28]	; 0xffffffe4
   19c0c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19c10:	mvn	r3, r3
   19c14:	ubfx	r3, r3, #0, #12
   19c18:	ldr	r2, [fp, #-12]
   19c1c:	orr	r3, r2, r3
   19c20:	str	r3, [fp, #-12]
   19c24:	ldr	r2, [fp, #-8]
   19c28:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19c2c:	and	r3, r3, r2
   19c30:	ldr	r2, [fp, #-16]
   19c34:	orr	r3, r2, r3
   19c38:	str	r3, [fp, #-8]
   19c3c:	b	19c8c <lchmod@@Base+0xabc>
   19c40:	ldr	r2, [fp, #-12]
   19c44:	ldr	r3, [fp, #-16]
   19c48:	orr	r3, r2, r3
   19c4c:	str	r3, [fp, #-12]
   19c50:	ldr	r2, [fp, #-8]
   19c54:	ldr	r3, [fp, #-16]
   19c58:	orr	r3, r2, r3
   19c5c:	str	r3, [fp, #-8]
   19c60:	b	19c8c <lchmod@@Base+0xabc>
   19c64:	ldr	r2, [fp, #-12]
   19c68:	ldr	r3, [fp, #-16]
   19c6c:	orr	r3, r2, r3
   19c70:	str	r3, [fp, #-12]
   19c74:	ldr	r3, [fp, #-16]
   19c78:	mvn	r3, r3
   19c7c:	ldr	r2, [fp, #-8]
   19c80:	and	r3, r3, r2
   19c84:	str	r3, [fp, #-8]
   19c88:	nop	{0}
   19c8c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19c90:	add	r3, r3, #16
   19c94:	str	r3, [fp, #-44]	; 0xffffffd4
   19c98:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19c9c:	ldrb	r3, [r3, #1]
   19ca0:	cmp	r3, #0
   19ca4:	bne	19a80 <lchmod@@Base+0x8b0>
   19ca8:	ldr	r3, [fp, #4]
   19cac:	cmp	r3, #0
   19cb0:	beq	19cc0 <lchmod@@Base+0xaf0>
   19cb4:	ldr	r3, [fp, #4]
   19cb8:	ldr	r2, [fp, #-12]
   19cbc:	str	r2, [r3]
   19cc0:	ldr	r3, [fp, #-8]
   19cc4:	mov	r0, r3
   19cc8:	add	sp, fp, #0
   19ccc:	pop	{fp}		; (ldr fp, [sp], #4)
   19cd0:	bx	lr
   19cd4:	push	{r2, r3}
   19cd8:	str	fp, [sp, #-8]!
   19cdc:	str	lr, [sp, #4]
   19ce0:	add	fp, sp, #4
   19ce4:	sub	sp, sp, #16
   19ce8:	str	r0, [fp, #-16]
   19cec:	str	r1, [fp, #-20]	; 0xffffffec
   19cf0:	mov	r3, #0
   19cf4:	str	r3, [fp, #-8]
   19cf8:	ldr	r3, [fp, #4]
   19cfc:	and	r3, r3, #64	; 0x40
   19d00:	cmp	r3, #0
   19d04:	beq	19d24 <lchmod@@Base+0xb54>
   19d08:	add	r3, fp, #8
   19d0c:	str	r3, [fp, #-12]
   19d10:	ldr	r3, [fp, #-12]
   19d14:	add	r2, r3, #4
   19d18:	str	r2, [fp, #-12]
   19d1c:	ldr	r3, [r3]
   19d20:	str	r3, [fp, #-8]
   19d24:	ldr	r3, [fp, #-8]
   19d28:	ldr	r2, [fp, #4]
   19d2c:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d30:	ldr	r0, [fp, #-16]
   19d34:	bl	1169c <openat64@plt>
   19d38:	mov	r3, r0
   19d3c:	mov	r0, r3
   19d40:	bl	1ccec <lchmod@@Base+0x3b1c>
   19d44:	mov	r3, r0
   19d48:	mov	r0, r3
   19d4c:	sub	sp, fp, #4
   19d50:	ldr	fp, [sp]
   19d54:	ldr	lr, [sp, #4]
   19d58:	add	sp, sp, #8
   19d5c:	add	sp, sp, #8
   19d60:	bx	lr
   19d64:	str	fp, [sp, #-8]!
   19d68:	str	lr, [sp, #4]
   19d6c:	add	fp, sp, #4
   19d70:	sub	sp, sp, #32
   19d74:	str	r0, [fp, #-24]	; 0xffffffe8
   19d78:	str	r1, [fp, #-28]	; 0xffffffe4
   19d7c:	str	r2, [fp, #-32]	; 0xffffffe0
   19d80:	str	r3, [fp, #-36]	; 0xffffffdc
   19d84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19d88:	orr	r3, r3, #540672	; 0x84000
   19d8c:	orr	r3, r3, #2304	; 0x900
   19d90:	str	r3, [fp, #-8]
   19d94:	ldr	r2, [fp, #-8]
   19d98:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19d9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19da0:	bl	19cd4 <lchmod@@Base+0xb04>
   19da4:	str	r0, [fp, #-12]
   19da8:	ldr	r3, [fp, #-12]
   19dac:	cmp	r3, #0
   19db0:	bge	19dbc <lchmod@@Base+0xbec>
   19db4:	mov	r3, #0
   19db8:	b	19e10 <lchmod@@Base+0xc40>
   19dbc:	ldr	r0, [fp, #-12]
   19dc0:	bl	1175c <fdopendir@plt>
   19dc4:	str	r0, [fp, #-16]
   19dc8:	ldr	r3, [fp, #-16]
   19dcc:	cmp	r3, #0
   19dd0:	beq	19de4 <lchmod@@Base+0xc14>
   19dd4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19dd8:	ldr	r2, [fp, #-12]
   19ddc:	str	r2, [r3]
   19de0:	b	19e0c <lchmod@@Base+0xc3c>
   19de4:	bl	116c0 <__errno_location@plt>
   19de8:	mov	r3, r0
   19dec:	ldr	r3, [r3]
   19df0:	str	r3, [fp, #-20]	; 0xffffffec
   19df4:	ldr	r0, [fp, #-12]
   19df8:	bl	11804 <close@plt>
   19dfc:	bl	116c0 <__errno_location@plt>
   19e00:	mov	r2, r0
   19e04:	ldr	r3, [fp, #-20]	; 0xffffffec
   19e08:	str	r3, [r2]
   19e0c:	ldr	r3, [fp, #-16]
   19e10:	mov	r0, r3
   19e14:	sub	sp, fp, #4
   19e18:	ldr	fp, [sp]
   19e1c:	add	sp, sp, #4
   19e20:	pop	{pc}		; (ldr pc, [sp], #4)
   19e24:	str	fp, [sp, #-8]!
   19e28:	str	lr, [sp, #4]
   19e2c:	add	fp, sp, #4
   19e30:	sub	sp, sp, #16
   19e34:	str	r0, [fp, #-16]
   19e38:	ldr	r3, [fp, #-16]
   19e3c:	cmp	r3, #0
   19e40:	bne	19e68 <lchmod@@Base+0xc98>
   19e44:	movw	r3, #4568	; 0x11d8
   19e48:	movt	r3, #3
   19e4c:	ldr	r3, [r3]
   19e50:	mov	r2, #55	; 0x37
   19e54:	mov	r1, #1
   19e58:	movw	r0, #1284	; 0x504
   19e5c:	movt	r0, #2
   19e60:	bl	1157c <fwrite@plt>
   19e64:	bl	117f8 <abort@plt>
   19e68:	mov	r1, #47	; 0x2f
   19e6c:	ldr	r0, [fp, #-16]
   19e70:	bl	1172c <strrchr@plt>
   19e74:	str	r0, [fp, #-8]
   19e78:	ldr	r3, [fp, #-8]
   19e7c:	cmp	r3, #0
   19e80:	beq	19e90 <lchmod@@Base+0xcc0>
   19e84:	ldr	r3, [fp, #-8]
   19e88:	add	r3, r3, #1
   19e8c:	b	19e94 <lchmod@@Base+0xcc4>
   19e90:	ldr	r3, [fp, #-16]
   19e94:	str	r3, [fp, #-12]
   19e98:	ldr	r2, [fp, #-12]
   19e9c:	ldr	r3, [fp, #-16]
   19ea0:	sub	r3, r2, r3
   19ea4:	cmp	r3, #6
   19ea8:	ble	19f18 <lchmod@@Base+0xd48>
   19eac:	ldr	r3, [fp, #-12]
   19eb0:	sub	r3, r3, #7
   19eb4:	mov	r2, #7
   19eb8:	movw	r1, #1340	; 0x53c
   19ebc:	movt	r1, #2
   19ec0:	mov	r0, r3
   19ec4:	bl	117ec <strncmp@plt>
   19ec8:	mov	r3, r0
   19ecc:	cmp	r3, #0
   19ed0:	bne	19f18 <lchmod@@Base+0xd48>
   19ed4:	ldr	r3, [fp, #-12]
   19ed8:	str	r3, [fp, #-16]
   19edc:	mov	r2, #3
   19ee0:	movw	r1, #1348	; 0x544
   19ee4:	movt	r1, #2
   19ee8:	ldr	r0, [fp, #-12]
   19eec:	bl	117ec <strncmp@plt>
   19ef0:	mov	r3, r0
   19ef4:	cmp	r3, #0
   19ef8:	bne	19f18 <lchmod@@Base+0xd48>
   19efc:	ldr	r3, [fp, #-12]
   19f00:	add	r3, r3, #3
   19f04:	str	r3, [fp, #-16]
   19f08:	movw	r3, #4552	; 0x11c8
   19f0c:	movt	r3, #3
   19f10:	ldr	r2, [fp, #-16]
   19f14:	str	r2, [r3]
   19f18:	movw	r3, #4592	; 0x11f0
   19f1c:	movt	r3, #3
   19f20:	ldr	r2, [fp, #-16]
   19f24:	str	r2, [r3]
   19f28:	movw	r3, #4556	; 0x11cc
   19f2c:	movt	r3, #3
   19f30:	ldr	r2, [fp, #-16]
   19f34:	str	r2, [r3]
   19f38:	nop	{0}
   19f3c:	sub	sp, fp, #4
   19f40:	ldr	fp, [sp]
   19f44:	add	sp, sp, #4
   19f48:	pop	{pc}		; (ldr pc, [sp], #4)
   19f4c:	str	fp, [sp, #-8]!
   19f50:	str	lr, [sp, #4]
   19f54:	add	fp, sp, #4
   19f58:	sub	sp, sp, #16
   19f5c:	str	r0, [fp, #-16]
   19f60:	bl	116c0 <__errno_location@plt>
   19f64:	mov	r3, r0
   19f68:	ldr	r3, [r3]
   19f6c:	str	r3, [fp, #-8]
   19f70:	ldr	r3, [fp, #-16]
   19f74:	cmp	r3, #0
   19f78:	beq	19f84 <lchmod@@Base+0xdb4>
   19f7c:	ldr	r3, [fp, #-16]
   19f80:	b	19f8c <lchmod@@Base+0xdbc>
   19f84:	movw	r3, #4596	; 0x11f4
   19f88:	movt	r3, #3
   19f8c:	mov	r1, #48	; 0x30
   19f90:	mov	r0, r3
   19f94:	bl	1dcdc <lchmod@@Base+0x4b0c>
   19f98:	mov	r3, r0
   19f9c:	str	r3, [fp, #-12]
   19fa0:	bl	116c0 <__errno_location@plt>
   19fa4:	mov	r2, r0
   19fa8:	ldr	r3, [fp, #-8]
   19fac:	str	r3, [r2]
   19fb0:	ldr	r3, [fp, #-12]
   19fb4:	mov	r0, r3
   19fb8:	sub	sp, fp, #4
   19fbc:	ldr	fp, [sp]
   19fc0:	add	sp, sp, #4
   19fc4:	pop	{pc}		; (ldr pc, [sp], #4)
   19fc8:	push	{fp}		; (str fp, [sp, #-4]!)
   19fcc:	add	fp, sp, #0
   19fd0:	sub	sp, sp, #12
   19fd4:	str	r0, [fp, #-8]
   19fd8:	ldr	r3, [fp, #-8]
   19fdc:	cmp	r3, #0
   19fe0:	beq	19fec <lchmod@@Base+0xe1c>
   19fe4:	ldr	r3, [fp, #-8]
   19fe8:	b	19ff4 <lchmod@@Base+0xe24>
   19fec:	movw	r3, #4596	; 0x11f4
   19ff0:	movt	r3, #3
   19ff4:	ldr	r3, [r3]
   19ff8:	mov	r0, r3
   19ffc:	add	sp, fp, #0
   1a000:	pop	{fp}		; (ldr fp, [sp], #4)
   1a004:	bx	lr
   1a008:	push	{fp}		; (str fp, [sp, #-4]!)
   1a00c:	add	fp, sp, #0
   1a010:	sub	sp, sp, #12
   1a014:	str	r0, [fp, #-8]
   1a018:	str	r1, [fp, #-12]
   1a01c:	ldr	r3, [fp, #-8]
   1a020:	cmp	r3, #0
   1a024:	beq	1a030 <lchmod@@Base+0xe60>
   1a028:	ldr	r3, [fp, #-8]
   1a02c:	b	1a038 <lchmod@@Base+0xe68>
   1a030:	movw	r3, #4596	; 0x11f4
   1a034:	movt	r3, #3
   1a038:	ldr	r2, [fp, #-12]
   1a03c:	str	r2, [r3]
   1a040:	nop	{0}
   1a044:	add	sp, fp, #0
   1a048:	pop	{fp}		; (ldr fp, [sp], #4)
   1a04c:	bx	lr
   1a050:	push	{fp}		; (str fp, [sp, #-4]!)
   1a054:	add	fp, sp, #0
   1a058:	sub	sp, sp, #36	; 0x24
   1a05c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a060:	mov	r3, r1
   1a064:	str	r2, [fp, #-32]	; 0xffffffe0
   1a068:	strb	r3, [fp, #-25]	; 0xffffffe7
   1a06c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   1a070:	strb	r3, [fp, #-5]
   1a074:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a078:	cmp	r3, #0
   1a07c:	beq	1a088 <lchmod@@Base+0xeb8>
   1a080:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a084:	b	1a090 <lchmod@@Base+0xec0>
   1a088:	movw	r3, #4596	; 0x11f4
   1a08c:	movt	r3, #3
   1a090:	add	r2, r3, #8
   1a094:	ldrb	r3, [fp, #-5]
   1a098:	lsr	r3, r3, #5
   1a09c:	uxtb	r3, r3
   1a0a0:	lsl	r3, r3, #2
   1a0a4:	add	r3, r2, r3
   1a0a8:	str	r3, [fp, #-12]
   1a0ac:	ldrb	r3, [fp, #-5]
   1a0b0:	and	r3, r3, #31
   1a0b4:	str	r3, [fp, #-16]
   1a0b8:	ldr	r3, [fp, #-12]
   1a0bc:	ldr	r2, [r3]
   1a0c0:	ldr	r3, [fp, #-16]
   1a0c4:	lsr	r3, r2, r3
   1a0c8:	and	r3, r3, #1
   1a0cc:	str	r3, [fp, #-20]	; 0xffffffec
   1a0d0:	ldr	r3, [fp, #-12]
   1a0d4:	ldr	r3, [r3]
   1a0d8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a0dc:	and	r1, r2, #1
   1a0e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a0e4:	eor	r1, r1, r2
   1a0e8:	ldr	r2, [fp, #-16]
   1a0ec:	lsl	r2, r1, r2
   1a0f0:	eor	r2, r2, r3
   1a0f4:	ldr	r3, [fp, #-12]
   1a0f8:	str	r2, [r3]
   1a0fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a100:	mov	r0, r3
   1a104:	add	sp, fp, #0
   1a108:	pop	{fp}		; (ldr fp, [sp], #4)
   1a10c:	bx	lr
   1a110:	push	{fp}		; (str fp, [sp, #-4]!)
   1a114:	add	fp, sp, #0
   1a118:	sub	sp, sp, #20
   1a11c:	str	r0, [fp, #-16]
   1a120:	str	r1, [fp, #-20]	; 0xffffffec
   1a124:	ldr	r3, [fp, #-16]
   1a128:	cmp	r3, #0
   1a12c:	bne	1a13c <lchmod@@Base+0xf6c>
   1a130:	movw	r3, #4596	; 0x11f4
   1a134:	movt	r3, #3
   1a138:	str	r3, [fp, #-16]
   1a13c:	ldr	r3, [fp, #-16]
   1a140:	ldr	r3, [r3, #4]
   1a144:	str	r3, [fp, #-8]
   1a148:	ldr	r3, [fp, #-16]
   1a14c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a150:	str	r2, [r3, #4]
   1a154:	ldr	r3, [fp, #-8]
   1a158:	mov	r0, r3
   1a15c:	add	sp, fp, #0
   1a160:	pop	{fp}		; (ldr fp, [sp], #4)
   1a164:	bx	lr
   1a168:	str	fp, [sp, #-8]!
   1a16c:	str	lr, [sp, #4]
   1a170:	add	fp, sp, #4
   1a174:	sub	sp, sp, #16
   1a178:	str	r0, [fp, #-8]
   1a17c:	str	r1, [fp, #-12]
   1a180:	str	r2, [fp, #-16]
   1a184:	ldr	r3, [fp, #-8]
   1a188:	cmp	r3, #0
   1a18c:	bne	1a19c <lchmod@@Base+0xfcc>
   1a190:	movw	r3, #4596	; 0x11f4
   1a194:	movt	r3, #3
   1a198:	str	r3, [fp, #-8]
   1a19c:	ldr	r3, [fp, #-8]
   1a1a0:	mov	r2, #10
   1a1a4:	str	r2, [r3]
   1a1a8:	ldr	r3, [fp, #-12]
   1a1ac:	cmp	r3, #0
   1a1b0:	beq	1a1c0 <lchmod@@Base+0xff0>
   1a1b4:	ldr	r3, [fp, #-16]
   1a1b8:	cmp	r3, #0
   1a1bc:	bne	1a1c4 <lchmod@@Base+0xff4>
   1a1c0:	bl	117f8 <abort@plt>
   1a1c4:	ldr	r3, [fp, #-8]
   1a1c8:	ldr	r2, [fp, #-12]
   1a1cc:	str	r2, [r3, #40]	; 0x28
   1a1d0:	ldr	r3, [fp, #-8]
   1a1d4:	ldr	r2, [fp, #-16]
   1a1d8:	str	r2, [r3, #44]	; 0x2c
   1a1dc:	nop	{0}
   1a1e0:	sub	sp, fp, #4
   1a1e4:	ldr	fp, [sp]
   1a1e8:	add	sp, sp, #4
   1a1ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1a1f0:	str	fp, [sp, #-8]!
   1a1f4:	str	lr, [sp, #4]
   1a1f8:	add	fp, sp, #4
   1a1fc:	sub	sp, sp, #56	; 0x38
   1a200:	str	r0, [fp, #-56]	; 0xffffffc8
   1a204:	str	r1, [fp, #-60]	; 0xffffffc4
   1a208:	sub	r1, fp, #52	; 0x34
   1a20c:	mov	r2, #0
   1a210:	mov	r3, #0
   1a214:	strd	r2, [r1]
   1a218:	strd	r2, [r1, #8]
   1a21c:	strd	r2, [r1, #16]
   1a220:	strd	r2, [r1, #24]
   1a224:	strd	r2, [r1, #32]
   1a228:	strd	r2, [r1, #40]	; 0x28
   1a22c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1a230:	cmp	r3, #10
   1a234:	bne	1a23c <lchmod@@Base+0x106c>
   1a238:	bl	117f8 <abort@plt>
   1a23c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1a240:	str	r3, [fp, #-52]	; 0xffffffcc
   1a244:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1a248:	mov	r2, r3
   1a24c:	sub	r3, fp, #52	; 0x34
   1a250:	ldrd	r0, [r3]
   1a254:	strd	r0, [r2]
   1a258:	ldrd	r0, [r3, #8]
   1a25c:	strd	r0, [r2, #8]
   1a260:	ldrd	r0, [r3, #16]
   1a264:	strd	r0, [r2, #16]
   1a268:	ldrd	r0, [r3, #24]
   1a26c:	strd	r0, [r2, #24]
   1a270:	ldrd	r0, [r3, #32]
   1a274:	strd	r0, [r2, #32]
   1a278:	ldrd	r0, [r3, #40]	; 0x28
   1a27c:	strd	r0, [r2, #40]	; 0x28
   1a280:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1a284:	sub	sp, fp, #4
   1a288:	ldr	fp, [sp]
   1a28c:	add	sp, sp, #4
   1a290:	pop	{pc}		; (ldr pc, [sp], #4)
   1a294:	str	fp, [sp, #-8]!
   1a298:	str	lr, [sp, #4]
   1a29c:	add	fp, sp, #4
   1a2a0:	sub	sp, sp, #16
   1a2a4:	str	r0, [fp, #-16]
   1a2a8:	str	r1, [fp, #-20]	; 0xffffffec
   1a2ac:	ldr	r0, [fp, #-16]
   1a2b0:	bl	1166c <gettext@plt>
   1a2b4:	str	r0, [fp, #-8]
   1a2b8:	ldr	r2, [fp, #-8]
   1a2bc:	ldr	r3, [fp, #-16]
   1a2c0:	cmp	r2, r3
   1a2c4:	beq	1a2d0 <lchmod@@Base+0x1100>
   1a2c8:	ldr	r3, [fp, #-8]
   1a2cc:	b	1a380 <lchmod@@Base+0x11b0>
   1a2d0:	bl	1f2b8 <lchmod@@Base+0x60e8>
   1a2d4:	str	r0, [fp, #-12]
   1a2d8:	movw	r1, #1540	; 0x604
   1a2dc:	movt	r1, #2
   1a2e0:	ldr	r0, [fp, #-12]
   1a2e4:	bl	1e63c <lchmod@@Base+0x546c>
   1a2e8:	mov	r3, r0
   1a2ec:	cmp	r3, #0
   1a2f0:	bne	1a31c <lchmod@@Base+0x114c>
   1a2f4:	ldr	r3, [fp, #-16]
   1a2f8:	ldrb	r3, [r3]
   1a2fc:	cmp	r3, #96	; 0x60
   1a300:	bne	1a310 <lchmod@@Base+0x1140>
   1a304:	movw	r3, #1548	; 0x60c
   1a308:	movt	r3, #2
   1a30c:	b	1a380 <lchmod@@Base+0x11b0>
   1a310:	movw	r3, #1552	; 0x610
   1a314:	movt	r3, #2
   1a318:	b	1a380 <lchmod@@Base+0x11b0>
   1a31c:	movw	r1, #1556	; 0x614
   1a320:	movt	r1, #2
   1a324:	ldr	r0, [fp, #-12]
   1a328:	bl	1e63c <lchmod@@Base+0x546c>
   1a32c:	mov	r3, r0
   1a330:	cmp	r3, #0
   1a334:	bne	1a360 <lchmod@@Base+0x1190>
   1a338:	ldr	r3, [fp, #-16]
   1a33c:	ldrb	r3, [r3]
   1a340:	cmp	r3, #96	; 0x60
   1a344:	bne	1a354 <lchmod@@Base+0x1184>
   1a348:	movw	r3, #1564	; 0x61c
   1a34c:	movt	r3, #2
   1a350:	b	1a380 <lchmod@@Base+0x11b0>
   1a354:	movw	r3, #1568	; 0x620
   1a358:	movt	r3, #2
   1a35c:	b	1a380 <lchmod@@Base+0x11b0>
   1a360:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a364:	cmp	r3, #9
   1a368:	bne	1a378 <lchmod@@Base+0x11a8>
   1a36c:	movw	r3, #1572	; 0x624
   1a370:	movt	r3, #2
   1a374:	b	1a380 <lchmod@@Base+0x11b0>
   1a378:	movw	r3, #1576	; 0x628
   1a37c:	movt	r3, #2
   1a380:	mov	r0, r3
   1a384:	sub	sp, fp, #4
   1a388:	ldr	fp, [sp]
   1a38c:	add	sp, sp, #4
   1a390:	pop	{pc}		; (ldr pc, [sp], #4)
   1a394:	str	r4, [sp, #-12]!
   1a398:	str	fp, [sp, #4]
   1a39c:	str	lr, [sp, #8]
   1a3a0:	add	fp, sp, #8
   1a3a4:	sub	sp, sp, #116	; 0x74
   1a3a8:	str	r0, [fp, #-88]	; 0xffffffa8
   1a3ac:	str	r1, [fp, #-92]	; 0xffffffa4
   1a3b0:	str	r2, [fp, #-96]	; 0xffffffa0
   1a3b4:	str	r3, [fp, #-100]	; 0xffffff9c
   1a3b8:	mov	r3, #0
   1a3bc:	str	r3, [fp, #-20]	; 0xffffffec
   1a3c0:	mov	r3, #0
   1a3c4:	str	r3, [fp, #-24]	; 0xffffffe8
   1a3c8:	mov	r3, #0
   1a3cc:	str	r3, [fp, #-28]	; 0xffffffe4
   1a3d0:	mov	r3, #0
   1a3d4:	str	r3, [fp, #-32]	; 0xffffffe0
   1a3d8:	mov	r3, #0
   1a3dc:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a3e0:	bl	11594 <__ctype_get_mb_cur_max@plt>
   1a3e4:	mov	r3, r0
   1a3e8:	cmp	r3, #1
   1a3ec:	moveq	r3, #1
   1a3f0:	movne	r3, #0
   1a3f4:	strb	r3, [fp, #-57]	; 0xffffffc7
   1a3f8:	ldr	r3, [fp, #8]
   1a3fc:	and	r3, r3, #2
   1a400:	cmp	r3, #0
   1a404:	movne	r3, #1
   1a408:	moveq	r3, #0
   1a40c:	strb	r3, [fp, #-34]	; 0xffffffde
   1a410:	mov	r3, #0
   1a414:	strb	r3, [fp, #-35]	; 0xffffffdd
   1a418:	mov	r3, #0
   1a41c:	strb	r3, [fp, #-36]	; 0xffffffdc
   1a420:	mov	r3, #1
   1a424:	strb	r3, [fp, #-37]	; 0xffffffdb
   1a428:	ldr	r3, [fp, #4]
   1a42c:	cmp	r3, #10
   1a430:	ldrls	pc, [pc, r3, lsl #2]
   1a434:	b	1a64c <lchmod@@Base+0x147c>
   1a438:	andeq	sl, r1, r0, asr #12
   1a43c:			; <UNDEFINED> instruction: 0x0001a5b8
   1a440:	ldrdeq	sl, [r1], -ip
   1a444:			; <UNDEFINED> instruction: 0x0001a5b0
   1a448:	andeq	sl, r1, r0, asr #11
   1a44c:	andeq	sl, r1, r4, ror r4
   1a450:	andeq	sl, r1, r4, ror #8
   1a454:	ldrdeq	sl, [r1], -r8
   1a458:	andeq	sl, r1, ip, ror #9
   1a45c:	andeq	sl, r1, ip, ror #9
   1a460:	andeq	sl, r1, ip, ror #9
   1a464:	mov	r3, #5
   1a468:	str	r3, [fp, #4]
   1a46c:	mov	r3, #1
   1a470:	strb	r3, [fp, #-34]	; 0xffffffde
   1a474:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a478:	eor	r3, r3, #1
   1a47c:	uxtb	r3, r3
   1a480:	cmp	r3, #0
   1a484:	beq	1a4b8 <lchmod@@Base+0x12e8>
   1a488:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a48c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a490:	cmp	r2, r3
   1a494:	bcs	1a4ac <lchmod@@Base+0x12dc>
   1a498:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a49c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a4a0:	add	r3, r2, r3
   1a4a4:	mov	r2, #34	; 0x22
   1a4a8:	strb	r2, [r3]
   1a4ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a4b0:	add	r3, r3, #1
   1a4b4:	str	r3, [fp, #-20]	; 0xffffffec
   1a4b8:	mov	r3, #1
   1a4bc:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a4c0:	movw	r3, #1572	; 0x624
   1a4c4:	movt	r3, #2
   1a4c8:	str	r3, [fp, #-28]	; 0xffffffe4
   1a4cc:	mov	r3, #1
   1a4d0:	str	r3, [fp, #-32]	; 0xffffffe0
   1a4d4:	b	1a650 <lchmod@@Base+0x1480>
   1a4d8:	mov	r3, #1
   1a4dc:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a4e0:	mov	r3, #0
   1a4e4:	strb	r3, [fp, #-34]	; 0xffffffde
   1a4e8:	b	1a650 <lchmod@@Base+0x1480>
   1a4ec:	ldr	r3, [fp, #4]
   1a4f0:	cmp	r3, #10
   1a4f4:	beq	1a520 <lchmod@@Base+0x1350>
   1a4f8:	ldr	r1, [fp, #4]
   1a4fc:	movw	r0, #1580	; 0x62c
   1a500:	movt	r0, #2
   1a504:	bl	1a294 <lchmod@@Base+0x10c4>
   1a508:	str	r0, [fp, #16]
   1a50c:	ldr	r1, [fp, #4]
   1a510:	movw	r0, #1576	; 0x628
   1a514:	movt	r0, #2
   1a518:	bl	1a294 <lchmod@@Base+0x10c4>
   1a51c:	str	r0, [fp, #20]
   1a520:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a524:	eor	r3, r3, #1
   1a528:	uxtb	r3, r3
   1a52c:	cmp	r3, #0
   1a530:	beq	1a590 <lchmod@@Base+0x13c0>
   1a534:	ldr	r3, [fp, #16]
   1a538:	str	r3, [fp, #-28]	; 0xffffffe4
   1a53c:	b	1a580 <lchmod@@Base+0x13b0>
   1a540:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a544:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a548:	cmp	r2, r3
   1a54c:	bcs	1a568 <lchmod@@Base+0x1398>
   1a550:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a554:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a558:	add	r3, r2, r3
   1a55c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1a560:	ldrb	r2, [r2]
   1a564:	strb	r2, [r3]
   1a568:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a56c:	add	r3, r3, #1
   1a570:	str	r3, [fp, #-20]	; 0xffffffec
   1a574:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a578:	add	r3, r3, #1
   1a57c:	str	r3, [fp, #-28]	; 0xffffffe4
   1a580:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a584:	ldrb	r3, [r3]
   1a588:	cmp	r3, #0
   1a58c:	bne	1a540 <lchmod@@Base+0x1370>
   1a590:	mov	r3, #1
   1a594:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a598:	ldr	r3, [fp, #20]
   1a59c:	str	r3, [fp, #-28]	; 0xffffffe4
   1a5a0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a5a4:	bl	11684 <strlen@plt>
   1a5a8:	str	r0, [fp, #-32]	; 0xffffffe0
   1a5ac:	b	1a650 <lchmod@@Base+0x1480>
   1a5b0:	mov	r3, #1
   1a5b4:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a5b8:	mov	r3, #1
   1a5bc:	strb	r3, [fp, #-34]	; 0xffffffde
   1a5c0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a5c4:	eor	r3, r3, #1
   1a5c8:	uxtb	r3, r3
   1a5cc:	cmp	r3, #0
   1a5d0:	beq	1a5dc <lchmod@@Base+0x140c>
   1a5d4:	mov	r3, #1
   1a5d8:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a5dc:	mov	r3, #2
   1a5e0:	str	r3, [fp, #4]
   1a5e4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a5e8:	eor	r3, r3, #1
   1a5ec:	uxtb	r3, r3
   1a5f0:	cmp	r3, #0
   1a5f4:	beq	1a628 <lchmod@@Base+0x1458>
   1a5f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a5fc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a600:	cmp	r2, r3
   1a604:	bcs	1a61c <lchmod@@Base+0x144c>
   1a608:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a60c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a610:	add	r3, r2, r3
   1a614:	mov	r2, #39	; 0x27
   1a618:	strb	r2, [r3]
   1a61c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a620:	add	r3, r3, #1
   1a624:	str	r3, [fp, #-20]	; 0xffffffec
   1a628:	movw	r3, #1576	; 0x628
   1a62c:	movt	r3, #2
   1a630:	str	r3, [fp, #-28]	; 0xffffffe4
   1a634:	mov	r3, #1
   1a638:	str	r3, [fp, #-32]	; 0xffffffe0
   1a63c:	b	1a650 <lchmod@@Base+0x1480>
   1a640:	mov	r3, #0
   1a644:	strb	r3, [fp, #-34]	; 0xffffffde
   1a648:	b	1a650 <lchmod@@Base+0x1480>
   1a64c:	bl	117f8 <abort@plt>
   1a650:	mov	r3, #0
   1a654:	str	r3, [fp, #-16]
   1a658:	b	1b7f4 <lchmod@@Base+0x2624>
   1a65c:	mov	r3, #0
   1a660:	strb	r3, [fp, #-40]	; 0xffffffd8
   1a664:	mov	r3, #0
   1a668:	strb	r3, [fp, #-41]	; 0xffffffd7
   1a66c:	mov	r3, #0
   1a670:	strb	r3, [fp, #-42]	; 0xffffffd6
   1a674:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1a678:	cmp	r3, #0
   1a67c:	beq	1a718 <lchmod@@Base+0x1548>
   1a680:	ldr	r3, [fp, #4]
   1a684:	cmp	r3, #2
   1a688:	beq	1a718 <lchmod@@Base+0x1548>
   1a68c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a690:	cmp	r3, #0
   1a694:	beq	1a718 <lchmod@@Base+0x1548>
   1a698:	ldr	r2, [fp, #-16]
   1a69c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a6a0:	add	r4, r2, r3
   1a6a4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1a6a8:	cmn	r3, #1
   1a6ac:	bne	1a6d0 <lchmod@@Base+0x1500>
   1a6b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a6b4:	cmp	r3, #1
   1a6b8:	bls	1a6d0 <lchmod@@Base+0x1500>
   1a6bc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1a6c0:	bl	11684 <strlen@plt>
   1a6c4:	str	r0, [fp, #-100]	; 0xffffff9c
   1a6c8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1a6cc:	b	1a6d4 <lchmod@@Base+0x1504>
   1a6d0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1a6d4:	cmp	r3, r4
   1a6d8:	bcc	1a718 <lchmod@@Base+0x1548>
   1a6dc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1a6e0:	ldr	r3, [fp, #-16]
   1a6e4:	add	r3, r2, r3
   1a6e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a6ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1a6f0:	mov	r0, r3
   1a6f4:	bl	114f8 <memcmp@plt>
   1a6f8:	mov	r3, r0
   1a6fc:	cmp	r3, #0
   1a700:	bne	1a718 <lchmod@@Base+0x1548>
   1a704:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a708:	cmp	r3, #0
   1a70c:	bne	1b9b0 <lchmod@@Base+0x27e0>
   1a710:	mov	r3, #1
   1a714:	strb	r3, [fp, #-40]	; 0xffffffd8
   1a718:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1a71c:	ldr	r3, [fp, #-16]
   1a720:	add	r3, r2, r3
   1a724:	ldrb	r3, [r3]
   1a728:	strb	r3, [fp, #-38]	; 0xffffffda
   1a72c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1a730:	cmp	r3, #126	; 0x7e
   1a734:	ldrls	pc, [pc, r3, lsl #2]
   1a738:	b	1af70 <lchmod@@Base+0x1da0>
   1a73c:	andeq	sl, r1, r8, lsr r9
   1a740:	andeq	sl, r1, r0, ror pc
   1a744:	andeq	sl, r1, r0, ror pc
   1a748:	andeq	sl, r1, r0, ror pc
   1a74c:	andeq	sl, r1, r0, ror pc
   1a750:	andeq	sl, r1, r0, ror pc
   1a754:	andeq	sl, r1, r0, ror pc
   1a758:	andeq	sl, r1, ip, lsr #26
   1a75c:	andeq	sl, r1, r8, lsr sp
   1a760:	andeq	sl, r1, r8, ror #26
   1a764:	andeq	sl, r1, r0, asr sp
   1a768:	andeq	sl, r1, r4, ror sp
   1a76c:	andeq	sl, r1, r4, asr #26
   1a770:	andeq	sl, r1, ip, asr sp
   1a774:	andeq	sl, r1, r0, ror pc
   1a778:	andeq	sl, r1, r0, ror pc
   1a77c:	andeq	sl, r1, r0, ror pc
   1a780:	andeq	sl, r1, r0, ror pc
   1a784:	andeq	sl, r1, r0, ror pc
   1a788:	andeq	sl, r1, r0, ror pc
   1a78c:	andeq	sl, r1, r0, ror pc
   1a790:	andeq	sl, r1, r0, ror pc
   1a794:	andeq	sl, r1, r0, ror pc
   1a798:	andeq	sl, r1, r0, ror pc
   1a79c:	andeq	sl, r1, r0, ror pc
   1a7a0:	andeq	sl, r1, r0, ror pc
   1a7a4:	andeq	sl, r1, r0, ror pc
   1a7a8:	andeq	sl, r1, r0, ror pc
   1a7ac:	andeq	sl, r1, r0, ror pc
   1a7b0:	andeq	sl, r1, r0, ror pc
   1a7b4:	andeq	sl, r1, r0, ror pc
   1a7b8:	andeq	sl, r1, r0, ror pc
   1a7bc:	andeq	sl, r1, r4, asr lr
   1a7c0:	andeq	sl, r1, ip, asr lr
   1a7c4:	andeq	sl, r1, ip, asr lr
   1a7c8:	andeq	sl, r1, r8, asr #28
   1a7cc:	andeq	sl, r1, ip, asr lr
   1a7d0:	andeq	sl, r1, r4, ror #30
   1a7d4:	andeq	sl, r1, ip, asr lr
   1a7d8:	andeq	sl, r1, r8, ror lr
   1a7dc:	andeq	sl, r1, ip, asr lr
   1a7e0:	andeq	sl, r1, ip, asr lr
   1a7e4:	andeq	sl, r1, ip, asr lr
   1a7e8:	andeq	sl, r1, r4, ror #30
   1a7ec:	andeq	sl, r1, r4, ror #30
   1a7f0:	andeq	sl, r1, r4, ror #30
   1a7f4:	andeq	sl, r1, r4, ror #30
   1a7f8:	andeq	sl, r1, r4, ror #30
   1a7fc:	andeq	sl, r1, r4, ror #30
   1a800:	andeq	sl, r1, r4, ror #30
   1a804:	andeq	sl, r1, r4, ror #30
   1a808:	andeq	sl, r1, r4, ror #30
   1a80c:	andeq	sl, r1, r4, ror #30
   1a810:	andeq	sl, r1, r4, ror #30
   1a814:	andeq	sl, r1, r4, ror #30
   1a818:	andeq	sl, r1, r4, ror #30
   1a81c:	andeq	sl, r1, r4, ror #30
   1a820:	andeq	sl, r1, r4, ror #30
   1a824:	andeq	sl, r1, r4, ror #30
   1a828:	andeq	sl, r1, ip, asr lr
   1a82c:	andeq	sl, r1, ip, asr lr
   1a830:	andeq	sl, r1, ip, asr lr
   1a834:	andeq	sl, r1, ip, asr lr
   1a838:	andeq	sl, r1, r8, lsl fp
   1a83c:	andeq	sl, r1, r0, ror pc
   1a840:	andeq	sl, r1, r4, ror #30
   1a844:	andeq	sl, r1, r4, ror #30
   1a848:	andeq	sl, r1, r4, ror #30
   1a84c:	andeq	sl, r1, r4, ror #30
   1a850:	andeq	sl, r1, r4, ror #30
   1a854:	andeq	sl, r1, r4, ror #30
   1a858:	andeq	sl, r1, r4, ror #30
   1a85c:	andeq	sl, r1, r4, ror #30
   1a860:	andeq	sl, r1, r4, ror #30
   1a864:	andeq	sl, r1, r4, ror #30
   1a868:	andeq	sl, r1, r4, ror #30
   1a86c:	andeq	sl, r1, r4, ror #30
   1a870:	andeq	sl, r1, r4, ror #30
   1a874:	andeq	sl, r1, r4, ror #30
   1a878:	andeq	sl, r1, r4, ror #30
   1a87c:	andeq	sl, r1, r4, ror #30
   1a880:	andeq	sl, r1, r4, ror #30
   1a884:	andeq	sl, r1, r4, ror #30
   1a888:	andeq	sl, r1, r4, ror #30
   1a88c:	andeq	sl, r1, r4, ror #30
   1a890:	andeq	sl, r1, r4, ror #30
   1a894:	andeq	sl, r1, r4, ror #30
   1a898:	andeq	sl, r1, r4, ror #30
   1a89c:	andeq	sl, r1, r4, ror #30
   1a8a0:	andeq	sl, r1, r4, ror #30
   1a8a4:	andeq	sl, r1, r4, ror #30
   1a8a8:	andeq	sl, r1, ip, asr lr
   1a8ac:	andeq	sl, r1, r0, lsl #27
   1a8b0:	andeq	sl, r1, r4, ror #30
   1a8b4:	andeq	sl, r1, ip, asr lr
   1a8b8:	andeq	sl, r1, r4, ror #30
   1a8bc:	andeq	sl, r1, ip, asr lr
   1a8c0:	andeq	sl, r1, r4, ror #30
   1a8c4:	andeq	sl, r1, r4, ror #30
   1a8c8:	andeq	sl, r1, r4, ror #30
   1a8cc:	andeq	sl, r1, r4, ror #30
   1a8d0:	andeq	sl, r1, r4, ror #30
   1a8d4:	andeq	sl, r1, r4, ror #30
   1a8d8:	andeq	sl, r1, r4, ror #30
   1a8dc:	andeq	sl, r1, r4, ror #30
   1a8e0:	andeq	sl, r1, r4, ror #30
   1a8e4:	andeq	sl, r1, r4, ror #30
   1a8e8:	andeq	sl, r1, r4, ror #30
   1a8ec:	andeq	sl, r1, r4, ror #30
   1a8f0:	andeq	sl, r1, r4, ror #30
   1a8f4:	andeq	sl, r1, r4, ror #30
   1a8f8:	andeq	sl, r1, r4, ror #30
   1a8fc:	andeq	sl, r1, r4, ror #30
   1a900:	andeq	sl, r1, r4, ror #30
   1a904:	andeq	sl, r1, r4, ror #30
   1a908:	andeq	sl, r1, r4, ror #30
   1a90c:	andeq	sl, r1, r4, ror #30
   1a910:	andeq	sl, r1, r4, ror #30
   1a914:	andeq	sl, r1, r4, ror #30
   1a918:	andeq	sl, r1, r4, ror #30
   1a91c:	andeq	sl, r1, r4, ror #30
   1a920:	andeq	sl, r1, r4, ror #30
   1a924:	andeq	sl, r1, r4, ror #30
   1a928:	andeq	sl, r1, r0, lsl #28
   1a92c:	andeq	sl, r1, ip, asr lr
   1a930:	andeq	sl, r1, r0, lsl #28
   1a934:	andeq	sl, r1, r8, asr #28
   1a938:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1a93c:	cmp	r3, #0
   1a940:	beq	1ab04 <lchmod@@Base+0x1934>
   1a944:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a948:	cmp	r3, #0
   1a94c:	bne	1b9b8 <lchmod@@Base+0x27e8>
   1a950:	mov	r3, #1
   1a954:	strb	r3, [fp, #-41]	; 0xffffffd7
   1a958:	ldr	r3, [fp, #4]
   1a95c:	cmp	r3, #2
   1a960:	bne	1aa10 <lchmod@@Base+0x1840>
   1a964:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1a968:	eor	r3, r3, #1
   1a96c:	uxtb	r3, r3
   1a970:	cmp	r3, #0
   1a974:	beq	1aa10 <lchmod@@Base+0x1840>
   1a978:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a97c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a980:	cmp	r2, r3
   1a984:	bcs	1a99c <lchmod@@Base+0x17cc>
   1a988:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a98c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a990:	add	r3, r2, r3
   1a994:	mov	r2, #39	; 0x27
   1a998:	strb	r2, [r3]
   1a99c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9a0:	add	r3, r3, #1
   1a9a4:	str	r3, [fp, #-20]	; 0xffffffec
   1a9a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a9ac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a9b0:	cmp	r2, r3
   1a9b4:	bcs	1a9cc <lchmod@@Base+0x17fc>
   1a9b8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a9bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9c0:	add	r3, r2, r3
   1a9c4:	mov	r2, #36	; 0x24
   1a9c8:	strb	r2, [r3]
   1a9cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9d0:	add	r3, r3, #1
   1a9d4:	str	r3, [fp, #-20]	; 0xffffffec
   1a9d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a9dc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a9e0:	cmp	r2, r3
   1a9e4:	bcs	1a9fc <lchmod@@Base+0x182c>
   1a9e8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a9ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9f0:	add	r3, r2, r3
   1a9f4:	mov	r2, #39	; 0x27
   1a9f8:	strb	r2, [r3]
   1a9fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aa00:	add	r3, r3, #1
   1aa04:	str	r3, [fp, #-20]	; 0xffffffec
   1aa08:	mov	r3, #1
   1aa0c:	strb	r3, [fp, #-35]	; 0xffffffdd
   1aa10:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aa14:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aa18:	cmp	r2, r3
   1aa1c:	bcs	1aa34 <lchmod@@Base+0x1864>
   1aa20:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aa24:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aa28:	add	r3, r2, r3
   1aa2c:	mov	r2, #92	; 0x5c
   1aa30:	strb	r2, [r3]
   1aa34:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aa38:	add	r3, r3, #1
   1aa3c:	str	r3, [fp, #-20]	; 0xffffffec
   1aa40:	ldr	r3, [fp, #4]
   1aa44:	cmp	r3, #2
   1aa48:	beq	1aaf8 <lchmod@@Base+0x1928>
   1aa4c:	ldr	r3, [fp, #-16]
   1aa50:	add	r3, r3, #1
   1aa54:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1aa58:	cmp	r2, r3
   1aa5c:	bls	1aaf8 <lchmod@@Base+0x1928>
   1aa60:	ldr	r3, [fp, #-16]
   1aa64:	add	r3, r3, #1
   1aa68:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1aa6c:	add	r3, r2, r3
   1aa70:	ldrb	r3, [r3]
   1aa74:	cmp	r3, #47	; 0x2f
   1aa78:	bls	1aaf8 <lchmod@@Base+0x1928>
   1aa7c:	ldr	r3, [fp, #-16]
   1aa80:	add	r3, r3, #1
   1aa84:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1aa88:	add	r3, r2, r3
   1aa8c:	ldrb	r3, [r3]
   1aa90:	cmp	r3, #57	; 0x39
   1aa94:	bhi	1aaf8 <lchmod@@Base+0x1928>
   1aa98:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aa9c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aaa0:	cmp	r2, r3
   1aaa4:	bcs	1aabc <lchmod@@Base+0x18ec>
   1aaa8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aaac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aab0:	add	r3, r2, r3
   1aab4:	mov	r2, #48	; 0x30
   1aab8:	strb	r2, [r3]
   1aabc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aac0:	add	r3, r3, #1
   1aac4:	str	r3, [fp, #-20]	; 0xffffffec
   1aac8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aacc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aad0:	cmp	r2, r3
   1aad4:	bcs	1aaec <lchmod@@Base+0x191c>
   1aad8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aadc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aae0:	add	r3, r2, r3
   1aae4:	mov	r2, #48	; 0x30
   1aae8:	strb	r2, [r3]
   1aaec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aaf0:	add	r3, r3, #1
   1aaf4:	str	r3, [fp, #-20]	; 0xffffffec
   1aaf8:	mov	r3, #48	; 0x30
   1aafc:	strb	r3, [fp, #-38]	; 0xffffffda
   1ab00:	b	1b540 <lchmod@@Base+0x2370>
   1ab04:	ldr	r3, [fp, #8]
   1ab08:	and	r3, r3, #1
   1ab0c:	cmp	r3, #0
   1ab10:	beq	1b540 <lchmod@@Base+0x2370>
   1ab14:	b	1b7e8 <lchmod@@Base+0x2618>
   1ab18:	ldr	r3, [fp, #4]
   1ab1c:	cmp	r3, #2
   1ab20:	beq	1ab34 <lchmod@@Base+0x1964>
   1ab24:	ldr	r3, [fp, #4]
   1ab28:	cmp	r3, #5
   1ab2c:	beq	1ab44 <lchmod@@Base+0x1974>
   1ab30:	b	1ad28 <lchmod@@Base+0x1b58>
   1ab34:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ab38:	cmp	r3, #0
   1ab3c:	beq	1ad1c <lchmod@@Base+0x1b4c>
   1ab40:	b	1b9ec <lchmod@@Base+0x281c>
   1ab44:	ldr	r3, [fp, #8]
   1ab48:	and	r3, r3, #4
   1ab4c:	cmp	r3, #0
   1ab50:	beq	1ad24 <lchmod@@Base+0x1b54>
   1ab54:	ldr	r3, [fp, #-16]
   1ab58:	add	r3, r3, #2
   1ab5c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1ab60:	cmp	r2, r3
   1ab64:	bls	1ad24 <lchmod@@Base+0x1b54>
   1ab68:	ldr	r3, [fp, #-16]
   1ab6c:	add	r3, r3, #1
   1ab70:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ab74:	add	r3, r2, r3
   1ab78:	ldrb	r3, [r3]
   1ab7c:	cmp	r3, #63	; 0x3f
   1ab80:	bne	1ad24 <lchmod@@Base+0x1b54>
   1ab84:	ldr	r3, [fp, #-16]
   1ab88:	add	r3, r3, #2
   1ab8c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ab90:	add	r3, r2, r3
   1ab94:	ldrb	r3, [r3]
   1ab98:	sub	r3, r3, #33	; 0x21
   1ab9c:	cmp	r3, #29
   1aba0:	ldrls	pc, [pc, r3, lsl #2]
   1aba4:	b	1ad14 <lchmod@@Base+0x1b44>
   1aba8:	andeq	sl, r1, r0, lsr #24
   1abac:	andeq	sl, r1, r4, lsl sp
   1abb0:	andeq	sl, r1, r4, lsl sp
   1abb4:	andeq	sl, r1, r4, lsl sp
   1abb8:	andeq	sl, r1, r4, lsl sp
   1abbc:	andeq	sl, r1, r4, lsl sp
   1abc0:	andeq	sl, r1, r0, lsr #24
   1abc4:	andeq	sl, r1, r0, lsr #24
   1abc8:	andeq	sl, r1, r0, lsr #24
   1abcc:	andeq	sl, r1, r4, lsl sp
   1abd0:	andeq	sl, r1, r4, lsl sp
   1abd4:	andeq	sl, r1, r4, lsl sp
   1abd8:	andeq	sl, r1, r0, lsr #24
   1abdc:	andeq	sl, r1, r4, lsl sp
   1abe0:	andeq	sl, r1, r0, lsr #24
   1abe4:	andeq	sl, r1, r4, lsl sp
   1abe8:	andeq	sl, r1, r4, lsl sp
   1abec:	andeq	sl, r1, r4, lsl sp
   1abf0:	andeq	sl, r1, r4, lsl sp
   1abf4:	andeq	sl, r1, r4, lsl sp
   1abf8:	andeq	sl, r1, r4, lsl sp
   1abfc:	andeq	sl, r1, r4, lsl sp
   1ac00:	andeq	sl, r1, r4, lsl sp
   1ac04:	andeq	sl, r1, r4, lsl sp
   1ac08:	andeq	sl, r1, r4, lsl sp
   1ac0c:	andeq	sl, r1, r4, lsl sp
   1ac10:	andeq	sl, r1, r4, lsl sp
   1ac14:	andeq	sl, r1, r0, lsr #24
   1ac18:	andeq	sl, r1, r0, lsr #24
   1ac1c:	andeq	sl, r1, r0, lsr #24
   1ac20:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ac24:	cmp	r3, #0
   1ac28:	bne	1b9c0 <lchmod@@Base+0x27f0>
   1ac2c:	ldr	r3, [fp, #-16]
   1ac30:	add	r3, r3, #2
   1ac34:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ac38:	add	r3, r2, r3
   1ac3c:	ldrb	r3, [r3]
   1ac40:	strb	r3, [fp, #-38]	; 0xffffffda
   1ac44:	ldr	r3, [fp, #-16]
   1ac48:	add	r3, r3, #2
   1ac4c:	str	r3, [fp, #-16]
   1ac50:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ac54:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ac58:	cmp	r2, r3
   1ac5c:	bcs	1ac74 <lchmod@@Base+0x1aa4>
   1ac60:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ac64:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ac68:	add	r3, r2, r3
   1ac6c:	mov	r2, #63	; 0x3f
   1ac70:	strb	r2, [r3]
   1ac74:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ac78:	add	r3, r3, #1
   1ac7c:	str	r3, [fp, #-20]	; 0xffffffec
   1ac80:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ac84:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ac88:	cmp	r2, r3
   1ac8c:	bcs	1aca4 <lchmod@@Base+0x1ad4>
   1ac90:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ac94:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ac98:	add	r3, r2, r3
   1ac9c:	mov	r2, #34	; 0x22
   1aca0:	strb	r2, [r3]
   1aca4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aca8:	add	r3, r3, #1
   1acac:	str	r3, [fp, #-20]	; 0xffffffec
   1acb0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1acb4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1acb8:	cmp	r2, r3
   1acbc:	bcs	1acd4 <lchmod@@Base+0x1b04>
   1acc0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1acc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1acc8:	add	r3, r2, r3
   1accc:	mov	r2, #34	; 0x22
   1acd0:	strb	r2, [r3]
   1acd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1acd8:	add	r3, r3, #1
   1acdc:	str	r3, [fp, #-20]	; 0xffffffec
   1ace0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ace4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ace8:	cmp	r2, r3
   1acec:	bcs	1ad04 <lchmod@@Base+0x1b34>
   1acf0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1acf4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1acf8:	add	r3, r2, r3
   1acfc:	mov	r2, #63	; 0x3f
   1ad00:	strb	r2, [r3]
   1ad04:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ad08:	add	r3, r3, #1
   1ad0c:	str	r3, [fp, #-20]	; 0xffffffec
   1ad10:	b	1ad18 <lchmod@@Base+0x1b48>
   1ad14:	nop	{0}
   1ad18:	b	1ad24 <lchmod@@Base+0x1b54>
   1ad1c:	nop	{0}
   1ad20:	b	1b574 <lchmod@@Base+0x23a4>
   1ad24:	nop	{0}
   1ad28:	b	1b574 <lchmod@@Base+0x23a4>
   1ad2c:	mov	r3, #97	; 0x61
   1ad30:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad34:	b	1ade8 <lchmod@@Base+0x1c18>
   1ad38:	mov	r3, #98	; 0x62
   1ad3c:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad40:	b	1ade8 <lchmod@@Base+0x1c18>
   1ad44:	mov	r3, #102	; 0x66
   1ad48:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad4c:	b	1ade8 <lchmod@@Base+0x1c18>
   1ad50:	mov	r3, #110	; 0x6e
   1ad54:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad58:	b	1adcc <lchmod@@Base+0x1bfc>
   1ad5c:	mov	r3, #114	; 0x72
   1ad60:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad64:	b	1adcc <lchmod@@Base+0x1bfc>
   1ad68:	mov	r3, #116	; 0x74
   1ad6c:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad70:	b	1adcc <lchmod@@Base+0x1bfc>
   1ad74:	mov	r3, #118	; 0x76
   1ad78:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad7c:	b	1ade8 <lchmod@@Base+0x1c18>
   1ad80:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1ad84:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ad88:	ldr	r3, [fp, #4]
   1ad8c:	cmp	r3, #2
   1ad90:	bne	1ada4 <lchmod@@Base+0x1bd4>
   1ad94:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ad98:	cmp	r3, #0
   1ad9c:	beq	1b700 <lchmod@@Base+0x2530>
   1ada0:	b	1b9ec <lchmod@@Base+0x281c>
   1ada4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1ada8:	cmp	r3, #0
   1adac:	beq	1adc8 <lchmod@@Base+0x1bf8>
   1adb0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1adb4:	cmp	r3, #0
   1adb8:	beq	1adc8 <lchmod@@Base+0x1bf8>
   1adbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1adc0:	cmp	r3, #0
   1adc4:	bne	1b708 <lchmod@@Base+0x2538>
   1adc8:	nop	{0}
   1adcc:	ldr	r3, [fp, #4]
   1add0:	cmp	r3, #2
   1add4:	bne	1ade4 <lchmod@@Base+0x1c14>
   1add8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1addc:	cmp	r3, #0
   1ade0:	bne	1b9c8 <lchmod@@Base+0x27f8>
   1ade4:	nop	{0}
   1ade8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1adec:	cmp	r3, #0
   1adf0:	beq	1b548 <lchmod@@Base+0x2378>
   1adf4:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   1adf8:	strb	r3, [fp, #-38]	; 0xffffffda
   1adfc:	b	1b600 <lchmod@@Base+0x2430>
   1ae00:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ae04:	cmn	r3, #1
   1ae08:	bne	1ae2c <lchmod@@Base+0x1c5c>
   1ae0c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1ae10:	add	r3, r3, #1
   1ae14:	ldrb	r3, [r3]
   1ae18:	cmp	r3, #0
   1ae1c:	movne	r3, #1
   1ae20:	moveq	r3, #0
   1ae24:	uxtb	r3, r3
   1ae28:	b	1ae40 <lchmod@@Base+0x1c70>
   1ae2c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ae30:	cmp	r3, #1
   1ae34:	movne	r3, #1
   1ae38:	moveq	r3, #0
   1ae3c:	uxtb	r3, r3
   1ae40:	cmp	r3, #0
   1ae44:	bne	1b550 <lchmod@@Base+0x2380>
   1ae48:	ldr	r3, [fp, #-16]
   1ae4c:	cmp	r3, #0
   1ae50:	bne	1b558 <lchmod@@Base+0x2388>
   1ae54:	mov	r3, #1
   1ae58:	strb	r3, [fp, #-42]	; 0xffffffd6
   1ae5c:	ldr	r3, [fp, #4]
   1ae60:	cmp	r3, #2
   1ae64:	bne	1b560 <lchmod@@Base+0x2390>
   1ae68:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ae6c:	cmp	r3, #0
   1ae70:	beq	1b560 <lchmod@@Base+0x2390>
   1ae74:	b	1b9ec <lchmod@@Base+0x281c>
   1ae78:	mov	r3, #1
   1ae7c:	strb	r3, [fp, #-36]	; 0xffffffdc
   1ae80:	mov	r3, #1
   1ae84:	strb	r3, [fp, #-42]	; 0xffffffd6
   1ae88:	ldr	r3, [fp, #4]
   1ae8c:	cmp	r3, #2
   1ae90:	bne	1b568 <lchmod@@Base+0x2398>
   1ae94:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ae98:	cmp	r3, #0
   1ae9c:	bne	1b9d0 <lchmod@@Base+0x2800>
   1aea0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aea4:	cmp	r3, #0
   1aea8:	beq	1aec8 <lchmod@@Base+0x1cf8>
   1aeac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aeb0:	cmp	r3, #0
   1aeb4:	bne	1aec8 <lchmod@@Base+0x1cf8>
   1aeb8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aebc:	str	r3, [fp, #-24]	; 0xffffffe8
   1aec0:	mov	r3, #0
   1aec4:	str	r3, [fp, #-92]	; 0xffffffa4
   1aec8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aecc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aed0:	cmp	r2, r3
   1aed4:	bcs	1aeec <lchmod@@Base+0x1d1c>
   1aed8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aedc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aee0:	add	r3, r2, r3
   1aee4:	mov	r2, #39	; 0x27
   1aee8:	strb	r2, [r3]
   1aeec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aef0:	add	r3, r3, #1
   1aef4:	str	r3, [fp, #-20]	; 0xffffffec
   1aef8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aefc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1af00:	cmp	r2, r3
   1af04:	bcs	1af1c <lchmod@@Base+0x1d4c>
   1af08:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1af0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af10:	add	r3, r2, r3
   1af14:	mov	r2, #92	; 0x5c
   1af18:	strb	r2, [r3]
   1af1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af20:	add	r3, r3, #1
   1af24:	str	r3, [fp, #-20]	; 0xffffffec
   1af28:	ldr	r2, [fp, #-20]	; 0xffffffec
   1af2c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1af30:	cmp	r2, r3
   1af34:	bcs	1af4c <lchmod@@Base+0x1d7c>
   1af38:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1af3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af40:	add	r3, r2, r3
   1af44:	mov	r2, #39	; 0x27
   1af48:	strb	r2, [r3]
   1af4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af50:	add	r3, r3, #1
   1af54:	str	r3, [fp, #-20]	; 0xffffffec
   1af58:	mov	r3, #0
   1af5c:	strb	r3, [fp, #-35]	; 0xffffffdd
   1af60:	b	1b568 <lchmod@@Base+0x2398>
   1af64:	mov	r3, #1
   1af68:	strb	r3, [fp, #-42]	; 0xffffffd6
   1af6c:	b	1b574 <lchmod@@Base+0x23a4>
   1af70:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   1af74:	cmp	r3, #0
   1af78:	beq	1afb8 <lchmod@@Base+0x1de8>
   1af7c:	mov	r3, #1
   1af80:	str	r3, [fp, #-48]	; 0xffffffd0
   1af84:	bl	11648 <__ctype_b_loc@plt>
   1af88:	mov	r3, r0
   1af8c:	ldr	r2, [r3]
   1af90:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1af94:	lsl	r3, r3, #1
   1af98:	add	r3, r2, r3
   1af9c:	ldrh	r3, [r3]
   1afa0:	and	r3, r3, #16384	; 0x4000
   1afa4:	cmp	r3, #0
   1afa8:	movne	r3, #1
   1afac:	moveq	r3, #0
   1afb0:	strb	r3, [fp, #-49]	; 0xffffffcf
   1afb4:	b	1b204 <lchmod@@Base+0x2034>
   1afb8:	sub	r3, fp, #76	; 0x4c
   1afbc:	mov	r2, #8
   1afc0:	mov	r1, #0
   1afc4:	mov	r0, r3
   1afc8:	bl	116d8 <memset@plt>
   1afcc:	mov	r3, #0
   1afd0:	str	r3, [fp, #-48]	; 0xffffffd0
   1afd4:	mov	r3, #1
   1afd8:	strb	r3, [fp, #-49]	; 0xffffffcf
   1afdc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1afe0:	cmn	r3, #1
   1afe4:	bne	1aff4 <lchmod@@Base+0x1e24>
   1afe8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1afec:	bl	11684 <strlen@plt>
   1aff0:	str	r0, [fp, #-100]	; 0xffffff9c
   1aff4:	ldr	r2, [fp, #-16]
   1aff8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1affc:	add	r3, r2, r3
   1b000:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b004:	add	r1, r2, r3
   1b008:	ldr	r2, [fp, #-16]
   1b00c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b010:	add	r3, r2, r3
   1b014:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1b018:	sub	r2, r2, r3
   1b01c:	sub	r3, fp, #76	; 0x4c
   1b020:	sub	r0, fp, #80	; 0x50
   1b024:	bl	1f320 <lchmod@@Base+0x6150>
   1b028:	str	r0, [fp, #-64]	; 0xffffffc0
   1b02c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b030:	cmp	r3, #0
   1b034:	beq	1b1f8 <lchmod@@Base+0x2028>
   1b038:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b03c:	cmn	r3, #1
   1b040:	bne	1b050 <lchmod@@Base+0x1e80>
   1b044:	mov	r3, #0
   1b048:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b04c:	b	1b204 <lchmod@@Base+0x2034>
   1b050:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b054:	cmn	r3, #2
   1b058:	bne	1b0b0 <lchmod@@Base+0x1ee0>
   1b05c:	mov	r3, #0
   1b060:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b064:	b	1b074 <lchmod@@Base+0x1ea4>
   1b068:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b06c:	add	r3, r3, #1
   1b070:	str	r3, [fp, #-48]	; 0xffffffd0
   1b074:	ldr	r2, [fp, #-16]
   1b078:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b07c:	add	r3, r2, r3
   1b080:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1b084:	cmp	r2, r3
   1b088:	bls	1b200 <lchmod@@Base+0x2030>
   1b08c:	ldr	r2, [fp, #-16]
   1b090:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b094:	add	r3, r2, r3
   1b098:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b09c:	add	r3, r2, r3
   1b0a0:	ldrb	r3, [r3]
   1b0a4:	cmp	r3, #0
   1b0a8:	bne	1b068 <lchmod@@Base+0x1e98>
   1b0ac:	b	1b200 <lchmod@@Base+0x2030>
   1b0b0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b0b4:	cmp	r3, #0
   1b0b8:	beq	1b1ac <lchmod@@Base+0x1fdc>
   1b0bc:	ldr	r3, [fp, #4]
   1b0c0:	cmp	r3, #2
   1b0c4:	bne	1b1ac <lchmod@@Base+0x1fdc>
   1b0c8:	mov	r3, #1
   1b0cc:	str	r3, [fp, #-56]	; 0xffffffc8
   1b0d0:	b	1b19c <lchmod@@Base+0x1fcc>
   1b0d4:	ldr	r2, [fp, #-16]
   1b0d8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b0dc:	add	r2, r2, r3
   1b0e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b0e4:	add	r3, r2, r3
   1b0e8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b0ec:	add	r3, r2, r3
   1b0f0:	ldrb	r3, [r3]
   1b0f4:	sub	r3, r3, #91	; 0x5b
   1b0f8:	cmp	r3, #33	; 0x21
   1b0fc:	ldrls	pc, [pc, r3, lsl #2]
   1b100:	b	1b18c <lchmod@@Base+0x1fbc>
   1b104:	andeq	fp, r1, ip, ror #19
   1b108:	andeq	fp, r1, ip, ror #19
   1b10c:	andeq	fp, r1, ip, lsl #3
   1b110:	andeq	fp, r1, ip, ror #19
   1b114:	andeq	fp, r1, ip, lsl #3
   1b118:	andeq	fp, r1, ip, ror #19
   1b11c:	andeq	fp, r1, ip, lsl #3
   1b120:	andeq	fp, r1, ip, lsl #3
   1b124:	andeq	fp, r1, ip, lsl #3
   1b128:	andeq	fp, r1, ip, lsl #3
   1b12c:	andeq	fp, r1, ip, lsl #3
   1b130:	andeq	fp, r1, ip, lsl #3
   1b134:	andeq	fp, r1, ip, lsl #3
   1b138:	andeq	fp, r1, ip, lsl #3
   1b13c:	andeq	fp, r1, ip, lsl #3
   1b140:	andeq	fp, r1, ip, lsl #3
   1b144:	andeq	fp, r1, ip, lsl #3
   1b148:	andeq	fp, r1, ip, lsl #3
   1b14c:	andeq	fp, r1, ip, lsl #3
   1b150:	andeq	fp, r1, ip, lsl #3
   1b154:	andeq	fp, r1, ip, lsl #3
   1b158:	andeq	fp, r1, ip, lsl #3
   1b15c:	andeq	fp, r1, ip, lsl #3
   1b160:	andeq	fp, r1, ip, lsl #3
   1b164:	andeq	fp, r1, ip, lsl #3
   1b168:	andeq	fp, r1, ip, lsl #3
   1b16c:	andeq	fp, r1, ip, lsl #3
   1b170:	andeq	fp, r1, ip, lsl #3
   1b174:	andeq	fp, r1, ip, lsl #3
   1b178:	andeq	fp, r1, ip, lsl #3
   1b17c:	andeq	fp, r1, ip, lsl #3
   1b180:	andeq	fp, r1, ip, lsl #3
   1b184:	andeq	fp, r1, ip, lsl #3
   1b188:	andeq	fp, r1, ip, ror #19
   1b18c:	nop	{0}
   1b190:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b194:	add	r3, r3, #1
   1b198:	str	r3, [fp, #-56]	; 0xffffffc8
   1b19c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1b1a0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b1a4:	cmp	r2, r3
   1b1a8:	bcc	1b0d4 <lchmod@@Base+0x1f04>
   1b1ac:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1b1b0:	mov	r0, r3
   1b1b4:	bl	11558 <iswprint@plt>
   1b1b8:	mov	r3, r0
   1b1bc:	cmp	r3, #0
   1b1c0:	bne	1b1cc <lchmod@@Base+0x1ffc>
   1b1c4:	mov	r3, #0
   1b1c8:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b1cc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1b1d0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b1d4:	add	r3, r2, r3
   1b1d8:	str	r3, [fp, #-48]	; 0xffffffd0
   1b1dc:	sub	r3, fp, #76	; 0x4c
   1b1e0:	mov	r0, r3
   1b1e4:	bl	114e0 <mbsinit@plt>
   1b1e8:	mov	r3, r0
   1b1ec:	cmp	r3, #0
   1b1f0:	beq	1aff4 <lchmod@@Base+0x1e24>
   1b1f4:	b	1b204 <lchmod@@Base+0x2034>
   1b1f8:	nop	{0}
   1b1fc:	b	1b204 <lchmod@@Base+0x2034>
   1b200:	nop	{0}
   1b204:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b208:	strb	r3, [fp, #-42]	; 0xffffffd6
   1b20c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b210:	cmp	r3, #1
   1b214:	bhi	1b238 <lchmod@@Base+0x2068>
   1b218:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b21c:	cmp	r3, #0
   1b220:	beq	1b570 <lchmod@@Base+0x23a0>
   1b224:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b228:	eor	r3, r3, #1
   1b22c:	uxtb	r3, r3
   1b230:	cmp	r3, #0
   1b234:	beq	1b570 <lchmod@@Base+0x23a0>
   1b238:	ldr	r2, [fp, #-16]
   1b23c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b240:	add	r3, r2, r3
   1b244:	str	r3, [fp, #-68]	; 0xffffffbc
   1b248:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b24c:	cmp	r3, #0
   1b250:	beq	1b404 <lchmod@@Base+0x2234>
   1b254:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b258:	eor	r3, r3, #1
   1b25c:	uxtb	r3, r3
   1b260:	cmp	r3, #0
   1b264:	beq	1b404 <lchmod@@Base+0x2234>
   1b268:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b26c:	cmp	r3, #0
   1b270:	bne	1b9d8 <lchmod@@Base+0x2808>
   1b274:	mov	r3, #1
   1b278:	strb	r3, [fp, #-41]	; 0xffffffd7
   1b27c:	ldr	r3, [fp, #4]
   1b280:	cmp	r3, #2
   1b284:	bne	1b334 <lchmod@@Base+0x2164>
   1b288:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b28c:	eor	r3, r3, #1
   1b290:	uxtb	r3, r3
   1b294:	cmp	r3, #0
   1b298:	beq	1b334 <lchmod@@Base+0x2164>
   1b29c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b2a0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b2a4:	cmp	r2, r3
   1b2a8:	bcs	1b2c0 <lchmod@@Base+0x20f0>
   1b2ac:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b2b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2b4:	add	r3, r2, r3
   1b2b8:	mov	r2, #39	; 0x27
   1b2bc:	strb	r2, [r3]
   1b2c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2c4:	add	r3, r3, #1
   1b2c8:	str	r3, [fp, #-20]	; 0xffffffec
   1b2cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b2d0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b2d4:	cmp	r2, r3
   1b2d8:	bcs	1b2f0 <lchmod@@Base+0x2120>
   1b2dc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b2e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2e4:	add	r3, r2, r3
   1b2e8:	mov	r2, #36	; 0x24
   1b2ec:	strb	r2, [r3]
   1b2f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2f4:	add	r3, r3, #1
   1b2f8:	str	r3, [fp, #-20]	; 0xffffffec
   1b2fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b300:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b304:	cmp	r2, r3
   1b308:	bcs	1b320 <lchmod@@Base+0x2150>
   1b30c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b310:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b314:	add	r3, r2, r3
   1b318:	mov	r2, #39	; 0x27
   1b31c:	strb	r2, [r3]
   1b320:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b324:	add	r3, r3, #1
   1b328:	str	r3, [fp, #-20]	; 0xffffffec
   1b32c:	mov	r3, #1
   1b330:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b334:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b338:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b33c:	cmp	r2, r3
   1b340:	bcs	1b358 <lchmod@@Base+0x2188>
   1b344:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b348:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b34c:	add	r3, r2, r3
   1b350:	mov	r2, #92	; 0x5c
   1b354:	strb	r2, [r3]
   1b358:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b35c:	add	r3, r3, #1
   1b360:	str	r3, [fp, #-20]	; 0xffffffec
   1b364:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b368:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b36c:	cmp	r2, r3
   1b370:	bcs	1b398 <lchmod@@Base+0x21c8>
   1b374:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b378:	lsr	r3, r3, #6
   1b37c:	uxtb	r2, r3
   1b380:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1b384:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b388:	add	r3, r1, r3
   1b38c:	add	r2, r2, #48	; 0x30
   1b390:	uxtb	r2, r2
   1b394:	strb	r2, [r3]
   1b398:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b39c:	add	r3, r3, #1
   1b3a0:	str	r3, [fp, #-20]	; 0xffffffec
   1b3a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b3a8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b3ac:	cmp	r2, r3
   1b3b0:	bcs	1b3e0 <lchmod@@Base+0x2210>
   1b3b4:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b3b8:	lsr	r3, r3, #3
   1b3bc:	uxtb	r3, r3
   1b3c0:	and	r3, r3, #7
   1b3c4:	uxtb	r2, r3
   1b3c8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1b3cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b3d0:	add	r3, r1, r3
   1b3d4:	add	r2, r2, #48	; 0x30
   1b3d8:	uxtb	r2, r2
   1b3dc:	strb	r2, [r3]
   1b3e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b3e4:	add	r3, r3, #1
   1b3e8:	str	r3, [fp, #-20]	; 0xffffffec
   1b3ec:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b3f0:	and	r3, r3, #7
   1b3f4:	uxtb	r3, r3
   1b3f8:	add	r3, r3, #48	; 0x30
   1b3fc:	strb	r3, [fp, #-38]	; 0xffffffda
   1b400:	b	1b448 <lchmod@@Base+0x2278>
   1b404:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   1b408:	cmp	r3, #0
   1b40c:	beq	1b448 <lchmod@@Base+0x2278>
   1b410:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b414:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b418:	cmp	r2, r3
   1b41c:	bcs	1b434 <lchmod@@Base+0x2264>
   1b420:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b424:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b428:	add	r3, r2, r3
   1b42c:	mov	r2, #92	; 0x5c
   1b430:	strb	r2, [r3]
   1b434:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b438:	add	r3, r3, #1
   1b43c:	str	r3, [fp, #-20]	; 0xffffffec
   1b440:	mov	r3, #0
   1b444:	strb	r3, [fp, #-40]	; 0xffffffd8
   1b448:	ldr	r3, [fp, #-16]
   1b44c:	add	r3, r3, #1
   1b450:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1b454:	cmp	r2, r3
   1b458:	bls	1b538 <lchmod@@Base+0x2368>
   1b45c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b460:	cmp	r3, #0
   1b464:	beq	1b4e4 <lchmod@@Base+0x2314>
   1b468:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1b46c:	eor	r3, r3, #1
   1b470:	uxtb	r3, r3
   1b474:	cmp	r3, #0
   1b478:	beq	1b4e4 <lchmod@@Base+0x2314>
   1b47c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b480:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b484:	cmp	r2, r3
   1b488:	bcs	1b4a0 <lchmod@@Base+0x22d0>
   1b48c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b490:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b494:	add	r3, r2, r3
   1b498:	mov	r2, #39	; 0x27
   1b49c:	strb	r2, [r3]
   1b4a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b4a4:	add	r3, r3, #1
   1b4a8:	str	r3, [fp, #-20]	; 0xffffffec
   1b4ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b4b0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b4b4:	cmp	r2, r3
   1b4b8:	bcs	1b4d0 <lchmod@@Base+0x2300>
   1b4bc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b4c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b4c4:	add	r3, r2, r3
   1b4c8:	mov	r2, #39	; 0x27
   1b4cc:	strb	r2, [r3]
   1b4d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b4d4:	add	r3, r3, #1
   1b4d8:	str	r3, [fp, #-20]	; 0xffffffec
   1b4dc:	mov	r3, #0
   1b4e0:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b4e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b4e8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b4ec:	cmp	r2, r3
   1b4f0:	bcs	1b508 <lchmod@@Base+0x2338>
   1b4f4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b4f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b4fc:	add	r3, r2, r3
   1b500:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1b504:	strb	r2, [r3]
   1b508:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b50c:	add	r3, r3, #1
   1b510:	str	r3, [fp, #-20]	; 0xffffffec
   1b514:	ldr	r3, [fp, #-16]
   1b518:	add	r3, r3, #1
   1b51c:	str	r3, [fp, #-16]
   1b520:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b524:	ldr	r3, [fp, #-16]
   1b528:	add	r3, r2, r3
   1b52c:	ldrb	r3, [r3]
   1b530:	strb	r3, [fp, #-38]	; 0xffffffda
   1b534:	b	1b248 <lchmod@@Base+0x2078>
   1b538:	nop	{0}
   1b53c:	b	1b714 <lchmod@@Base+0x2544>
   1b540:	nop	{0}
   1b544:	b	1b574 <lchmod@@Base+0x23a4>
   1b548:	nop	{0}
   1b54c:	b	1b574 <lchmod@@Base+0x23a4>
   1b550:	nop	{0}
   1b554:	b	1b574 <lchmod@@Base+0x23a4>
   1b558:	nop	{0}
   1b55c:	b	1b574 <lchmod@@Base+0x23a4>
   1b560:	nop	{0}
   1b564:	b	1b574 <lchmod@@Base+0x23a4>
   1b568:	nop	{0}
   1b56c:	b	1b574 <lchmod@@Base+0x23a4>
   1b570:	nop	{0}
   1b574:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b578:	eor	r3, r3, #1
   1b57c:	uxtb	r3, r3
   1b580:	cmp	r3, #0
   1b584:	bne	1b594 <lchmod@@Base+0x23c4>
   1b588:	ldr	r3, [fp, #4]
   1b58c:	cmp	r3, #2
   1b590:	bne	1b5a8 <lchmod@@Base+0x23d8>
   1b594:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b598:	eor	r3, r3, #1
   1b59c:	uxtb	r3, r3
   1b5a0:	cmp	r3, #0
   1b5a4:	bne	1b5e8 <lchmod@@Base+0x2418>
   1b5a8:	ldr	r3, [fp, #12]
   1b5ac:	cmp	r3, #0
   1b5b0:	beq	1b5e8 <lchmod@@Base+0x2418>
   1b5b4:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b5b8:	lsr	r3, r3, #5
   1b5bc:	uxtb	r3, r3
   1b5c0:	lsl	r3, r3, #2
   1b5c4:	ldr	r2, [fp, #12]
   1b5c8:	add	r3, r2, r3
   1b5cc:	ldr	r2, [r3]
   1b5d0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b5d4:	and	r3, r3, #31
   1b5d8:	lsr	r3, r2, r3
   1b5dc:	and	r3, r3, #1
   1b5e0:	cmp	r3, #0
   1b5e4:	bne	1b5fc <lchmod@@Base+0x242c>
   1b5e8:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   1b5ec:	eor	r3, r3, #1
   1b5f0:	uxtb	r3, r3
   1b5f4:	cmp	r3, #0
   1b5f8:	bne	1b710 <lchmod@@Base+0x2540>
   1b5fc:	nop	{0}
   1b600:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b604:	cmp	r3, #0
   1b608:	bne	1b9e0 <lchmod@@Base+0x2810>
   1b60c:	mov	r3, #1
   1b610:	strb	r3, [fp, #-41]	; 0xffffffd7
   1b614:	ldr	r3, [fp, #4]
   1b618:	cmp	r3, #2
   1b61c:	bne	1b6cc <lchmod@@Base+0x24fc>
   1b620:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b624:	eor	r3, r3, #1
   1b628:	uxtb	r3, r3
   1b62c:	cmp	r3, #0
   1b630:	beq	1b6cc <lchmod@@Base+0x24fc>
   1b634:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b638:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b63c:	cmp	r2, r3
   1b640:	bcs	1b658 <lchmod@@Base+0x2488>
   1b644:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b648:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b64c:	add	r3, r2, r3
   1b650:	mov	r2, #39	; 0x27
   1b654:	strb	r2, [r3]
   1b658:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b65c:	add	r3, r3, #1
   1b660:	str	r3, [fp, #-20]	; 0xffffffec
   1b664:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b668:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b66c:	cmp	r2, r3
   1b670:	bcs	1b688 <lchmod@@Base+0x24b8>
   1b674:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b678:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b67c:	add	r3, r2, r3
   1b680:	mov	r2, #36	; 0x24
   1b684:	strb	r2, [r3]
   1b688:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b68c:	add	r3, r3, #1
   1b690:	str	r3, [fp, #-20]	; 0xffffffec
   1b694:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b698:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b69c:	cmp	r2, r3
   1b6a0:	bcs	1b6b8 <lchmod@@Base+0x24e8>
   1b6a4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b6a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b6ac:	add	r3, r2, r3
   1b6b0:	mov	r2, #39	; 0x27
   1b6b4:	strb	r2, [r3]
   1b6b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b6bc:	add	r3, r3, #1
   1b6c0:	str	r3, [fp, #-20]	; 0xffffffec
   1b6c4:	mov	r3, #1
   1b6c8:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b6cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b6d0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b6d4:	cmp	r2, r3
   1b6d8:	bcs	1b6f0 <lchmod@@Base+0x2520>
   1b6dc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b6e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b6e4:	add	r3, r2, r3
   1b6e8:	mov	r2, #92	; 0x5c
   1b6ec:	strb	r2, [r3]
   1b6f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b6f4:	add	r3, r3, #1
   1b6f8:	str	r3, [fp, #-20]	; 0xffffffec
   1b6fc:	b	1b714 <lchmod@@Base+0x2544>
   1b700:	nop	{0}
   1b704:	b	1b714 <lchmod@@Base+0x2544>
   1b708:	nop	{0}
   1b70c:	b	1b714 <lchmod@@Base+0x2544>
   1b710:	nop	{0}
   1b714:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b718:	cmp	r3, #0
   1b71c:	beq	1b79c <lchmod@@Base+0x25cc>
   1b720:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1b724:	eor	r3, r3, #1
   1b728:	uxtb	r3, r3
   1b72c:	cmp	r3, #0
   1b730:	beq	1b79c <lchmod@@Base+0x25cc>
   1b734:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b738:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b73c:	cmp	r2, r3
   1b740:	bcs	1b758 <lchmod@@Base+0x2588>
   1b744:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b748:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b74c:	add	r3, r2, r3
   1b750:	mov	r2, #39	; 0x27
   1b754:	strb	r2, [r3]
   1b758:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b75c:	add	r3, r3, #1
   1b760:	str	r3, [fp, #-20]	; 0xffffffec
   1b764:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b768:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b76c:	cmp	r2, r3
   1b770:	bcs	1b788 <lchmod@@Base+0x25b8>
   1b774:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b778:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b77c:	add	r3, r2, r3
   1b780:	mov	r2, #39	; 0x27
   1b784:	strb	r2, [r3]
   1b788:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b78c:	add	r3, r3, #1
   1b790:	str	r3, [fp, #-20]	; 0xffffffec
   1b794:	mov	r3, #0
   1b798:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b79c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b7a0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b7a4:	cmp	r2, r3
   1b7a8:	bcs	1b7c0 <lchmod@@Base+0x25f0>
   1b7ac:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b7b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7b4:	add	r3, r2, r3
   1b7b8:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1b7bc:	strb	r2, [r3]
   1b7c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7c4:	add	r3, r3, #1
   1b7c8:	str	r3, [fp, #-20]	; 0xffffffec
   1b7cc:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   1b7d0:	eor	r3, r3, #1
   1b7d4:	uxtb	r3, r3
   1b7d8:	cmp	r3, #0
   1b7dc:	beq	1b7e8 <lchmod@@Base+0x2618>
   1b7e0:	mov	r3, #0
   1b7e4:	strb	r3, [fp, #-37]	; 0xffffffdb
   1b7e8:	ldr	r3, [fp, #-16]
   1b7ec:	add	r3, r3, #1
   1b7f0:	str	r3, [fp, #-16]
   1b7f4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b7f8:	cmn	r3, #1
   1b7fc:	bne	1b824 <lchmod@@Base+0x2654>
   1b800:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b804:	ldr	r3, [fp, #-16]
   1b808:	add	r3, r2, r3
   1b80c:	ldrb	r3, [r3]
   1b810:	cmp	r3, #0
   1b814:	movne	r3, #1
   1b818:	moveq	r3, #0
   1b81c:	uxtb	r3, r3
   1b820:	b	1b83c <lchmod@@Base+0x266c>
   1b824:	ldr	r2, [fp, #-16]
   1b828:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b82c:	cmp	r2, r3
   1b830:	movne	r3, #1
   1b834:	moveq	r3, #0
   1b838:	uxtb	r3, r3
   1b83c:	cmp	r3, #0
   1b840:	bne	1a65c <lchmod@@Base+0x148c>
   1b844:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b848:	cmp	r3, #0
   1b84c:	bne	1b868 <lchmod@@Base+0x2698>
   1b850:	ldr	r3, [fp, #4]
   1b854:	cmp	r3, #2
   1b858:	bne	1b868 <lchmod@@Base+0x2698>
   1b85c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b860:	cmp	r3, #0
   1b864:	bne	1b9e8 <lchmod@@Base+0x2818>
   1b868:	ldr	r3, [fp, #4]
   1b86c:	cmp	r3, #2
   1b870:	bne	1b910 <lchmod@@Base+0x2740>
   1b874:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b878:	eor	r3, r3, #1
   1b87c:	uxtb	r3, r3
   1b880:	cmp	r3, #0
   1b884:	beq	1b910 <lchmod@@Base+0x2740>
   1b888:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   1b88c:	cmp	r3, #0
   1b890:	beq	1b910 <lchmod@@Base+0x2740>
   1b894:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1b898:	cmp	r3, #0
   1b89c:	beq	1b8e4 <lchmod@@Base+0x2714>
   1b8a0:	ldr	r3, [fp, #20]
   1b8a4:	str	r3, [sp, #16]
   1b8a8:	ldr	r3, [fp, #16]
   1b8ac:	str	r3, [sp, #12]
   1b8b0:	ldr	r3, [fp, #12]
   1b8b4:	str	r3, [sp, #8]
   1b8b8:	ldr	r3, [fp, #8]
   1b8bc:	str	r3, [sp, #4]
   1b8c0:	mov	r3, #5
   1b8c4:	str	r3, [sp]
   1b8c8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b8cc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b8d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b8d4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1b8d8:	bl	1a394 <lchmod@@Base+0x11c4>
   1b8dc:	mov	r3, r0
   1b8e0:	b	1ba50 <lchmod@@Base+0x2880>
   1b8e4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b8e8:	cmp	r3, #0
   1b8ec:	bne	1b910 <lchmod@@Base+0x2740>
   1b8f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b8f4:	cmp	r3, #0
   1b8f8:	beq	1b910 <lchmod@@Base+0x2740>
   1b8fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b900:	str	r3, [fp, #-92]	; 0xffffffa4
   1b904:	mov	r3, #0
   1b908:	str	r3, [fp, #-20]	; 0xffffffec
   1b90c:	b	1a428 <lchmod@@Base+0x1258>
   1b910:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b914:	cmp	r3, #0
   1b918:	beq	1b984 <lchmod@@Base+0x27b4>
   1b91c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b920:	eor	r3, r3, #1
   1b924:	uxtb	r3, r3
   1b928:	cmp	r3, #0
   1b92c:	beq	1b984 <lchmod@@Base+0x27b4>
   1b930:	b	1b974 <lchmod@@Base+0x27a4>
   1b934:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b938:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b93c:	cmp	r2, r3
   1b940:	bcs	1b95c <lchmod@@Base+0x278c>
   1b944:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b948:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b94c:	add	r3, r2, r3
   1b950:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b954:	ldrb	r2, [r2]
   1b958:	strb	r2, [r3]
   1b95c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b960:	add	r3, r3, #1
   1b964:	str	r3, [fp, #-20]	; 0xffffffec
   1b968:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b96c:	add	r3, r3, #1
   1b970:	str	r3, [fp, #-28]	; 0xffffffe4
   1b974:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b978:	ldrb	r3, [r3]
   1b97c:	cmp	r3, #0
   1b980:	bne	1b934 <lchmod@@Base+0x2764>
   1b984:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b988:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b98c:	cmp	r2, r3
   1b990:	bcs	1b9a8 <lchmod@@Base+0x27d8>
   1b994:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b998:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b99c:	add	r3, r2, r3
   1b9a0:	mov	r2, #0
   1b9a4:	strb	r2, [r3]
   1b9a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b9ac:	b	1ba50 <lchmod@@Base+0x2880>
   1b9b0:	nop	{0}
   1b9b4:	b	1b9ec <lchmod@@Base+0x281c>
   1b9b8:	nop	{0}
   1b9bc:	b	1b9ec <lchmod@@Base+0x281c>
   1b9c0:	nop	{0}
   1b9c4:	b	1b9ec <lchmod@@Base+0x281c>
   1b9c8:	nop	{0}
   1b9cc:	b	1b9ec <lchmod@@Base+0x281c>
   1b9d0:	nop	{0}
   1b9d4:	b	1b9ec <lchmod@@Base+0x281c>
   1b9d8:	nop	{0}
   1b9dc:	b	1b9ec <lchmod@@Base+0x281c>
   1b9e0:	nop	{0}
   1b9e4:	b	1b9ec <lchmod@@Base+0x281c>
   1b9e8:	nop	{0}
   1b9ec:	ldr	r3, [fp, #4]
   1b9f0:	cmp	r3, #2
   1b9f4:	bne	1ba0c <lchmod@@Base+0x283c>
   1b9f8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b9fc:	cmp	r3, #0
   1ba00:	beq	1ba0c <lchmod@@Base+0x283c>
   1ba04:	mov	r3, #4
   1ba08:	str	r3, [fp, #4]
   1ba0c:	ldr	r3, [fp, #8]
   1ba10:	bic	r3, r3, #2
   1ba14:	ldr	r2, [fp, #20]
   1ba18:	str	r2, [sp, #16]
   1ba1c:	ldr	r2, [fp, #16]
   1ba20:	str	r2, [sp, #12]
   1ba24:	mov	r2, #0
   1ba28:	str	r2, [sp, #8]
   1ba2c:	str	r3, [sp, #4]
   1ba30:	ldr	r3, [fp, #4]
   1ba34:	str	r3, [sp]
   1ba38:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ba3c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ba40:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1ba44:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1ba48:	bl	1a394 <lchmod@@Base+0x11c4>
   1ba4c:	mov	r3, r0
   1ba50:	mov	r0, r3
   1ba54:	sub	sp, fp, #8
   1ba58:	ldr	r4, [sp]
   1ba5c:	ldr	fp, [sp, #4]
   1ba60:	add	sp, sp, #8
   1ba64:	pop	{pc}		; (ldr pc, [sp], #4)
   1ba68:	str	fp, [sp, #-8]!
   1ba6c:	str	lr, [sp, #4]
   1ba70:	add	fp, sp, #4
   1ba74:	sub	sp, sp, #56	; 0x38
   1ba78:	str	r0, [fp, #-24]	; 0xffffffe8
   1ba7c:	str	r1, [fp, #-28]	; 0xffffffe4
   1ba80:	str	r2, [fp, #-32]	; 0xffffffe0
   1ba84:	str	r3, [fp, #-36]	; 0xffffffdc
   1ba88:	ldr	r3, [fp, #4]
   1ba8c:	cmp	r3, #0
   1ba90:	beq	1ba9c <lchmod@@Base+0x28cc>
   1ba94:	ldr	r3, [fp, #4]
   1ba98:	b	1baa4 <lchmod@@Base+0x28d4>
   1ba9c:	movw	r3, #4596	; 0x11f4
   1baa0:	movt	r3, #3
   1baa4:	str	r3, [fp, #-8]
   1baa8:	bl	116c0 <__errno_location@plt>
   1baac:	mov	r3, r0
   1bab0:	ldr	r3, [r3]
   1bab4:	str	r3, [fp, #-12]
   1bab8:	ldr	r3, [fp, #-8]
   1babc:	ldr	r3, [r3]
   1bac0:	ldr	r2, [fp, #-8]
   1bac4:	ldr	r2, [r2, #4]
   1bac8:	ldr	r1, [fp, #-8]
   1bacc:	add	r1, r1, #8
   1bad0:	ldr	r0, [fp, #-8]
   1bad4:	ldr	r0, [r0, #40]	; 0x28
   1bad8:	ldr	ip, [fp, #-8]
   1badc:	ldr	ip, [ip, #44]	; 0x2c
   1bae0:	str	ip, [sp, #16]
   1bae4:	str	r0, [sp, #12]
   1bae8:	str	r1, [sp, #8]
   1baec:	str	r2, [sp, #4]
   1baf0:	str	r3, [sp]
   1baf4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1baf8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bafc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bb00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bb04:	bl	1a394 <lchmod@@Base+0x11c4>
   1bb08:	str	r0, [fp, #-16]
   1bb0c:	bl	116c0 <__errno_location@plt>
   1bb10:	mov	r2, r0
   1bb14:	ldr	r3, [fp, #-12]
   1bb18:	str	r3, [r2]
   1bb1c:	ldr	r3, [fp, #-16]
   1bb20:	mov	r0, r3
   1bb24:	sub	sp, fp, #4
   1bb28:	ldr	fp, [sp]
   1bb2c:	add	sp, sp, #4
   1bb30:	pop	{pc}		; (ldr pc, [sp], #4)
   1bb34:	str	fp, [sp, #-8]!
   1bb38:	str	lr, [sp, #4]
   1bb3c:	add	fp, sp, #4
   1bb40:	sub	sp, sp, #16
   1bb44:	str	r0, [fp, #-8]
   1bb48:	str	r1, [fp, #-12]
   1bb4c:	str	r2, [fp, #-16]
   1bb50:	ldr	r3, [fp, #-16]
   1bb54:	mov	r2, #0
   1bb58:	ldr	r1, [fp, #-12]
   1bb5c:	ldr	r0, [fp, #-8]
   1bb60:	bl	1bb7c <lchmod@@Base+0x29ac>
   1bb64:	mov	r3, r0
   1bb68:	mov	r0, r3
   1bb6c:	sub	sp, fp, #4
   1bb70:	ldr	fp, [sp]
   1bb74:	add	sp, sp, #4
   1bb78:	pop	{pc}		; (ldr pc, [sp], #4)
   1bb7c:	str	fp, [sp, #-8]!
   1bb80:	str	lr, [sp, #4]
   1bb84:	add	fp, sp, #4
   1bb88:	sub	sp, sp, #64	; 0x40
   1bb8c:	str	r0, [fp, #-32]	; 0xffffffe0
   1bb90:	str	r1, [fp, #-36]	; 0xffffffdc
   1bb94:	str	r2, [fp, #-40]	; 0xffffffd8
   1bb98:	str	r3, [fp, #-44]	; 0xffffffd4
   1bb9c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1bba0:	cmp	r3, #0
   1bba4:	beq	1bbb0 <lchmod@@Base+0x29e0>
   1bba8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1bbac:	b	1bbb8 <lchmod@@Base+0x29e8>
   1bbb0:	movw	r3, #4596	; 0x11f4
   1bbb4:	movt	r3, #3
   1bbb8:	str	r3, [fp, #-8]
   1bbbc:	bl	116c0 <__errno_location@plt>
   1bbc0:	mov	r3, r0
   1bbc4:	ldr	r3, [r3]
   1bbc8:	str	r3, [fp, #-12]
   1bbcc:	ldr	r3, [fp, #-8]
   1bbd0:	ldr	r3, [r3, #4]
   1bbd4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1bbd8:	cmp	r2, #0
   1bbdc:	moveq	r2, #1
   1bbe0:	movne	r2, #0
   1bbe4:	uxtb	r2, r2
   1bbe8:	orr	r3, r3, r2
   1bbec:	str	r3, [fp, #-16]
   1bbf0:	ldr	r3, [fp, #-8]
   1bbf4:	ldr	r3, [r3]
   1bbf8:	ldr	r2, [fp, #-8]
   1bbfc:	add	r2, r2, #8
   1bc00:	ldr	r1, [fp, #-8]
   1bc04:	ldr	r1, [r1, #40]	; 0x28
   1bc08:	ldr	r0, [fp, #-8]
   1bc0c:	ldr	r0, [r0, #44]	; 0x2c
   1bc10:	str	r0, [sp, #16]
   1bc14:	str	r1, [sp, #12]
   1bc18:	str	r2, [sp, #8]
   1bc1c:	ldr	r2, [fp, #-16]
   1bc20:	str	r2, [sp, #4]
   1bc24:	str	r3, [sp]
   1bc28:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bc2c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bc30:	mov	r1, #0
   1bc34:	mov	r0, #0
   1bc38:	bl	1a394 <lchmod@@Base+0x11c4>
   1bc3c:	mov	r3, r0
   1bc40:	add	r3, r3, #1
   1bc44:	str	r3, [fp, #-20]	; 0xffffffec
   1bc48:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bc4c:	bl	1d63c <lchmod@@Base+0x446c>
   1bc50:	mov	r3, r0
   1bc54:	str	r3, [fp, #-24]	; 0xffffffe8
   1bc58:	ldr	r3, [fp, #-8]
   1bc5c:	ldr	r3, [r3]
   1bc60:	ldr	r2, [fp, #-8]
   1bc64:	add	r2, r2, #8
   1bc68:	ldr	r1, [fp, #-8]
   1bc6c:	ldr	r1, [r1, #40]	; 0x28
   1bc70:	ldr	r0, [fp, #-8]
   1bc74:	ldr	r0, [r0, #44]	; 0x2c
   1bc78:	str	r0, [sp, #16]
   1bc7c:	str	r1, [sp, #12]
   1bc80:	str	r2, [sp, #8]
   1bc84:	ldr	r2, [fp, #-16]
   1bc88:	str	r2, [sp, #4]
   1bc8c:	str	r3, [sp]
   1bc90:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bc94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bc98:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bc9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bca0:	bl	1a394 <lchmod@@Base+0x11c4>
   1bca4:	bl	116c0 <__errno_location@plt>
   1bca8:	mov	r2, r0
   1bcac:	ldr	r3, [fp, #-12]
   1bcb0:	str	r3, [r2]
   1bcb4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bcb8:	cmp	r3, #0
   1bcbc:	beq	1bcd0 <lchmod@@Base+0x2b00>
   1bcc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcc4:	sub	r2, r3, #1
   1bcc8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bccc:	str	r2, [r3]
   1bcd0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bcd4:	mov	r0, r3
   1bcd8:	sub	sp, fp, #4
   1bcdc:	ldr	fp, [sp]
   1bce0:	add	sp, sp, #4
   1bce4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bce8:	str	fp, [sp, #-8]!
   1bcec:	str	lr, [sp, #4]
   1bcf0:	add	fp, sp, #4
   1bcf4:	sub	sp, sp, #8
   1bcf8:	movw	r3, #4500	; 0x1194
   1bcfc:	movt	r3, #3
   1bd00:	ldr	r3, [r3]
   1bd04:	str	r3, [fp, #-12]
   1bd08:	mov	r3, #1
   1bd0c:	str	r3, [fp, #-8]
   1bd10:	b	1bd3c <lchmod@@Base+0x2b6c>
   1bd14:	ldr	r3, [fp, #-8]
   1bd18:	lsl	r3, r3, #3
   1bd1c:	ldr	r2, [fp, #-12]
   1bd20:	add	r3, r2, r3
   1bd24:	ldr	r3, [r3, #4]
   1bd28:	mov	r0, r3
   1bd2c:	bl	13d58 <__assert_fail@plt+0x250c>
   1bd30:	ldr	r3, [fp, #-8]
   1bd34:	add	r3, r3, #1
   1bd38:	str	r3, [fp, #-8]
   1bd3c:	movw	r3, #4488	; 0x1188
   1bd40:	movt	r3, #3
   1bd44:	ldr	r3, [r3]
   1bd48:	ldr	r2, [fp, #-8]
   1bd4c:	cmp	r2, r3
   1bd50:	blt	1bd14 <lchmod@@Base+0x2b44>
   1bd54:	ldr	r3, [fp, #-12]
   1bd58:	ldr	r2, [r3, #4]
   1bd5c:	movw	r3, #4644	; 0x1224
   1bd60:	movt	r3, #3
   1bd64:	cmp	r2, r3
   1bd68:	beq	1bda0 <lchmod@@Base+0x2bd0>
   1bd6c:	ldr	r3, [fp, #-12]
   1bd70:	ldr	r3, [r3, #4]
   1bd74:	mov	r0, r3
   1bd78:	bl	13d58 <__assert_fail@plt+0x250c>
   1bd7c:	movw	r3, #4492	; 0x118c
   1bd80:	movt	r3, #3
   1bd84:	mov	r2, #256	; 0x100
   1bd88:	str	r2, [r3]
   1bd8c:	movw	r3, #4492	; 0x118c
   1bd90:	movt	r3, #3
   1bd94:	movw	r2, #4644	; 0x1224
   1bd98:	movt	r2, #3
   1bd9c:	str	r2, [r3, #4]
   1bda0:	ldr	r2, [fp, #-12]
   1bda4:	movw	r3, #4492	; 0x118c
   1bda8:	movt	r3, #3
   1bdac:	cmp	r2, r3
   1bdb0:	beq	1bdd0 <lchmod@@Base+0x2c00>
   1bdb4:	ldr	r0, [fp, #-12]
   1bdb8:	bl	13d58 <__assert_fail@plt+0x250c>
   1bdbc:	movw	r3, #4500	; 0x1194
   1bdc0:	movt	r3, #3
   1bdc4:	movw	r2, #4492	; 0x118c
   1bdc8:	movt	r2, #3
   1bdcc:	str	r2, [r3]
   1bdd0:	movw	r3, #4488	; 0x1188
   1bdd4:	movt	r3, #3
   1bdd8:	mov	r2, #1
   1bddc:	str	r2, [r3]
   1bde0:	nop	{0}
   1bde4:	sub	sp, fp, #4
   1bde8:	ldr	fp, [sp]
   1bdec:	add	sp, sp, #4
   1bdf0:	pop	{pc}		; (ldr pc, [sp], #4)
   1bdf4:	str	fp, [sp, #-8]!
   1bdf8:	str	lr, [sp, #4]
   1bdfc:	add	fp, sp, #4
   1be00:	sub	sp, sp, #80	; 0x50
   1be04:	str	r0, [fp, #-48]	; 0xffffffd0
   1be08:	str	r1, [fp, #-52]	; 0xffffffcc
   1be0c:	str	r2, [fp, #-56]	; 0xffffffc8
   1be10:	str	r3, [fp, #-60]	; 0xffffffc4
   1be14:	bl	116c0 <__errno_location@plt>
   1be18:	mov	r3, r0
   1be1c:	ldr	r3, [r3]
   1be20:	str	r3, [fp, #-16]
   1be24:	movw	r3, #4500	; 0x1194
   1be28:	movt	r3, #3
   1be2c:	ldr	r3, [r3]
   1be30:	str	r3, [fp, #-8]
   1be34:	mvn	r3, #-2147483648	; 0x80000000
   1be38:	str	r3, [fp, #-20]	; 0xffffffec
   1be3c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1be40:	cmp	r3, #0
   1be44:	blt	1be58 <lchmod@@Base+0x2c88>
   1be48:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1be4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1be50:	cmp	r2, r3
   1be54:	blt	1be5c <lchmod@@Base+0x2c8c>
   1be58:	bl	117f8 <abort@plt>
   1be5c:	movw	r3, #4488	; 0x1188
   1be60:	movt	r3, #3
   1be64:	ldr	r3, [r3]
   1be68:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1be6c:	cmp	r2, r3
   1be70:	blt	1bf68 <lchmod@@Base+0x2d98>
   1be74:	ldr	r2, [fp, #-8]
   1be78:	movw	r3, #4492	; 0x118c
   1be7c:	movt	r3, #3
   1be80:	cmp	r2, r3
   1be84:	moveq	r3, #1
   1be88:	movne	r3, #0
   1be8c:	strb	r3, [fp, #-21]	; 0xffffffeb
   1be90:	movw	r3, #4488	; 0x1188
   1be94:	movt	r3, #3
   1be98:	ldr	r3, [r3]
   1be9c:	str	r3, [fp, #-40]	; 0xffffffd8
   1bea0:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   1bea4:	cmp	r3, #0
   1bea8:	beq	1beb4 <lchmod@@Base+0x2ce4>
   1beac:	mov	r0, #0
   1beb0:	b	1beb8 <lchmod@@Base+0x2ce8>
   1beb4:	ldr	r0, [fp, #-8]
   1beb8:	movw	r3, #4488	; 0x1188
   1bebc:	movt	r3, #3
   1bec0:	ldr	r3, [r3]
   1bec4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1bec8:	sub	r3, r2, r3
   1becc:	add	r2, r3, #1
   1bed0:	sub	r1, fp, #40	; 0x28
   1bed4:	mov	r3, #8
   1bed8:	str	r3, [sp]
   1bedc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bee0:	bl	1d99c <lchmod@@Base+0x47cc>
   1bee4:	str	r0, [fp, #-8]
   1bee8:	movw	r3, #4500	; 0x1194
   1beec:	movt	r3, #3
   1bef0:	ldr	r2, [fp, #-8]
   1bef4:	str	r2, [r3]
   1bef8:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   1befc:	cmp	r3, #0
   1bf00:	beq	1bf1c <lchmod@@Base+0x2d4c>
   1bf04:	ldr	r2, [fp, #-8]
   1bf08:	movw	r3, #4492	; 0x118c
   1bf0c:	movt	r3, #3
   1bf10:	mov	r1, r2
   1bf14:	ldrd	r2, [r3]
   1bf18:	strd	r2, [r1]
   1bf1c:	movw	r3, #4488	; 0x1188
   1bf20:	movt	r3, #3
   1bf24:	ldr	r3, [r3]
   1bf28:	lsl	r3, r3, #3
   1bf2c:	ldr	r2, [fp, #-8]
   1bf30:	add	r0, r2, r3
   1bf34:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1bf38:	movw	r3, #4488	; 0x1188
   1bf3c:	movt	r3, #3
   1bf40:	ldr	r3, [r3]
   1bf44:	sub	r3, r2, r3
   1bf48:	lsl	r3, r3, #3
   1bf4c:	mov	r2, r3
   1bf50:	mov	r1, #0
   1bf54:	bl	116d8 <memset@plt>
   1bf58:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1bf5c:	movw	r3, #4488	; 0x1188
   1bf60:	movt	r3, #3
   1bf64:	str	r2, [r3]
   1bf68:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1bf6c:	lsl	r3, r3, #3
   1bf70:	ldr	r2, [fp, #-8]
   1bf74:	add	r3, r2, r3
   1bf78:	ldr	r3, [r3]
   1bf7c:	str	r3, [fp, #-28]	; 0xffffffe4
   1bf80:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1bf84:	lsl	r3, r3, #3
   1bf88:	ldr	r2, [fp, #-8]
   1bf8c:	add	r3, r2, r3
   1bf90:	ldr	r3, [r3, #4]
   1bf94:	str	r3, [fp, #-12]
   1bf98:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1bf9c:	ldr	r3, [r3, #4]
   1bfa0:	orr	r3, r3, #1
   1bfa4:	str	r3, [fp, #-32]	; 0xffffffe0
   1bfa8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1bfac:	ldr	r3, [r3]
   1bfb0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1bfb4:	add	r2, r2, #8
   1bfb8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1bfbc:	ldr	r1, [r1, #40]	; 0x28
   1bfc0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1bfc4:	ldr	r0, [r0, #44]	; 0x2c
   1bfc8:	str	r0, [sp, #16]
   1bfcc:	str	r1, [sp, #12]
   1bfd0:	str	r2, [sp, #8]
   1bfd4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bfd8:	str	r2, [sp, #4]
   1bfdc:	str	r3, [sp]
   1bfe0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bfe4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1bfe8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bfec:	ldr	r0, [fp, #-12]
   1bff0:	bl	1a394 <lchmod@@Base+0x11c4>
   1bff4:	str	r0, [fp, #-36]	; 0xffffffdc
   1bff8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bffc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c000:	cmp	r2, r3
   1c004:	bhi	1c0bc <lchmod@@Base+0x2eec>
   1c008:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c00c:	add	r3, r3, #1
   1c010:	str	r3, [fp, #-28]	; 0xffffffe4
   1c014:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c018:	lsl	r3, r3, #3
   1c01c:	ldr	r2, [fp, #-8]
   1c020:	add	r3, r2, r3
   1c024:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c028:	str	r2, [r3]
   1c02c:	ldr	r2, [fp, #-12]
   1c030:	movw	r3, #4644	; 0x1224
   1c034:	movt	r3, #3
   1c038:	cmp	r2, r3
   1c03c:	beq	1c048 <lchmod@@Base+0x2e78>
   1c040:	ldr	r0, [fp, #-12]
   1c044:	bl	13d58 <__assert_fail@plt+0x250c>
   1c048:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c04c:	bl	1d63c <lchmod@@Base+0x446c>
   1c050:	mov	r3, r0
   1c054:	str	r3, [fp, #-12]
   1c058:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c05c:	lsl	r3, r3, #3
   1c060:	ldr	r2, [fp, #-8]
   1c064:	add	r3, r2, r3
   1c068:	ldr	r2, [fp, #-12]
   1c06c:	str	r2, [r3, #4]
   1c070:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c074:	ldr	r3, [r3]
   1c078:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c07c:	add	r2, r2, #8
   1c080:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c084:	ldr	r1, [r1, #40]	; 0x28
   1c088:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1c08c:	ldr	r0, [r0, #44]	; 0x2c
   1c090:	str	r0, [sp, #16]
   1c094:	str	r1, [sp, #12]
   1c098:	str	r2, [sp, #8]
   1c09c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c0a0:	str	r2, [sp, #4]
   1c0a4:	str	r3, [sp]
   1c0a8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1c0ac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1c0b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c0b4:	ldr	r0, [fp, #-12]
   1c0b8:	bl	1a394 <lchmod@@Base+0x11c4>
   1c0bc:	bl	116c0 <__errno_location@plt>
   1c0c0:	mov	r2, r0
   1c0c4:	ldr	r3, [fp, #-16]
   1c0c8:	str	r3, [r2]
   1c0cc:	ldr	r3, [fp, #-12]
   1c0d0:	mov	r0, r3
   1c0d4:	sub	sp, fp, #4
   1c0d8:	ldr	fp, [sp]
   1c0dc:	add	sp, sp, #4
   1c0e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c0e4:	str	fp, [sp, #-8]!
   1c0e8:	str	lr, [sp, #4]
   1c0ec:	add	fp, sp, #4
   1c0f0:	sub	sp, sp, #8
   1c0f4:	str	r0, [fp, #-8]
   1c0f8:	str	r1, [fp, #-12]
   1c0fc:	movw	r3, #4596	; 0x11f4
   1c100:	movt	r3, #3
   1c104:	mvn	r2, #0
   1c108:	ldr	r1, [fp, #-12]
   1c10c:	ldr	r0, [fp, #-8]
   1c110:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c114:	mov	r3, r0
   1c118:	mov	r0, r3
   1c11c:	sub	sp, fp, #4
   1c120:	ldr	fp, [sp]
   1c124:	add	sp, sp, #4
   1c128:	pop	{pc}		; (ldr pc, [sp], #4)
   1c12c:	str	fp, [sp, #-8]!
   1c130:	str	lr, [sp, #4]
   1c134:	add	fp, sp, #4
   1c138:	sub	sp, sp, #16
   1c13c:	str	r0, [fp, #-8]
   1c140:	str	r1, [fp, #-12]
   1c144:	str	r2, [fp, #-16]
   1c148:	movw	r3, #4596	; 0x11f4
   1c14c:	movt	r3, #3
   1c150:	ldr	r2, [fp, #-16]
   1c154:	ldr	r1, [fp, #-12]
   1c158:	ldr	r0, [fp, #-8]
   1c15c:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c160:	mov	r3, r0
   1c164:	mov	r0, r3
   1c168:	sub	sp, fp, #4
   1c16c:	ldr	fp, [sp]
   1c170:	add	sp, sp, #4
   1c174:	pop	{pc}		; (ldr pc, [sp], #4)
   1c178:	str	fp, [sp, #-8]!
   1c17c:	str	lr, [sp, #4]
   1c180:	add	fp, sp, #4
   1c184:	sub	sp, sp, #8
   1c188:	str	r0, [fp, #-8]
   1c18c:	ldr	r1, [fp, #-8]
   1c190:	mov	r0, #0
   1c194:	bl	1c0e4 <lchmod@@Base+0x2f14>
   1c198:	mov	r3, r0
   1c19c:	mov	r0, r3
   1c1a0:	sub	sp, fp, #4
   1c1a4:	ldr	fp, [sp]
   1c1a8:	add	sp, sp, #4
   1c1ac:	pop	{pc}		; (ldr pc, [sp], #4)
   1c1b0:	str	fp, [sp, #-8]!
   1c1b4:	str	lr, [sp, #4]
   1c1b8:	add	fp, sp, #4
   1c1bc:	sub	sp, sp, #8
   1c1c0:	str	r0, [fp, #-8]
   1c1c4:	str	r1, [fp, #-12]
   1c1c8:	ldr	r2, [fp, #-12]
   1c1cc:	ldr	r1, [fp, #-8]
   1c1d0:	mov	r0, #0
   1c1d4:	bl	1c12c <lchmod@@Base+0x2f5c>
   1c1d8:	mov	r3, r0
   1c1dc:	mov	r0, r3
   1c1e0:	sub	sp, fp, #4
   1c1e4:	ldr	fp, [sp]
   1c1e8:	add	sp, sp, #4
   1c1ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1c1f0:	str	fp, [sp, #-8]!
   1c1f4:	str	lr, [sp, #4]
   1c1f8:	add	fp, sp, #4
   1c1fc:	sub	sp, sp, #64	; 0x40
   1c200:	str	r0, [fp, #-56]	; 0xffffffc8
   1c204:	str	r1, [fp, #-60]	; 0xffffffc4
   1c208:	str	r2, [fp, #-64]	; 0xffffffc0
   1c20c:	sub	r3, fp, #52	; 0x34
   1c210:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c214:	mov	r0, r3
   1c218:	bl	1a1f0 <lchmod@@Base+0x1020>
   1c21c:	sub	r3, fp, #52	; 0x34
   1c220:	mvn	r2, #0
   1c224:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c228:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c22c:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c230:	mov	r3, r0
   1c234:	mov	r0, r3
   1c238:	sub	sp, fp, #4
   1c23c:	ldr	fp, [sp]
   1c240:	add	sp, sp, #4
   1c244:	pop	{pc}		; (ldr pc, [sp], #4)
   1c248:	str	fp, [sp, #-8]!
   1c24c:	str	lr, [sp, #4]
   1c250:	add	fp, sp, #4
   1c254:	sub	sp, sp, #64	; 0x40
   1c258:	str	r0, [fp, #-56]	; 0xffffffc8
   1c25c:	str	r1, [fp, #-60]	; 0xffffffc4
   1c260:	str	r2, [fp, #-64]	; 0xffffffc0
   1c264:	str	r3, [fp, #-68]	; 0xffffffbc
   1c268:	sub	r3, fp, #52	; 0x34
   1c26c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c270:	mov	r0, r3
   1c274:	bl	1a1f0 <lchmod@@Base+0x1020>
   1c278:	sub	r3, fp, #52	; 0x34
   1c27c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1c280:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c284:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c288:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c28c:	mov	r3, r0
   1c290:	mov	r0, r3
   1c294:	sub	sp, fp, #4
   1c298:	ldr	fp, [sp]
   1c29c:	add	sp, sp, #4
   1c2a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2a4:	str	fp, [sp, #-8]!
   1c2a8:	str	lr, [sp, #4]
   1c2ac:	add	fp, sp, #4
   1c2b0:	sub	sp, sp, #8
   1c2b4:	str	r0, [fp, #-8]
   1c2b8:	str	r1, [fp, #-12]
   1c2bc:	ldr	r2, [fp, #-12]
   1c2c0:	ldr	r1, [fp, #-8]
   1c2c4:	mov	r0, #0
   1c2c8:	bl	1c1f0 <lchmod@@Base+0x3020>
   1c2cc:	mov	r3, r0
   1c2d0:	mov	r0, r3
   1c2d4:	sub	sp, fp, #4
   1c2d8:	ldr	fp, [sp]
   1c2dc:	add	sp, sp, #4
   1c2e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2e4:	str	fp, [sp, #-8]!
   1c2e8:	str	lr, [sp, #4]
   1c2ec:	add	fp, sp, #4
   1c2f0:	sub	sp, sp, #16
   1c2f4:	str	r0, [fp, #-8]
   1c2f8:	str	r1, [fp, #-12]
   1c2fc:	str	r2, [fp, #-16]
   1c300:	ldr	r3, [fp, #-16]
   1c304:	ldr	r2, [fp, #-12]
   1c308:	ldr	r1, [fp, #-8]
   1c30c:	mov	r0, #0
   1c310:	bl	1c248 <lchmod@@Base+0x3078>
   1c314:	mov	r3, r0
   1c318:	mov	r0, r3
   1c31c:	sub	sp, fp, #4
   1c320:	ldr	fp, [sp]
   1c324:	add	sp, sp, #4
   1c328:	pop	{pc}		; (ldr pc, [sp], #4)
   1c32c:	str	fp, [sp, #-8]!
   1c330:	str	lr, [sp, #4]
   1c334:	add	fp, sp, #4
   1c338:	sub	sp, sp, #64	; 0x40
   1c33c:	str	r0, [fp, #-56]	; 0xffffffc8
   1c340:	str	r1, [fp, #-60]	; 0xffffffc4
   1c344:	mov	r3, r2
   1c348:	strb	r3, [fp, #-61]	; 0xffffffc3
   1c34c:	movw	r2, #4596	; 0x11f4
   1c350:	movt	r2, #3
   1c354:	sub	r3, fp, #52	; 0x34
   1c358:	ldrd	r0, [r2]
   1c35c:	strd	r0, [r3]
   1c360:	ldrd	r0, [r2, #8]
   1c364:	strd	r0, [r3, #8]
   1c368:	ldrd	r0, [r2, #16]
   1c36c:	strd	r0, [r3, #16]
   1c370:	ldrd	r0, [r2, #24]
   1c374:	strd	r0, [r3, #24]
   1c378:	ldrd	r0, [r2, #32]
   1c37c:	strd	r0, [r3, #32]
   1c380:	ldrd	r0, [r2, #40]	; 0x28
   1c384:	strd	r0, [r3, #40]	; 0x28
   1c388:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   1c38c:	sub	r3, fp, #52	; 0x34
   1c390:	mov	r2, #1
   1c394:	mov	r0, r3
   1c398:	bl	1a050 <lchmod@@Base+0xe80>
   1c39c:	sub	r3, fp, #52	; 0x34
   1c3a0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c3a4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1c3a8:	mov	r0, #0
   1c3ac:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c3b0:	mov	r3, r0
   1c3b4:	mov	r0, r3
   1c3b8:	sub	sp, fp, #4
   1c3bc:	ldr	fp, [sp]
   1c3c0:	add	sp, sp, #4
   1c3c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c3c8:	str	fp, [sp, #-8]!
   1c3cc:	str	lr, [sp, #4]
   1c3d0:	add	fp, sp, #4
   1c3d4:	sub	sp, sp, #8
   1c3d8:	str	r0, [fp, #-8]
   1c3dc:	mov	r3, r1
   1c3e0:	strb	r3, [fp, #-9]
   1c3e4:	ldrb	r3, [fp, #-9]
   1c3e8:	mov	r2, r3
   1c3ec:	mvn	r1, #0
   1c3f0:	ldr	r0, [fp, #-8]
   1c3f4:	bl	1c32c <lchmod@@Base+0x315c>
   1c3f8:	mov	r3, r0
   1c3fc:	mov	r0, r3
   1c400:	sub	sp, fp, #4
   1c404:	ldr	fp, [sp]
   1c408:	add	sp, sp, #4
   1c40c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c410:	str	fp, [sp, #-8]!
   1c414:	str	lr, [sp, #4]
   1c418:	add	fp, sp, #4
   1c41c:	sub	sp, sp, #8
   1c420:	str	r0, [fp, #-8]
   1c424:	mov	r1, #58	; 0x3a
   1c428:	ldr	r0, [fp, #-8]
   1c42c:	bl	1c3c8 <lchmod@@Base+0x31f8>
   1c430:	mov	r3, r0
   1c434:	mov	r0, r3
   1c438:	sub	sp, fp, #4
   1c43c:	ldr	fp, [sp]
   1c440:	add	sp, sp, #4
   1c444:	pop	{pc}		; (ldr pc, [sp], #4)
   1c448:	str	fp, [sp, #-8]!
   1c44c:	str	lr, [sp, #4]
   1c450:	add	fp, sp, #4
   1c454:	sub	sp, sp, #8
   1c458:	str	r0, [fp, #-8]
   1c45c:	str	r1, [fp, #-12]
   1c460:	mov	r2, #58	; 0x3a
   1c464:	ldr	r1, [fp, #-12]
   1c468:	ldr	r0, [fp, #-8]
   1c46c:	bl	1c32c <lchmod@@Base+0x315c>
   1c470:	mov	r3, r0
   1c474:	mov	r0, r3
   1c478:	sub	sp, fp, #4
   1c47c:	ldr	fp, [sp]
   1c480:	add	sp, sp, #4
   1c484:	pop	{pc}		; (ldr pc, [sp], #4)
   1c488:	str	fp, [sp, #-8]!
   1c48c:	str	lr, [sp, #4]
   1c490:	add	fp, sp, #4
   1c494:	sub	sp, sp, #112	; 0x70
   1c498:	str	r0, [fp, #-56]	; 0xffffffc8
   1c49c:	str	r1, [fp, #-60]	; 0xffffffc4
   1c4a0:	str	r2, [fp, #-64]	; 0xffffffc0
   1c4a4:	sub	r3, fp, #116	; 0x74
   1c4a8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c4ac:	mov	r0, r3
   1c4b0:	bl	1a1f0 <lchmod@@Base+0x1020>
   1c4b4:	sub	r3, fp, #52	; 0x34
   1c4b8:	sub	r2, fp, #116	; 0x74
   1c4bc:	ldrd	r0, [r2]
   1c4c0:	strd	r0, [r3]
   1c4c4:	ldrd	r0, [r2, #8]
   1c4c8:	strd	r0, [r3, #8]
   1c4cc:	ldrd	r0, [r2, #16]
   1c4d0:	strd	r0, [r3, #16]
   1c4d4:	ldrd	r0, [r2, #24]
   1c4d8:	strd	r0, [r3, #24]
   1c4dc:	ldrd	r0, [r2, #32]
   1c4e0:	strd	r0, [r3, #32]
   1c4e4:	ldrd	r0, [r2, #40]	; 0x28
   1c4e8:	strd	r0, [r3, #40]	; 0x28
   1c4ec:	sub	r3, fp, #52	; 0x34
   1c4f0:	mov	r2, #1
   1c4f4:	mov	r1, #58	; 0x3a
   1c4f8:	mov	r0, r3
   1c4fc:	bl	1a050 <lchmod@@Base+0xe80>
   1c500:	sub	r3, fp, #52	; 0x34
   1c504:	mvn	r2, #0
   1c508:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c50c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c510:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c514:	mov	r3, r0
   1c518:	mov	r0, r3
   1c51c:	sub	sp, fp, #4
   1c520:	ldr	fp, [sp]
   1c524:	add	sp, sp, #4
   1c528:	pop	{pc}		; (ldr pc, [sp], #4)
   1c52c:	str	fp, [sp, #-8]!
   1c530:	str	lr, [sp, #4]
   1c534:	add	fp, sp, #4
   1c538:	sub	sp, sp, #24
   1c53c:	str	r0, [fp, #-8]
   1c540:	str	r1, [fp, #-12]
   1c544:	str	r2, [fp, #-16]
   1c548:	str	r3, [fp, #-20]	; 0xffffffec
   1c54c:	mvn	r3, #0
   1c550:	str	r3, [sp]
   1c554:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c558:	ldr	r2, [fp, #-16]
   1c55c:	ldr	r1, [fp, #-12]
   1c560:	ldr	r0, [fp, #-8]
   1c564:	bl	1c580 <lchmod@@Base+0x33b0>
   1c568:	mov	r3, r0
   1c56c:	mov	r0, r3
   1c570:	sub	sp, fp, #4
   1c574:	ldr	fp, [sp]
   1c578:	add	sp, sp, #4
   1c57c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c580:	str	fp, [sp, #-8]!
   1c584:	str	lr, [sp, #4]
   1c588:	add	fp, sp, #4
   1c58c:	sub	sp, sp, #64	; 0x40
   1c590:	str	r0, [fp, #-56]	; 0xffffffc8
   1c594:	str	r1, [fp, #-60]	; 0xffffffc4
   1c598:	str	r2, [fp, #-64]	; 0xffffffc0
   1c59c:	str	r3, [fp, #-68]	; 0xffffffbc
   1c5a0:	movw	r2, #4596	; 0x11f4
   1c5a4:	movt	r2, #3
   1c5a8:	sub	r3, fp, #52	; 0x34
   1c5ac:	ldrd	r0, [r2]
   1c5b0:	strd	r0, [r3]
   1c5b4:	ldrd	r0, [r2, #8]
   1c5b8:	strd	r0, [r3, #8]
   1c5bc:	ldrd	r0, [r2, #16]
   1c5c0:	strd	r0, [r3, #16]
   1c5c4:	ldrd	r0, [r2, #24]
   1c5c8:	strd	r0, [r3, #24]
   1c5cc:	ldrd	r0, [r2, #32]
   1c5d0:	strd	r0, [r3, #32]
   1c5d4:	ldrd	r0, [r2, #40]	; 0x28
   1c5d8:	strd	r0, [r3, #40]	; 0x28
   1c5dc:	sub	r3, fp, #52	; 0x34
   1c5e0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1c5e4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c5e8:	mov	r0, r3
   1c5ec:	bl	1a168 <lchmod@@Base+0xf98>
   1c5f0:	sub	r3, fp, #52	; 0x34
   1c5f4:	ldr	r2, [fp, #4]
   1c5f8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c5fc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c600:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c604:	mov	r3, r0
   1c608:	mov	r0, r3
   1c60c:	sub	sp, fp, #4
   1c610:	ldr	fp, [sp]
   1c614:	add	sp, sp, #4
   1c618:	pop	{pc}		; (ldr pc, [sp], #4)
   1c61c:	str	fp, [sp, #-8]!
   1c620:	str	lr, [sp, #4]
   1c624:	add	fp, sp, #4
   1c628:	sub	sp, sp, #16
   1c62c:	str	r0, [fp, #-8]
   1c630:	str	r1, [fp, #-12]
   1c634:	str	r2, [fp, #-16]
   1c638:	ldr	r3, [fp, #-16]
   1c63c:	ldr	r2, [fp, #-12]
   1c640:	ldr	r1, [fp, #-8]
   1c644:	mov	r0, #0
   1c648:	bl	1c52c <lchmod@@Base+0x335c>
   1c64c:	mov	r3, r0
   1c650:	mov	r0, r3
   1c654:	sub	sp, fp, #4
   1c658:	ldr	fp, [sp]
   1c65c:	add	sp, sp, #4
   1c660:	pop	{pc}		; (ldr pc, [sp], #4)
   1c664:	str	fp, [sp, #-8]!
   1c668:	str	lr, [sp, #4]
   1c66c:	add	fp, sp, #4
   1c670:	sub	sp, sp, #24
   1c674:	str	r0, [fp, #-8]
   1c678:	str	r1, [fp, #-12]
   1c67c:	str	r2, [fp, #-16]
   1c680:	str	r3, [fp, #-20]	; 0xffffffec
   1c684:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c688:	str	r3, [sp]
   1c68c:	ldr	r3, [fp, #-16]
   1c690:	ldr	r2, [fp, #-12]
   1c694:	ldr	r1, [fp, #-8]
   1c698:	mov	r0, #0
   1c69c:	bl	1c580 <lchmod@@Base+0x33b0>
   1c6a0:	mov	r3, r0
   1c6a4:	mov	r0, r3
   1c6a8:	sub	sp, fp, #4
   1c6ac:	ldr	fp, [sp]
   1c6b0:	add	sp, sp, #4
   1c6b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c6b8:	str	fp, [sp, #-8]!
   1c6bc:	str	lr, [sp, #4]
   1c6c0:	add	fp, sp, #4
   1c6c4:	sub	sp, sp, #16
   1c6c8:	str	r0, [fp, #-8]
   1c6cc:	str	r1, [fp, #-12]
   1c6d0:	str	r2, [fp, #-16]
   1c6d4:	movw	r3, #4504	; 0x1198
   1c6d8:	movt	r3, #3
   1c6dc:	ldr	r2, [fp, #-16]
   1c6e0:	ldr	r1, [fp, #-12]
   1c6e4:	ldr	r0, [fp, #-8]
   1c6e8:	bl	1bdf4 <lchmod@@Base+0x2c24>
   1c6ec:	mov	r3, r0
   1c6f0:	mov	r0, r3
   1c6f4:	sub	sp, fp, #4
   1c6f8:	ldr	fp, [sp]
   1c6fc:	add	sp, sp, #4
   1c700:	pop	{pc}		; (ldr pc, [sp], #4)
   1c704:	str	fp, [sp, #-8]!
   1c708:	str	lr, [sp, #4]
   1c70c:	add	fp, sp, #4
   1c710:	sub	sp, sp, #8
   1c714:	str	r0, [fp, #-8]
   1c718:	str	r1, [fp, #-12]
   1c71c:	ldr	r2, [fp, #-12]
   1c720:	ldr	r1, [fp, #-8]
   1c724:	mov	r0, #0
   1c728:	bl	1c6b8 <lchmod@@Base+0x34e8>
   1c72c:	mov	r3, r0
   1c730:	mov	r0, r3
   1c734:	sub	sp, fp, #4
   1c738:	ldr	fp, [sp]
   1c73c:	add	sp, sp, #4
   1c740:	pop	{pc}		; (ldr pc, [sp], #4)
   1c744:	str	fp, [sp, #-8]!
   1c748:	str	lr, [sp, #4]
   1c74c:	add	fp, sp, #4
   1c750:	sub	sp, sp, #8
   1c754:	str	r0, [fp, #-8]
   1c758:	str	r1, [fp, #-12]
   1c75c:	mvn	r2, #0
   1c760:	ldr	r1, [fp, #-12]
   1c764:	ldr	r0, [fp, #-8]
   1c768:	bl	1c6b8 <lchmod@@Base+0x34e8>
   1c76c:	mov	r3, r0
   1c770:	mov	r0, r3
   1c774:	sub	sp, fp, #4
   1c778:	ldr	fp, [sp]
   1c77c:	add	sp, sp, #4
   1c780:	pop	{pc}		; (ldr pc, [sp], #4)
   1c784:	str	fp, [sp, #-8]!
   1c788:	str	lr, [sp, #4]
   1c78c:	add	fp, sp, #4
   1c790:	sub	sp, sp, #8
   1c794:	str	r0, [fp, #-8]
   1c798:	ldr	r1, [fp, #-8]
   1c79c:	mov	r0, #0
   1c7a0:	bl	1c744 <lchmod@@Base+0x3574>
   1c7a4:	mov	r3, r0
   1c7a8:	mov	r0, r3
   1c7ac:	sub	sp, fp, #4
   1c7b0:	ldr	fp, [sp]
   1c7b4:	add	sp, sp, #4
   1c7b8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c7bc:	str	fp, [sp, #-8]!
   1c7c0:	str	lr, [sp, #4]
   1c7c4:	add	fp, sp, #4
   1c7c8:	sub	sp, sp, #24
   1c7cc:	str	r0, [fp, #-24]	; 0xffffffe8
   1c7d0:	str	r1, [fp, #-28]	; 0xffffffe4
   1c7d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c7d8:	ldr	r3, [r3]
   1c7dc:	str	r3, [fp, #-8]
   1c7e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c7e4:	add	r3, r3, #8
   1c7e8:	ldr	r2, [fp, #-8]
   1c7ec:	cmp	r2, r3
   1c7f0:	bne	1c830 <lchmod@@Base+0x3660>
   1c7f4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c7f8:	bl	1e070 <lchmod@@Base+0x4ea0>
   1c7fc:	mov	r3, r0
   1c800:	str	r3, [fp, #-12]
   1c804:	ldr	r3, [fp, #-12]
   1c808:	cmp	r3, #0
   1c80c:	beq	1c828 <lchmod@@Base+0x3658>
   1c810:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c814:	ldr	r1, [fp, #-8]
   1c818:	ldr	r0, [fp, #-12]
   1c81c:	bl	114d4 <memcpy@plt>
   1c820:	mov	r3, r0
   1c824:	b	1c858 <lchmod@@Base+0x3688>
   1c828:	mov	r3, #0
   1c82c:	b	1c858 <lchmod@@Base+0x3688>
   1c830:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c834:	ldr	r0, [fp, #-8]
   1c838:	bl	1e100 <lchmod@@Base+0x4f30>
   1c83c:	str	r0, [fp, #-16]
   1c840:	ldr	r3, [fp, #-16]
   1c844:	cmp	r3, #0
   1c848:	beq	1c854 <lchmod@@Base+0x3684>
   1c84c:	ldr	r3, [fp, #-16]
   1c850:	b	1c858 <lchmod@@Base+0x3688>
   1c854:	ldr	r3, [fp, #-8]
   1c858:	mov	r0, r3
   1c85c:	sub	sp, fp, #4
   1c860:	ldr	fp, [sp]
   1c864:	add	sp, sp, #4
   1c868:	pop	{pc}		; (ldr pc, [sp], #4)
   1c86c:	push	{fp}		; (str fp, [sp, #-4]!)
   1c870:	add	fp, sp, #0
   1c874:	sub	sp, sp, #12
   1c878:	str	r0, [fp, #-8]
   1c87c:	ldr	r3, [fp, #-8]
   1c880:	add	r2, r3, #8
   1c884:	ldr	r3, [fp, #-8]
   1c888:	str	r2, [r3]
   1c88c:	ldr	r3, [fp, #-8]
   1c890:	mov	r2, #1024	; 0x400
   1c894:	str	r2, [r3, #4]
   1c898:	nop	{0}
   1c89c:	add	sp, fp, #0
   1c8a0:	pop	{fp}		; (ldr fp, [sp], #4)
   1c8a4:	bx	lr
   1c8a8:	str	fp, [sp, #-8]!
   1c8ac:	str	lr, [sp, #4]
   1c8b0:	add	fp, sp, #4
   1c8b4:	sub	sp, sp, #8
   1c8b8:	str	r0, [fp, #-8]
   1c8bc:	ldr	r3, [fp, #-8]
   1c8c0:	ldr	r2, [r3]
   1c8c4:	ldr	r3, [fp, #-8]
   1c8c8:	add	r3, r3, #8
   1c8cc:	cmp	r2, r3
   1c8d0:	beq	1c8e4 <lchmod@@Base+0x3714>
   1c8d4:	ldr	r3, [fp, #-8]
   1c8d8:	ldr	r3, [r3]
   1c8dc:	mov	r0, r3
   1c8e0:	bl	13d58 <__assert_fail@plt+0x250c>
   1c8e4:	nop	{0}
   1c8e8:	sub	sp, fp, #4
   1c8ec:	ldr	fp, [sp]
   1c8f0:	add	sp, sp, #4
   1c8f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c8f8:	str	fp, [sp, #-8]!
   1c8fc:	str	lr, [sp, #4]
   1c900:	add	fp, sp, #4
   1c904:	sub	sp, sp, #16
   1c908:	str	r0, [fp, #-16]
   1c90c:	ldr	r3, [fp, #-16]
   1c910:	ldr	r3, [r3, #4]
   1c914:	lsl	r3, r3, #1
   1c918:	str	r3, [fp, #-12]
   1c91c:	ldr	r0, [fp, #-16]
   1c920:	bl	1c8a8 <lchmod@@Base+0x36d8>
   1c924:	ldr	r3, [fp, #-16]
   1c928:	ldr	r3, [r3, #4]
   1c92c:	ldr	r2, [fp, #-12]
   1c930:	cmp	r2, r3
   1c934:	movcs	r3, #1
   1c938:	movcc	r3, #0
   1c93c:	uxtb	r3, r3
   1c940:	cmp	r3, #0
   1c944:	beq	1c95c <lchmod@@Base+0x378c>
   1c948:	ldr	r0, [fp, #-12]
   1c94c:	bl	1e070 <lchmod@@Base+0x4ea0>
   1c950:	mov	r3, r0
   1c954:	str	r3, [fp, #-8]
   1c958:	b	1c974 <lchmod@@Base+0x37a4>
   1c95c:	bl	116c0 <__errno_location@plt>
   1c960:	mov	r2, r0
   1c964:	mov	r3, #12
   1c968:	str	r3, [r2]
   1c96c:	mov	r3, #0
   1c970:	str	r3, [fp, #-8]
   1c974:	ldr	r3, [fp, #-8]
   1c978:	cmp	r3, #0
   1c97c:	moveq	r3, #1
   1c980:	movne	r3, #0
   1c984:	uxtb	r3, r3
   1c988:	cmp	r3, #0
   1c98c:	beq	1c9a0 <lchmod@@Base+0x37d0>
   1c990:	ldr	r0, [fp, #-16]
   1c994:	bl	1c86c <lchmod@@Base+0x369c>
   1c998:	mov	r3, #0
   1c99c:	b	1c9bc <lchmod@@Base+0x37ec>
   1c9a0:	ldr	r3, [fp, #-16]
   1c9a4:	ldr	r2, [fp, #-8]
   1c9a8:	str	r2, [r3]
   1c9ac:	ldr	r3, [fp, #-16]
   1c9b0:	ldr	r2, [fp, #-12]
   1c9b4:	str	r2, [r3, #4]
   1c9b8:	mov	r3, #1
   1c9bc:	mov	r0, r3
   1c9c0:	sub	sp, fp, #4
   1c9c4:	ldr	fp, [sp]
   1c9c8:	add	sp, sp, #4
   1c9cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c9d0:	push	{fp}		; (str fp, [sp, #-4]!)
   1c9d4:	add	fp, sp, #0
   1c9d8:	sub	sp, sp, #12
   1c9dc:	str	r0, [fp, #-8]
   1c9e0:	ldr	r3, [fp, #-8]
   1c9e4:	add	r2, r3, #8
   1c9e8:	ldr	r3, [fp, #-8]
   1c9ec:	str	r2, [r3]
   1c9f0:	ldr	r3, [fp, #-8]
   1c9f4:	mov	r2, #1024	; 0x400
   1c9f8:	str	r2, [r3, #4]
   1c9fc:	nop	{0}
   1ca00:	add	sp, fp, #0
   1ca04:	pop	{fp}		; (ldr fp, [sp], #4)
   1ca08:	bx	lr
   1ca0c:	str	fp, [sp, #-8]!
   1ca10:	str	lr, [sp, #4]
   1ca14:	add	fp, sp, #4
   1ca18:	sub	sp, sp, #16
   1ca1c:	str	r0, [fp, #-16]
   1ca20:	ldr	r3, [fp, #-16]
   1ca24:	ldr	r3, [r3, #4]
   1ca28:	lsl	r3, r3, #1
   1ca2c:	str	r3, [fp, #-12]
   1ca30:	ldr	r3, [fp, #-16]
   1ca34:	ldr	r2, [r3]
   1ca38:	ldr	r3, [fp, #-16]
   1ca3c:	add	r3, r3, #8
   1ca40:	cmp	r2, r3
   1ca44:	bne	1ca8c <lchmod@@Base+0x38bc>
   1ca48:	ldr	r0, [fp, #-12]
   1ca4c:	bl	1e070 <lchmod@@Base+0x4ea0>
   1ca50:	mov	r3, r0
   1ca54:	str	r3, [fp, #-8]
   1ca58:	ldr	r3, [fp, #-8]
   1ca5c:	cmp	r3, #0
   1ca60:	bne	1ca6c <lchmod@@Base+0x389c>
   1ca64:	mov	r3, #0
   1ca68:	b	1cb3c <lchmod@@Base+0x396c>
   1ca6c:	ldr	r3, [fp, #-16]
   1ca70:	add	r1, r3, #8
   1ca74:	ldr	r3, [fp, #-16]
   1ca78:	ldr	r3, [r3, #4]
   1ca7c:	mov	r2, r3
   1ca80:	ldr	r0, [fp, #-8]
   1ca84:	bl	114d4 <memcpy@plt>
   1ca88:	b	1cb20 <lchmod@@Base+0x3950>
   1ca8c:	ldr	r3, [fp, #-16]
   1ca90:	ldr	r3, [r3, #4]
   1ca94:	ldr	r2, [fp, #-12]
   1ca98:	cmp	r2, r3
   1ca9c:	movcs	r3, #1
   1caa0:	movcc	r3, #0
   1caa4:	uxtb	r3, r3
   1caa8:	cmp	r3, #0
   1caac:	beq	1cacc <lchmod@@Base+0x38fc>
   1cab0:	ldr	r3, [fp, #-16]
   1cab4:	ldr	r3, [r3]
   1cab8:	ldr	r1, [fp, #-12]
   1cabc:	mov	r0, r3
   1cac0:	bl	1e100 <lchmod@@Base+0x4f30>
   1cac4:	str	r0, [fp, #-8]
   1cac8:	b	1cae4 <lchmod@@Base+0x3914>
   1cacc:	bl	116c0 <__errno_location@plt>
   1cad0:	mov	r2, r0
   1cad4:	mov	r3, #12
   1cad8:	str	r3, [r2]
   1cadc:	mov	r3, #0
   1cae0:	str	r3, [fp, #-8]
   1cae4:	ldr	r3, [fp, #-8]
   1cae8:	cmp	r3, #0
   1caec:	moveq	r3, #1
   1caf0:	movne	r3, #0
   1caf4:	uxtb	r3, r3
   1caf8:	cmp	r3, #0
   1cafc:	beq	1cb20 <lchmod@@Base+0x3950>
   1cb00:	ldr	r3, [fp, #-16]
   1cb04:	ldr	r3, [r3]
   1cb08:	mov	r0, r3
   1cb0c:	bl	13d58 <__assert_fail@plt+0x250c>
   1cb10:	ldr	r0, [fp, #-16]
   1cb14:	bl	1c9d0 <lchmod@@Base+0x3800>
   1cb18:	mov	r3, #0
   1cb1c:	b	1cb3c <lchmod@@Base+0x396c>
   1cb20:	ldr	r3, [fp, #-16]
   1cb24:	ldr	r2, [fp, #-8]
   1cb28:	str	r2, [r3]
   1cb2c:	ldr	r3, [fp, #-16]
   1cb30:	ldr	r2, [fp, #-12]
   1cb34:	str	r2, [r3, #4]
   1cb38:	mov	r3, #1
   1cb3c:	mov	r0, r3
   1cb40:	sub	sp, fp, #4
   1cb44:	ldr	fp, [sp]
   1cb48:	add	sp, sp, #4
   1cb4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cb50:	str	fp, [sp, #-8]!
   1cb54:	str	lr, [sp, #4]
   1cb58:	add	fp, sp, #4
   1cb5c:	sub	sp, sp, #8
   1cb60:	str	r0, [fp, #-8]
   1cb64:	str	r1, [fp, #-12]
   1cb68:	ldr	r3, [fp, #-8]
   1cb6c:	cmp	r3, #0
   1cb70:	bne	1cb8c <lchmod@@Base+0x39bc>
   1cb74:	bl	116c0 <__errno_location@plt>
   1cb78:	mov	r2, r0
   1cb7c:	mov	r3, #95	; 0x5f
   1cb80:	str	r3, [r2]
   1cb84:	mvn	r3, #0
   1cb88:	b	1cbf4 <lchmod@@Base+0x3a24>
   1cb8c:	ldr	r3, [fp, #-8]
   1cb90:	cmp	r3, #10
   1cb94:	bne	1cbf0 <lchmod@@Base+0x3a20>
   1cb98:	ldr	r3, [fp, #-12]
   1cb9c:	ldr	r3, [r3]
   1cba0:	movw	r1, #1584	; 0x630
   1cba4:	movt	r1, #2
   1cba8:	mov	r0, r3
   1cbac:	bl	11468 <strcmp@plt>
   1cbb0:	mov	r3, r0
   1cbb4:	cmp	r3, #0
   1cbb8:	bne	1cbf0 <lchmod@@Base+0x3a20>
   1cbbc:	ldr	r3, [fp, #-12]
   1cbc0:	ldr	r3, [r3]
   1cbc4:	mov	r0, r3
   1cbc8:	bl	11798 <freecon@plt>
   1cbcc:	ldr	r3, [fp, #-12]
   1cbd0:	mov	r2, #0
   1cbd4:	str	r2, [r3]
   1cbd8:	bl	116c0 <__errno_location@plt>
   1cbdc:	mov	r2, r0
   1cbe0:	mov	r3, #61	; 0x3d
   1cbe4:	str	r3, [r2]
   1cbe8:	mvn	r3, #0
   1cbec:	b	1cbf4 <lchmod@@Base+0x3a24>
   1cbf0:	ldr	r3, [fp, #-8]
   1cbf4:	mov	r0, r3
   1cbf8:	sub	sp, fp, #4
   1cbfc:	ldr	fp, [sp]
   1cc00:	add	sp, sp, #4
   1cc04:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc08:	str	fp, [sp, #-8]!
   1cc0c:	str	lr, [sp, #4]
   1cc10:	add	fp, sp, #4
   1cc14:	sub	sp, sp, #16
   1cc18:	str	r0, [fp, #-16]
   1cc1c:	str	r1, [fp, #-20]	; 0xffffffec
   1cc20:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cc24:	ldr	r0, [fp, #-16]
   1cc28:	bl	11678 <getfilecon@plt>
   1cc2c:	str	r0, [fp, #-8]
   1cc30:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cc34:	ldr	r0, [fp, #-8]
   1cc38:	bl	1cb50 <lchmod@@Base+0x3980>
   1cc3c:	mov	r3, r0
   1cc40:	mov	r0, r3
   1cc44:	sub	sp, fp, #4
   1cc48:	ldr	fp, [sp]
   1cc4c:	add	sp, sp, #4
   1cc50:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc54:	str	fp, [sp, #-8]!
   1cc58:	str	lr, [sp, #4]
   1cc5c:	add	fp, sp, #4
   1cc60:	sub	sp, sp, #16
   1cc64:	str	r0, [fp, #-16]
   1cc68:	str	r1, [fp, #-20]	; 0xffffffec
   1cc6c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cc70:	ldr	r0, [fp, #-16]
   1cc74:	bl	115e8 <lgetfilecon@plt>
   1cc78:	str	r0, [fp, #-8]
   1cc7c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cc80:	ldr	r0, [fp, #-8]
   1cc84:	bl	1cb50 <lchmod@@Base+0x3980>
   1cc88:	mov	r3, r0
   1cc8c:	mov	r0, r3
   1cc90:	sub	sp, fp, #4
   1cc94:	ldr	fp, [sp]
   1cc98:	add	sp, sp, #4
   1cc9c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cca0:	str	fp, [sp, #-8]!
   1cca4:	str	lr, [sp, #4]
   1cca8:	add	fp, sp, #4
   1ccac:	sub	sp, sp, #16
   1ccb0:	str	r0, [fp, #-16]
   1ccb4:	str	r1, [fp, #-20]	; 0xffffffec
   1ccb8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ccbc:	ldr	r0, [fp, #-16]
   1ccc0:	bl	11528 <fgetfilecon@plt>
   1ccc4:	str	r0, [fp, #-8]
   1ccc8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cccc:	ldr	r0, [fp, #-8]
   1ccd0:	bl	1cb50 <lchmod@@Base+0x3980>
   1ccd4:	mov	r3, r0
   1ccd8:	mov	r0, r3
   1ccdc:	sub	sp, fp, #4
   1cce0:	ldr	fp, [sp]
   1cce4:	add	sp, sp, #4
   1cce8:	pop	{pc}		; (ldr pc, [sp], #4)
   1ccec:	str	fp, [sp, #-8]!
   1ccf0:	str	lr, [sp, #4]
   1ccf4:	add	fp, sp, #4
   1ccf8:	sub	sp, sp, #16
   1ccfc:	str	r0, [fp, #-16]
   1cd00:	ldr	r3, [fp, #-16]
   1cd04:	cmp	r3, #0
   1cd08:	blt	1cd54 <lchmod@@Base+0x3b84>
   1cd0c:	ldr	r3, [fp, #-16]
   1cd10:	cmp	r3, #2
   1cd14:	bgt	1cd54 <lchmod@@Base+0x3b84>
   1cd18:	ldr	r0, [fp, #-16]
   1cd1c:	bl	1f47c <lchmod@@Base+0x62ac>
   1cd20:	str	r0, [fp, #-8]
   1cd24:	bl	116c0 <__errno_location@plt>
   1cd28:	mov	r3, r0
   1cd2c:	ldr	r3, [r3]
   1cd30:	str	r3, [fp, #-12]
   1cd34:	ldr	r0, [fp, #-16]
   1cd38:	bl	11804 <close@plt>
   1cd3c:	bl	116c0 <__errno_location@plt>
   1cd40:	mov	r2, r0
   1cd44:	ldr	r3, [fp, #-12]
   1cd48:	str	r3, [r2]
   1cd4c:	ldr	r3, [fp, #-8]
   1cd50:	str	r3, [fp, #-16]
   1cd54:	ldr	r3, [fp, #-16]
   1cd58:	mov	r0, r3
   1cd5c:	sub	sp, fp, #4
   1cd60:	ldr	fp, [sp]
   1cd64:	add	sp, sp, #4
   1cd68:	pop	{pc}		; (ldr pc, [sp], #4)
   1cd6c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1cd70:	strd	r6, [sp, #8]
   1cd74:	str	fp, [sp, #16]
   1cd78:	str	lr, [sp, #20]
   1cd7c:	add	fp, sp, #20
   1cd80:	sub	sp, sp, #48	; 0x30
   1cd84:	str	r0, [fp, #-24]	; 0xffffffe8
   1cd88:	str	r1, [fp, #-28]	; 0xffffffe4
   1cd8c:	str	r2, [fp, #-32]	; 0xffffffe0
   1cd90:	str	r3, [fp, #-36]	; 0xffffffdc
   1cd94:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cd98:	cmp	r3, #0
   1cd9c:	beq	1cdc4 <lchmod@@Base+0x3bf4>
   1cda0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1cda4:	str	r3, [sp]
   1cda8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cdac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1cdb0:	movw	r1, #1596	; 0x63c
   1cdb4:	movt	r1, #2
   1cdb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cdbc:	bl	116b4 <fprintf@plt>
   1cdc0:	b	1cddc <lchmod@@Base+0x3c0c>
   1cdc4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1cdc8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1cdcc:	movw	r1, #1608	; 0x648
   1cdd0:	movt	r1, #2
   1cdd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cdd8:	bl	116b4 <fprintf@plt>
   1cddc:	movw	r0, #1616	; 0x650
   1cde0:	movt	r0, #2
   1cde4:	bl	1166c <gettext@plt>
   1cde8:	mov	r2, r0
   1cdec:	movw	r3, #2022	; 0x7e6
   1cdf0:	movw	r1, #2400	; 0x960
   1cdf4:	movt	r1, #2
   1cdf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cdfc:	bl	116b4 <fprintf@plt>
   1ce00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ce04:	mov	r0, #10
   1ce08:	bl	11504 <fputc_unlocked@plt>
   1ce0c:	movw	r0, #1620	; 0x654
   1ce10:	movt	r0, #2
   1ce14:	bl	1166c <gettext@plt>
   1ce18:	mov	r3, r0
   1ce1c:	movw	r2, #1792	; 0x700
   1ce20:	movt	r2, #2
   1ce24:	mov	r1, r3
   1ce28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ce2c:	bl	116b4 <fprintf@plt>
   1ce30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ce34:	mov	r0, #10
   1ce38:	bl	11504 <fputc_unlocked@plt>
   1ce3c:	ldr	r3, [fp, #8]
   1ce40:	cmp	r3, #9
   1ce44:	ldrls	pc, [pc, r3, lsl #2]
   1ce48:	b	1d228 <lchmod@@Base+0x4058>
   1ce4c:	ldrdeq	sp, [r1], -r4
   1ce50:	andeq	ip, r1, r4, ror lr
   1ce54:	muleq	r1, ip, lr
   1ce58:	andeq	ip, r1, ip, asr #29
   1ce5c:	andeq	ip, r1, r0, lsl pc
   1ce60:	andeq	ip, r1, ip, ror #30
   1ce64:	ldrdeq	ip, [r1], -r8
   1ce68:	andeq	sp, r1, r4, asr r0
   1ce6c:	andeq	sp, r1, r0, ror #1
   1ce70:	andeq	sp, r1, ip, ror r1
   1ce74:	movw	r0, #1828	; 0x724
   1ce78:	movt	r0, #2
   1ce7c:	bl	1166c <gettext@plt>
   1ce80:	mov	r1, r0
   1ce84:	ldr	r3, [fp, #4]
   1ce88:	ldr	r3, [r3]
   1ce8c:	mov	r2, r3
   1ce90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ce94:	bl	116b4 <fprintf@plt>
   1ce98:	b	1d2d8 <lchmod@@Base+0x4108>
   1ce9c:	movw	r0, #1844	; 0x734
   1cea0:	movt	r0, #2
   1cea4:	bl	1166c <gettext@plt>
   1cea8:	mov	r1, r0
   1ceac:	ldr	r3, [fp, #4]
   1ceb0:	ldr	r2, [r3]
   1ceb4:	ldr	r3, [fp, #4]
   1ceb8:	add	r3, r3, #4
   1cebc:	ldr	r3, [r3]
   1cec0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cec4:	bl	116b4 <fprintf@plt>
   1cec8:	b	1d2d8 <lchmod@@Base+0x4108>
   1cecc:	movw	r0, #1868	; 0x74c
   1ced0:	movt	r0, #2
   1ced4:	bl	1166c <gettext@plt>
   1ced8:	ldr	r3, [fp, #4]
   1cedc:	ldr	r2, [r3]
   1cee0:	ldr	r3, [fp, #4]
   1cee4:	add	r3, r3, #4
   1cee8:	ldr	r1, [r3]
   1ceec:	ldr	r3, [fp, #4]
   1cef0:	add	r3, r3, #8
   1cef4:	ldr	r3, [r3]
   1cef8:	str	r3, [sp]
   1cefc:	mov	r3, r1
   1cf00:	mov	r1, r0
   1cf04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf08:	bl	116b4 <fprintf@plt>
   1cf0c:	b	1d2d8 <lchmod@@Base+0x4108>
   1cf10:	movw	r0, #1896	; 0x768
   1cf14:	movt	r0, #2
   1cf18:	bl	1166c <gettext@plt>
   1cf1c:	mov	ip, r0
   1cf20:	ldr	r3, [fp, #4]
   1cf24:	ldr	r1, [r3]
   1cf28:	ldr	r3, [fp, #4]
   1cf2c:	add	r3, r3, #4
   1cf30:	ldr	r0, [r3]
   1cf34:	ldr	r3, [fp, #4]
   1cf38:	add	r3, r3, #8
   1cf3c:	ldr	r3, [r3]
   1cf40:	ldr	r2, [fp, #4]
   1cf44:	add	r2, r2, #12
   1cf48:	ldr	r2, [r2]
   1cf4c:	str	r2, [sp, #4]
   1cf50:	str	r3, [sp]
   1cf54:	mov	r3, r0
   1cf58:	mov	r2, r1
   1cf5c:	mov	r1, ip
   1cf60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf64:	bl	116b4 <fprintf@plt>
   1cf68:	b	1d2d8 <lchmod@@Base+0x4108>
   1cf6c:	movw	r0, #1928	; 0x788
   1cf70:	movt	r0, #2
   1cf74:	bl	1166c <gettext@plt>
   1cf78:	mov	lr, r0
   1cf7c:	ldr	r3, [fp, #4]
   1cf80:	ldr	r0, [r3]
   1cf84:	ldr	r3, [fp, #4]
   1cf88:	add	r3, r3, #4
   1cf8c:	ldr	ip, [r3]
   1cf90:	ldr	r3, [fp, #4]
   1cf94:	add	r3, r3, #8
   1cf98:	ldr	r3, [r3]
   1cf9c:	ldr	r2, [fp, #4]
   1cfa0:	add	r2, r2, #12
   1cfa4:	ldr	r2, [r2]
   1cfa8:	ldr	r1, [fp, #4]
   1cfac:	add	r1, r1, #16
   1cfb0:	ldr	r1, [r1]
   1cfb4:	str	r1, [sp, #8]
   1cfb8:	str	r2, [sp, #4]
   1cfbc:	str	r3, [sp]
   1cfc0:	mov	r3, ip
   1cfc4:	mov	r2, r0
   1cfc8:	mov	r1, lr
   1cfcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cfd0:	bl	116b4 <fprintf@plt>
   1cfd4:	b	1d2d8 <lchmod@@Base+0x4108>
   1cfd8:	movw	r0, #1964	; 0x7ac
   1cfdc:	movt	r0, #2
   1cfe0:	bl	1166c <gettext@plt>
   1cfe4:	mov	r4, r0
   1cfe8:	ldr	r3, [fp, #4]
   1cfec:	ldr	ip, [r3]
   1cff0:	ldr	r3, [fp, #4]
   1cff4:	add	r3, r3, #4
   1cff8:	ldr	lr, [r3]
   1cffc:	ldr	r3, [fp, #4]
   1d000:	add	r3, r3, #8
   1d004:	ldr	r3, [r3]
   1d008:	ldr	r2, [fp, #4]
   1d00c:	add	r2, r2, #12
   1d010:	ldr	r2, [r2]
   1d014:	ldr	r1, [fp, #4]
   1d018:	add	r1, r1, #16
   1d01c:	ldr	r1, [r1]
   1d020:	ldr	r0, [fp, #4]
   1d024:	add	r0, r0, #20
   1d028:	ldr	r0, [r0]
   1d02c:	str	r0, [sp, #12]
   1d030:	str	r1, [sp, #8]
   1d034:	str	r2, [sp, #4]
   1d038:	str	r3, [sp]
   1d03c:	mov	r3, lr
   1d040:	mov	r2, ip
   1d044:	mov	r1, r4
   1d048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d04c:	bl	116b4 <fprintf@plt>
   1d050:	b	1d2d8 <lchmod@@Base+0x4108>
   1d054:	movw	r0, #2004	; 0x7d4
   1d058:	movt	r0, #2
   1d05c:	bl	1166c <gettext@plt>
   1d060:	mov	r5, r0
   1d064:	ldr	r3, [fp, #4]
   1d068:	ldr	lr, [r3]
   1d06c:	ldr	r3, [fp, #4]
   1d070:	add	r3, r3, #4
   1d074:	ldr	r4, [r3]
   1d078:	ldr	r3, [fp, #4]
   1d07c:	add	r3, r3, #8
   1d080:	ldr	r3, [r3]
   1d084:	ldr	r2, [fp, #4]
   1d088:	add	r2, r2, #12
   1d08c:	ldr	r2, [r2]
   1d090:	ldr	r1, [fp, #4]
   1d094:	add	r1, r1, #16
   1d098:	ldr	r1, [r1]
   1d09c:	ldr	r0, [fp, #4]
   1d0a0:	add	r0, r0, #20
   1d0a4:	ldr	r0, [r0]
   1d0a8:	ldr	ip, [fp, #4]
   1d0ac:	add	ip, ip, #24
   1d0b0:	ldr	ip, [ip]
   1d0b4:	str	ip, [sp, #16]
   1d0b8:	str	r0, [sp, #12]
   1d0bc:	str	r1, [sp, #8]
   1d0c0:	str	r2, [sp, #4]
   1d0c4:	str	r3, [sp]
   1d0c8:	mov	r3, r4
   1d0cc:	mov	r2, lr
   1d0d0:	mov	r1, r5
   1d0d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d0d8:	bl	116b4 <fprintf@plt>
   1d0dc:	b	1d2d8 <lchmod@@Base+0x4108>
   1d0e0:	movw	r0, #2048	; 0x800
   1d0e4:	movt	r0, #2
   1d0e8:	bl	1166c <gettext@plt>
   1d0ec:	mov	r6, r0
   1d0f0:	ldr	r3, [fp, #4]
   1d0f4:	ldr	r4, [r3]
   1d0f8:	ldr	r3, [fp, #4]
   1d0fc:	add	r3, r3, #4
   1d100:	ldr	r5, [r3]
   1d104:	ldr	r3, [fp, #4]
   1d108:	add	r3, r3, #8
   1d10c:	ldr	r3, [r3]
   1d110:	ldr	r2, [fp, #4]
   1d114:	add	r2, r2, #12
   1d118:	ldr	r2, [r2]
   1d11c:	ldr	r1, [fp, #4]
   1d120:	add	r1, r1, #16
   1d124:	ldr	r1, [r1]
   1d128:	ldr	r0, [fp, #4]
   1d12c:	add	r0, r0, #20
   1d130:	ldr	r0, [r0]
   1d134:	ldr	ip, [fp, #4]
   1d138:	add	ip, ip, #24
   1d13c:	ldr	ip, [ip]
   1d140:	ldr	lr, [fp, #4]
   1d144:	add	lr, lr, #28
   1d148:	ldr	lr, [lr]
   1d14c:	str	lr, [sp, #20]
   1d150:	str	ip, [sp, #16]
   1d154:	str	r0, [sp, #12]
   1d158:	str	r1, [sp, #8]
   1d15c:	str	r2, [sp, #4]
   1d160:	str	r3, [sp]
   1d164:	mov	r3, r5
   1d168:	mov	r2, r4
   1d16c:	mov	r1, r6
   1d170:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d174:	bl	116b4 <fprintf@plt>
   1d178:	b	1d2d8 <lchmod@@Base+0x4108>
   1d17c:	movw	r0, #2096	; 0x830
   1d180:	movt	r0, #2
   1d184:	bl	1166c <gettext@plt>
   1d188:	mov	r7, r0
   1d18c:	ldr	r3, [fp, #4]
   1d190:	ldr	r5, [r3]
   1d194:	ldr	r3, [fp, #4]
   1d198:	add	r3, r3, #4
   1d19c:	ldr	r6, [r3]
   1d1a0:	ldr	r3, [fp, #4]
   1d1a4:	add	r3, r3, #8
   1d1a8:	ldr	r3, [r3]
   1d1ac:	ldr	r2, [fp, #4]
   1d1b0:	add	r2, r2, #12
   1d1b4:	ldr	r2, [r2]
   1d1b8:	ldr	r1, [fp, #4]
   1d1bc:	add	r1, r1, #16
   1d1c0:	ldr	r1, [r1]
   1d1c4:	ldr	r0, [fp, #4]
   1d1c8:	add	r0, r0, #20
   1d1cc:	ldr	r0, [r0]
   1d1d0:	ldr	ip, [fp, #4]
   1d1d4:	add	ip, ip, #24
   1d1d8:	ldr	ip, [ip]
   1d1dc:	ldr	lr, [fp, #4]
   1d1e0:	add	lr, lr, #28
   1d1e4:	ldr	lr, [lr]
   1d1e8:	ldr	r4, [fp, #4]
   1d1ec:	add	r4, r4, #32
   1d1f0:	ldr	r4, [r4]
   1d1f4:	str	r4, [sp, #24]
   1d1f8:	str	lr, [sp, #20]
   1d1fc:	str	ip, [sp, #16]
   1d200:	str	r0, [sp, #12]
   1d204:	str	r1, [sp, #8]
   1d208:	str	r2, [sp, #4]
   1d20c:	str	r3, [sp]
   1d210:	mov	r3, r6
   1d214:	mov	r2, r5
   1d218:	mov	r1, r7
   1d21c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d220:	bl	116b4 <fprintf@plt>
   1d224:	b	1d2d8 <lchmod@@Base+0x4108>
   1d228:	movw	r0, #2148	; 0x864
   1d22c:	movt	r0, #2
   1d230:	bl	1166c <gettext@plt>
   1d234:	mov	r7, r0
   1d238:	ldr	r3, [fp, #4]
   1d23c:	ldr	r5, [r3]
   1d240:	ldr	r3, [fp, #4]
   1d244:	add	r3, r3, #4
   1d248:	ldr	r6, [r3]
   1d24c:	ldr	r3, [fp, #4]
   1d250:	add	r3, r3, #8
   1d254:	ldr	r3, [r3]
   1d258:	ldr	r2, [fp, #4]
   1d25c:	add	r2, r2, #12
   1d260:	ldr	r2, [r2]
   1d264:	ldr	r1, [fp, #4]
   1d268:	add	r1, r1, #16
   1d26c:	ldr	r1, [r1]
   1d270:	ldr	r0, [fp, #4]
   1d274:	add	r0, r0, #20
   1d278:	ldr	r0, [r0]
   1d27c:	ldr	ip, [fp, #4]
   1d280:	add	ip, ip, #24
   1d284:	ldr	ip, [ip]
   1d288:	ldr	lr, [fp, #4]
   1d28c:	add	lr, lr, #28
   1d290:	ldr	lr, [lr]
   1d294:	ldr	r4, [fp, #4]
   1d298:	add	r4, r4, #32
   1d29c:	ldr	r4, [r4]
   1d2a0:	str	r4, [sp, #24]
   1d2a4:	str	lr, [sp, #20]
   1d2a8:	str	ip, [sp, #16]
   1d2ac:	str	r0, [sp, #12]
   1d2b0:	str	r1, [sp, #8]
   1d2b4:	str	r2, [sp, #4]
   1d2b8:	str	r3, [sp]
   1d2bc:	mov	r3, r6
   1d2c0:	mov	r2, r5
   1d2c4:	mov	r1, r7
   1d2c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d2cc:	bl	116b4 <fprintf@plt>
   1d2d0:	b	1d2d8 <lchmod@@Base+0x4108>
   1d2d4:	nop	{0}
   1d2d8:	nop	{0}
   1d2dc:	sub	sp, fp, #20
   1d2e0:	ldrd	r4, [sp]
   1d2e4:	ldrd	r6, [sp, #8]
   1d2e8:	ldr	fp, [sp, #16]
   1d2ec:	add	sp, sp, #20
   1d2f0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d2f4:	str	fp, [sp, #-8]!
   1d2f8:	str	lr, [sp, #4]
   1d2fc:	add	fp, sp, #4
   1d300:	sub	sp, sp, #32
   1d304:	str	r0, [fp, #-16]
   1d308:	str	r1, [fp, #-20]	; 0xffffffec
   1d30c:	str	r2, [fp, #-24]	; 0xffffffe8
   1d310:	str	r3, [fp, #-28]	; 0xffffffe4
   1d314:	mov	r3, #0
   1d318:	str	r3, [fp, #-8]
   1d31c:	b	1d32c <lchmod@@Base+0x415c>
   1d320:	ldr	r3, [fp, #-8]
   1d324:	add	r3, r3, #1
   1d328:	str	r3, [fp, #-8]
   1d32c:	ldr	r3, [fp, #-8]
   1d330:	lsl	r3, r3, #2
   1d334:	ldr	r2, [fp, #4]
   1d338:	add	r3, r2, r3
   1d33c:	ldr	r3, [r3]
   1d340:	cmp	r3, #0
   1d344:	bne	1d320 <lchmod@@Base+0x4150>
   1d348:	ldr	r3, [fp, #-8]
   1d34c:	str	r3, [sp, #4]
   1d350:	ldr	r3, [fp, #4]
   1d354:	str	r3, [sp]
   1d358:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d35c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d360:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d364:	ldr	r0, [fp, #-16]
   1d368:	bl	1cd6c <lchmod@@Base+0x3b9c>
   1d36c:	nop	{0}
   1d370:	sub	sp, fp, #4
   1d374:	ldr	fp, [sp]
   1d378:	add	sp, sp, #4
   1d37c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d380:	str	fp, [sp, #-8]!
   1d384:	str	lr, [sp, #4]
   1d388:	add	fp, sp, #4
   1d38c:	sub	sp, sp, #72	; 0x48
   1d390:	str	r0, [fp, #-56]	; 0xffffffc8
   1d394:	str	r1, [fp, #-60]	; 0xffffffc4
   1d398:	str	r2, [fp, #-64]	; 0xffffffc0
   1d39c:	str	r3, [fp, #-68]	; 0xffffffbc
   1d3a0:	mov	r3, #0
   1d3a4:	str	r3, [fp, #-8]
   1d3a8:	b	1d3b8 <lchmod@@Base+0x41e8>
   1d3ac:	ldr	r3, [fp, #-8]
   1d3b0:	add	r3, r3, #1
   1d3b4:	str	r3, [fp, #-8]
   1d3b8:	ldr	r3, [fp, #-8]
   1d3bc:	cmp	r3, #9
   1d3c0:	bhi	1d404 <lchmod@@Base+0x4234>
   1d3c4:	ldr	r3, [fp, #4]
   1d3c8:	add	r2, r3, #4
   1d3cc:	str	r2, [fp, #4]
   1d3d0:	ldr	r2, [r3]
   1d3d4:	ldr	r3, [fp, #-8]
   1d3d8:	lsl	r3, r3, #2
   1d3dc:	sub	r1, fp, #4
   1d3e0:	add	r3, r1, r3
   1d3e4:	str	r2, [r3, #-44]	; 0xffffffd4
   1d3e8:	ldr	r3, [fp, #-8]
   1d3ec:	lsl	r3, r3, #2
   1d3f0:	sub	r2, fp, #4
   1d3f4:	add	r3, r2, r3
   1d3f8:	ldr	r3, [r3, #-44]	; 0xffffffd4
   1d3fc:	cmp	r3, #0
   1d400:	bne	1d3ac <lchmod@@Base+0x41dc>
   1d404:	ldr	r3, [fp, #-8]
   1d408:	str	r3, [sp, #4]
   1d40c:	sub	r3, fp, #48	; 0x30
   1d410:	str	r3, [sp]
   1d414:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1d418:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1d41c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1d420:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d424:	bl	1cd6c <lchmod@@Base+0x3b9c>
   1d428:	nop	{0}
   1d42c:	sub	sp, fp, #4
   1d430:	ldr	fp, [sp]
   1d434:	add	sp, sp, #4
   1d438:	pop	{pc}		; (ldr pc, [sp], #4)
   1d43c:	push	{r3}		; (str r3, [sp, #-4]!)
   1d440:	str	fp, [sp, #-8]!
   1d444:	str	lr, [sp, #4]
   1d448:	add	fp, sp, #4
   1d44c:	sub	sp, sp, #36	; 0x24
   1d450:	str	r0, [fp, #-20]	; 0xffffffec
   1d454:	str	r1, [fp, #-24]	; 0xffffffe8
   1d458:	str	r2, [fp, #-28]	; 0xffffffe4
   1d45c:	add	r3, fp, #8
   1d460:	str	r3, [fp, #-12]
   1d464:	ldr	r3, [fp, #-12]
   1d468:	str	r3, [sp]
   1d46c:	ldr	r3, [fp, #4]
   1d470:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d474:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d478:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d47c:	bl	1d380 <lchmod@@Base+0x41b0>
   1d480:	nop	{0}
   1d484:	sub	sp, fp, #4
   1d488:	ldr	fp, [sp]
   1d48c:	ldr	lr, [sp, #4]
   1d490:	add	sp, sp, #8
   1d494:	add	sp, sp, #4
   1d498:	bx	lr
   1d49c:	str	fp, [sp, #-8]!
   1d4a0:	str	lr, [sp, #4]
   1d4a4:	add	fp, sp, #4
   1d4a8:	movw	r3, #4572	; 0x11dc
   1d4ac:	movt	r3, #3
   1d4b0:	ldr	r3, [r3]
   1d4b4:	mov	r1, r3
   1d4b8:	mov	r0, #10
   1d4bc:	bl	11504 <fputc_unlocked@plt>
   1d4c0:	movw	r0, #2208	; 0x8a0
   1d4c4:	movt	r0, #2
   1d4c8:	bl	1166c <gettext@plt>
   1d4cc:	mov	r3, r0
   1d4d0:	movw	r1, #2228	; 0x8b4
   1d4d4:	movt	r1, #2
   1d4d8:	mov	r0, r3
   1d4dc:	bl	11474 <printf@plt>
   1d4e0:	movw	r0, #2252	; 0x8cc
   1d4e4:	movt	r0, #2
   1d4e8:	bl	1166c <gettext@plt>
   1d4ec:	mov	r3, r0
   1d4f0:	movw	r2, #2272	; 0x8e0
   1d4f4:	movt	r2, #2
   1d4f8:	movw	r1, #2312	; 0x908
   1d4fc:	movt	r1, #2
   1d500:	mov	r0, r3
   1d504:	bl	11474 <printf@plt>
   1d508:	movw	r0, #2328	; 0x918
   1d50c:	movt	r0, #2
   1d510:	bl	1166c <gettext@plt>
   1d514:	mov	r3, r0
   1d518:	movw	r1, #2368	; 0x940
   1d51c:	movt	r1, #2
   1d520:	mov	r0, r3
   1d524:	bl	11474 <printf@plt>
   1d528:	nop	{0}
   1d52c:	sub	sp, fp, #4
   1d530:	ldr	fp, [sp]
   1d534:	add	sp, sp, #4
   1d538:	pop	{pc}		; (ldr pc, [sp], #4)
   1d53c:	str	fp, [sp, #-8]!
   1d540:	str	lr, [sp, #4]
   1d544:	add	fp, sp, #4
   1d548:	sub	sp, sp, #16
   1d54c:	str	r0, [fp, #-8]
   1d550:	str	r1, [fp, #-12]
   1d554:	str	r2, [fp, #-16]
   1d558:	ldr	r2, [fp, #-16]
   1d55c:	ldr	r1, [fp, #-12]
   1d560:	ldr	r0, [fp, #-8]
   1d564:	bl	1d720 <lchmod@@Base+0x4550>
   1d568:	mov	r3, r0
   1d56c:	mov	r0, r3
   1d570:	sub	sp, fp, #4
   1d574:	ldr	fp, [sp]
   1d578:	add	sp, sp, #4
   1d57c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d580:	str	fp, [sp, #-8]!
   1d584:	str	lr, [sp, #4]
   1d588:	add	fp, sp, #4
   1d58c:	sub	sp, sp, #8
   1d590:	str	r0, [fp, #-8]
   1d594:	ldr	r3, [fp, #-8]
   1d598:	cmp	r3, #0
   1d59c:	bne	1d5a4 <lchmod@@Base+0x43d4>
   1d5a0:	bl	1de30 <lchmod@@Base+0x4c60>
   1d5a4:	ldr	r3, [fp, #-8]
   1d5a8:	mov	r0, r3
   1d5ac:	sub	sp, fp, #4
   1d5b0:	ldr	fp, [sp]
   1d5b4:	add	sp, sp, #4
   1d5b8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d5bc:	str	fp, [sp, #-8]!
   1d5c0:	str	lr, [sp, #4]
   1d5c4:	add	fp, sp, #4
   1d5c8:	sub	sp, sp, #8
   1d5cc:	str	r0, [fp, #-8]
   1d5d0:	ldr	r0, [fp, #-8]
   1d5d4:	bl	1e070 <lchmod@@Base+0x4ea0>
   1d5d8:	mov	r3, r0
   1d5dc:	mov	r0, r3
   1d5e0:	bl	1d580 <lchmod@@Base+0x43b0>
   1d5e4:	mov	r3, r0
   1d5e8:	mov	r0, r3
   1d5ec:	sub	sp, fp, #4
   1d5f0:	ldr	fp, [sp]
   1d5f4:	add	sp, sp, #4
   1d5f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d5fc:	str	fp, [sp, #-8]!
   1d600:	str	lr, [sp, #4]
   1d604:	add	fp, sp, #4
   1d608:	sub	sp, sp, #8
   1d60c:	str	r0, [fp, #-8]
   1d610:	ldr	r0, [fp, #-8]
   1d614:	bl	1f170 <lchmod@@Base+0x5fa0>
   1d618:	mov	r3, r0
   1d61c:	mov	r0, r3
   1d620:	bl	1d580 <lchmod@@Base+0x43b0>
   1d624:	mov	r3, r0
   1d628:	mov	r0, r3
   1d62c:	sub	sp, fp, #4
   1d630:	ldr	fp, [sp]
   1d634:	add	sp, sp, #4
   1d638:	pop	{pc}		; (ldr pc, [sp], #4)
   1d63c:	str	fp, [sp, #-8]!
   1d640:	str	lr, [sp, #4]
   1d644:	add	fp, sp, #4
   1d648:	sub	sp, sp, #8
   1d64c:	str	r0, [fp, #-8]
   1d650:	ldr	r0, [fp, #-8]
   1d654:	bl	1d5bc <lchmod@@Base+0x43ec>
   1d658:	mov	r3, r0
   1d65c:	mov	r0, r3
   1d660:	sub	sp, fp, #4
   1d664:	ldr	fp, [sp]
   1d668:	add	sp, sp, #4
   1d66c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d670:	str	fp, [sp, #-8]!
   1d674:	str	lr, [sp, #4]
   1d678:	add	fp, sp, #4
   1d67c:	sub	sp, sp, #16
   1d680:	str	r0, [fp, #-16]
   1d684:	str	r1, [fp, #-20]	; 0xffffffec
   1d688:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d68c:	ldr	r0, [fp, #-16]
   1d690:	bl	1e100 <lchmod@@Base+0x4f30>
   1d694:	str	r0, [fp, #-8]
   1d698:	ldr	r3, [fp, #-8]
   1d69c:	cmp	r3, #0
   1d6a0:	bne	1d6c0 <lchmod@@Base+0x44f0>
   1d6a4:	ldr	r3, [fp, #-16]
   1d6a8:	cmp	r3, #0
   1d6ac:	beq	1d6bc <lchmod@@Base+0x44ec>
   1d6b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d6b4:	cmp	r3, #0
   1d6b8:	beq	1d6c0 <lchmod@@Base+0x44f0>
   1d6bc:	bl	1de30 <lchmod@@Base+0x4c60>
   1d6c0:	ldr	r3, [fp, #-8]
   1d6c4:	mov	r0, r3
   1d6c8:	sub	sp, fp, #4
   1d6cc:	ldr	fp, [sp]
   1d6d0:	add	sp, sp, #4
   1d6d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d6d8:	str	fp, [sp, #-8]!
   1d6dc:	str	lr, [sp, #4]
   1d6e0:	add	fp, sp, #4
   1d6e4:	sub	sp, sp, #8
   1d6e8:	str	r0, [fp, #-8]
   1d6ec:	str	r1, [fp, #-12]
   1d6f0:	ldr	r1, [fp, #-12]
   1d6f4:	ldr	r0, [fp, #-8]
   1d6f8:	bl	1f1a8 <lchmod@@Base+0x5fd8>
   1d6fc:	mov	r3, r0
   1d700:	mov	r0, r3
   1d704:	bl	1d580 <lchmod@@Base+0x43b0>
   1d708:	mov	r3, r0
   1d70c:	mov	r0, r3
   1d710:	sub	sp, fp, #4
   1d714:	ldr	fp, [sp]
   1d718:	add	sp, sp, #4
   1d71c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d720:	str	fp, [sp, #-8]!
   1d724:	str	lr, [sp, #4]
   1d728:	add	fp, sp, #4
   1d72c:	sub	sp, sp, #24
   1d730:	str	r0, [fp, #-16]
   1d734:	str	r1, [fp, #-20]	; 0xffffffec
   1d738:	str	r2, [fp, #-24]	; 0xffffffe8
   1d73c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d740:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d744:	ldr	r0, [fp, #-16]
   1d748:	bl	1f3d8 <lchmod@@Base+0x6208>
   1d74c:	str	r0, [fp, #-8]
   1d750:	ldr	r3, [fp, #-8]
   1d754:	cmp	r3, #0
   1d758:	bne	1d784 <lchmod@@Base+0x45b4>
   1d75c:	ldr	r3, [fp, #-16]
   1d760:	cmp	r3, #0
   1d764:	beq	1d780 <lchmod@@Base+0x45b0>
   1d768:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d76c:	cmp	r3, #0
   1d770:	beq	1d784 <lchmod@@Base+0x45b4>
   1d774:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d778:	cmp	r3, #0
   1d77c:	beq	1d784 <lchmod@@Base+0x45b4>
   1d780:	bl	1de30 <lchmod@@Base+0x4c60>
   1d784:	ldr	r3, [fp, #-8]
   1d788:	mov	r0, r3
   1d78c:	sub	sp, fp, #4
   1d790:	ldr	fp, [sp]
   1d794:	add	sp, sp, #4
   1d798:	pop	{pc}		; (ldr pc, [sp], #4)
   1d79c:	str	fp, [sp, #-8]!
   1d7a0:	str	lr, [sp, #4]
   1d7a4:	add	fp, sp, #4
   1d7a8:	sub	sp, sp, #16
   1d7ac:	str	r0, [fp, #-8]
   1d7b0:	str	r1, [fp, #-12]
   1d7b4:	str	r2, [fp, #-16]
   1d7b8:	ldr	r2, [fp, #-16]
   1d7bc:	ldr	r1, [fp, #-12]
   1d7c0:	ldr	r0, [fp, #-8]
   1d7c4:	bl	1f248 <lchmod@@Base+0x6078>
   1d7c8:	mov	r3, r0
   1d7cc:	mov	r0, r3
   1d7d0:	bl	1d580 <lchmod@@Base+0x43b0>
   1d7d4:	mov	r3, r0
   1d7d8:	mov	r0, r3
   1d7dc:	sub	sp, fp, #4
   1d7e0:	ldr	fp, [sp]
   1d7e4:	add	sp, sp, #4
   1d7e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d7ec:	str	fp, [sp, #-8]!
   1d7f0:	str	lr, [sp, #4]
   1d7f4:	add	fp, sp, #4
   1d7f8:	sub	sp, sp, #8
   1d7fc:	str	r0, [fp, #-8]
   1d800:	str	r1, [fp, #-12]
   1d804:	ldr	r2, [fp, #-12]
   1d808:	ldr	r1, [fp, #-8]
   1d80c:	mov	r0, #0
   1d810:	bl	1d720 <lchmod@@Base+0x4550>
   1d814:	mov	r3, r0
   1d818:	mov	r0, r3
   1d81c:	sub	sp, fp, #4
   1d820:	ldr	fp, [sp]
   1d824:	add	sp, sp, #4
   1d828:	pop	{pc}		; (ldr pc, [sp], #4)
   1d82c:	str	fp, [sp, #-8]!
   1d830:	str	lr, [sp, #4]
   1d834:	add	fp, sp, #4
   1d838:	sub	sp, sp, #8
   1d83c:	str	r0, [fp, #-8]
   1d840:	str	r1, [fp, #-12]
   1d844:	ldr	r2, [fp, #-12]
   1d848:	ldr	r1, [fp, #-8]
   1d84c:	mov	r0, #0
   1d850:	bl	1d79c <lchmod@@Base+0x45cc>
   1d854:	mov	r3, r0
   1d858:	mov	r0, r3
   1d85c:	sub	sp, fp, #4
   1d860:	ldr	fp, [sp]
   1d864:	add	sp, sp, #4
   1d868:	pop	{pc}		; (ldr pc, [sp], #4)
   1d86c:	str	fp, [sp, #-8]!
   1d870:	str	lr, [sp, #4]
   1d874:	add	fp, sp, #4
   1d878:	sub	sp, sp, #8
   1d87c:	str	r0, [fp, #-8]
   1d880:	str	r1, [fp, #-12]
   1d884:	mov	r2, #1
   1d888:	ldr	r1, [fp, #-12]
   1d88c:	ldr	r0, [fp, #-8]
   1d890:	bl	1d8ac <lchmod@@Base+0x46dc>
   1d894:	mov	r3, r0
   1d898:	mov	r0, r3
   1d89c:	sub	sp, fp, #4
   1d8a0:	ldr	fp, [sp]
   1d8a4:	add	sp, sp, #4
   1d8a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d8ac:	str	fp, [sp, #-8]!
   1d8b0:	str	lr, [sp, #4]
   1d8b4:	add	fp, sp, #4
   1d8b8:	sub	sp, sp, #24
   1d8bc:	str	r0, [fp, #-16]
   1d8c0:	str	r1, [fp, #-20]	; 0xffffffec
   1d8c4:	str	r2, [fp, #-24]	; 0xffffffe8
   1d8c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d8cc:	ldr	r3, [r3]
   1d8d0:	str	r3, [fp, #-8]
   1d8d4:	ldr	r3, [fp, #-16]
   1d8d8:	cmp	r3, #0
   1d8dc:	bne	1d924 <lchmod@@Base+0x4754>
   1d8e0:	ldr	r3, [fp, #-8]
   1d8e4:	cmp	r3, #0
   1d8e8:	bne	1d960 <lchmod@@Base+0x4790>
   1d8ec:	mov	r2, #64	; 0x40
   1d8f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d8f4:	udiv	r3, r2, r3
   1d8f8:	str	r3, [fp, #-8]
   1d8fc:	ldr	r3, [fp, #-8]
   1d900:	cmp	r3, #0
   1d904:	moveq	r3, #1
   1d908:	movne	r3, #0
   1d90c:	uxtb	r3, r3
   1d910:	mov	r2, r3
   1d914:	ldr	r3, [fp, #-8]
   1d918:	add	r3, r2, r3
   1d91c:	str	r3, [fp, #-8]
   1d920:	b	1d960 <lchmod@@Base+0x4790>
   1d924:	ldr	r2, [fp, #-8]
   1d928:	ldr	r3, [fp, #-8]
   1d92c:	lsr	r3, r3, #1
   1d930:	add	r3, r3, #1
   1d934:	mov	r1, #0
   1d938:	adds	r3, r2, r3
   1d93c:	bcc	1d944 <lchmod@@Base+0x4774>
   1d940:	mov	r1, #1
   1d944:	str	r3, [fp, #-8]
   1d948:	mov	r3, r1
   1d94c:	and	r3, r3, #1
   1d950:	uxtb	r3, r3
   1d954:	cmp	r3, #0
   1d958:	beq	1d960 <lchmod@@Base+0x4790>
   1d95c:	bl	1de30 <lchmod@@Base+0x4c60>
   1d960:	ldr	r3, [fp, #-8]
   1d964:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d968:	mov	r1, r3
   1d96c:	ldr	r0, [fp, #-16]
   1d970:	bl	1d720 <lchmod@@Base+0x4550>
   1d974:	str	r0, [fp, #-16]
   1d978:	ldr	r2, [fp, #-8]
   1d97c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d980:	str	r2, [r3]
   1d984:	ldr	r3, [fp, #-16]
   1d988:	mov	r0, r3
   1d98c:	sub	sp, fp, #4
   1d990:	ldr	fp, [sp]
   1d994:	add	sp, sp, #4
   1d998:	pop	{pc}		; (ldr pc, [sp], #4)
   1d99c:	str	fp, [sp, #-8]!
   1d9a0:	str	lr, [sp, #4]
   1d9a4:	add	fp, sp, #4
   1d9a8:	sub	sp, sp, #32
   1d9ac:	str	r0, [fp, #-24]	; 0xffffffe8
   1d9b0:	str	r1, [fp, #-28]	; 0xffffffe4
   1d9b4:	str	r2, [fp, #-32]	; 0xffffffe0
   1d9b8:	str	r3, [fp, #-36]	; 0xffffffdc
   1d9bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d9c0:	ldr	r3, [r3]
   1d9c4:	str	r3, [fp, #-8]
   1d9c8:	ldr	r3, [fp, #-8]
   1d9cc:	asr	r3, r3, #1
   1d9d0:	mov	r1, #0
   1d9d4:	ldr	r2, [fp, #-8]
   1d9d8:	adds	r3, r2, r3
   1d9dc:	bvc	1d9e4 <lchmod@@Base+0x4814>
   1d9e0:	mov	r1, #1
   1d9e4:	str	r3, [fp, #-16]
   1d9e8:	mov	r3, r1
   1d9ec:	and	r3, r3, #1
   1d9f0:	uxtb	r3, r3
   1d9f4:	cmp	r3, #0
   1d9f8:	beq	1da04 <lchmod@@Base+0x4834>
   1d9fc:	mvn	r3, #-2147483648	; 0x80000000
   1da00:	str	r3, [fp, #-16]
   1da04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1da08:	cmp	r3, #0
   1da0c:	blt	1da28 <lchmod@@Base+0x4858>
   1da10:	ldr	r3, [fp, #-16]
   1da14:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1da18:	cmp	r2, r3
   1da1c:	bge	1da28 <lchmod@@Base+0x4858>
   1da20:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1da24:	str	r3, [fp, #-16]
   1da28:	ldr	r2, [fp, #-16]
   1da2c:	mov	lr, #0
   1da30:	ldr	r3, [fp, #4]
   1da34:	smull	r2, r3, r2, r3
   1da38:	mov	r0, #0
   1da3c:	mov	r1, #0
   1da40:	mov	r0, r3
   1da44:	asr	r1, r3, #31
   1da48:	asr	ip, r2, #31
   1da4c:	cmp	ip, r0
   1da50:	beq	1da58 <lchmod@@Base+0x4888>
   1da54:	mov	lr, #1
   1da58:	mov	r3, r2
   1da5c:	str	r3, [fp, #-20]	; 0xffffffec
   1da60:	mov	r3, lr
   1da64:	and	r3, r3, #1
   1da68:	uxtb	r3, r3
   1da6c:	cmp	r3, #0
   1da70:	beq	1da7c <lchmod@@Base+0x48ac>
   1da74:	mvn	r3, #-2147483648	; 0x80000000
   1da78:	b	1da94 <lchmod@@Base+0x48c4>
   1da7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1da80:	cmp	r3, #63	; 0x3f
   1da84:	bgt	1da90 <lchmod@@Base+0x48c0>
   1da88:	mov	r3, #64	; 0x40
   1da8c:	b	1da94 <lchmod@@Base+0x48c4>
   1da90:	mov	r3, #0
   1da94:	str	r3, [fp, #-12]
   1da98:	ldr	r3, [fp, #-12]
   1da9c:	cmp	r3, #0
   1daa0:	beq	1dad8 <lchmod@@Base+0x4908>
   1daa4:	ldr	r2, [fp, #-12]
   1daa8:	ldr	r3, [fp, #4]
   1daac:	sdiv	r3, r2, r3
   1dab0:	str	r3, [fp, #-16]
   1dab4:	ldr	r3, [fp, #-12]
   1dab8:	ldr	r2, [fp, #4]
   1dabc:	sdiv	r2, r3, r2
   1dac0:	ldr	r1, [fp, #4]
   1dac4:	mul	r2, r1, r2
   1dac8:	sub	r3, r3, r2
   1dacc:	ldr	r2, [fp, #-12]
   1dad0:	sub	r3, r2, r3
   1dad4:	str	r3, [fp, #-20]	; 0xffffffec
   1dad8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1dadc:	cmp	r3, #0
   1dae0:	bne	1daf0 <lchmod@@Base+0x4920>
   1dae4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dae8:	mov	r2, #0
   1daec:	str	r2, [r3]
   1daf0:	ldr	r2, [fp, #-16]
   1daf4:	ldr	r3, [fp, #-8]
   1daf8:	sub	r3, r2, r3
   1dafc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1db00:	cmp	r2, r3
   1db04:	ble	1dba4 <lchmod@@Base+0x49d4>
   1db08:	mov	r1, #0
   1db0c:	ldr	r2, [fp, #-8]
   1db10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db14:	adds	r3, r2, r3
   1db18:	bvc	1db20 <lchmod@@Base+0x4950>
   1db1c:	mov	r1, #1
   1db20:	str	r3, [fp, #-16]
   1db24:	mov	r3, r1
   1db28:	and	r3, r3, #1
   1db2c:	uxtb	r3, r3
   1db30:	cmp	r3, #0
   1db34:	bne	1dba0 <lchmod@@Base+0x49d0>
   1db38:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1db3c:	cmp	r3, #0
   1db40:	blt	1db54 <lchmod@@Base+0x4984>
   1db44:	ldr	r3, [fp, #-16]
   1db48:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1db4c:	cmp	r2, r3
   1db50:	blt	1dba0 <lchmod@@Base+0x49d0>
   1db54:	ldr	r2, [fp, #-16]
   1db58:	mov	lr, #0
   1db5c:	ldr	r3, [fp, #4]
   1db60:	smull	r2, r3, r2, r3
   1db64:	mov	r0, #0
   1db68:	mov	r1, #0
   1db6c:	mov	r0, r3
   1db70:	asr	r1, r3, #31
   1db74:	asr	ip, r2, #31
   1db78:	cmp	ip, r0
   1db7c:	beq	1db84 <lchmod@@Base+0x49b4>
   1db80:	mov	lr, #1
   1db84:	mov	r3, r2
   1db88:	str	r3, [fp, #-20]	; 0xffffffec
   1db8c:	mov	r3, lr
   1db90:	and	r3, r3, #1
   1db94:	uxtb	r3, r3
   1db98:	cmp	r3, #0
   1db9c:	beq	1dba4 <lchmod@@Base+0x49d4>
   1dba0:	bl	1de30 <lchmod@@Base+0x4c60>
   1dba4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dba8:	mov	r1, r3
   1dbac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1dbb0:	bl	1d670 <lchmod@@Base+0x44a0>
   1dbb4:	str	r0, [fp, #-24]	; 0xffffffe8
   1dbb8:	ldr	r2, [fp, #-16]
   1dbbc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dbc0:	str	r2, [r3]
   1dbc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1dbc8:	mov	r0, r3
   1dbcc:	sub	sp, fp, #4
   1dbd0:	ldr	fp, [sp]
   1dbd4:	add	sp, sp, #4
   1dbd8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dbdc:	str	fp, [sp, #-8]!
   1dbe0:	str	lr, [sp, #4]
   1dbe4:	add	fp, sp, #4
   1dbe8:	sub	sp, sp, #8
   1dbec:	str	r0, [fp, #-8]
   1dbf0:	mov	r1, #1
   1dbf4:	ldr	r0, [fp, #-8]
   1dbf8:	bl	1dc4c <lchmod@@Base+0x4a7c>
   1dbfc:	mov	r3, r0
   1dc00:	mov	r0, r3
   1dc04:	sub	sp, fp, #4
   1dc08:	ldr	fp, [sp]
   1dc0c:	add	sp, sp, #4
   1dc10:	pop	{pc}		; (ldr pc, [sp], #4)
   1dc14:	str	fp, [sp, #-8]!
   1dc18:	str	lr, [sp, #4]
   1dc1c:	add	fp, sp, #4
   1dc20:	sub	sp, sp, #8
   1dc24:	str	r0, [fp, #-8]
   1dc28:	mov	r1, #1
   1dc2c:	ldr	r0, [fp, #-8]
   1dc30:	bl	1dc94 <lchmod@@Base+0x4ac4>
   1dc34:	mov	r3, r0
   1dc38:	mov	r0, r3
   1dc3c:	sub	sp, fp, #4
   1dc40:	ldr	fp, [sp]
   1dc44:	add	sp, sp, #4
   1dc48:	pop	{pc}		; (ldr pc, [sp], #4)
   1dc4c:	str	fp, [sp, #-8]!
   1dc50:	str	lr, [sp, #4]
   1dc54:	add	fp, sp, #4
   1dc58:	sub	sp, sp, #8
   1dc5c:	str	r0, [fp, #-8]
   1dc60:	str	r1, [fp, #-12]
   1dc64:	ldr	r1, [fp, #-12]
   1dc68:	ldr	r0, [fp, #-8]
   1dc6c:	bl	1dfa0 <lchmod@@Base+0x4dd0>
   1dc70:	mov	r3, r0
   1dc74:	mov	r0, r3
   1dc78:	bl	1d580 <lchmod@@Base+0x43b0>
   1dc7c:	mov	r3, r0
   1dc80:	mov	r0, r3
   1dc84:	sub	sp, fp, #4
   1dc88:	ldr	fp, [sp]
   1dc8c:	add	sp, sp, #4
   1dc90:	pop	{pc}		; (ldr pc, [sp], #4)
   1dc94:	str	fp, [sp, #-8]!
   1dc98:	str	lr, [sp, #4]
   1dc9c:	add	fp, sp, #4
   1dca0:	sub	sp, sp, #8
   1dca4:	str	r0, [fp, #-8]
   1dca8:	str	r1, [fp, #-12]
   1dcac:	ldr	r1, [fp, #-12]
   1dcb0:	ldr	r0, [fp, #-8]
   1dcb4:	bl	1f204 <lchmod@@Base+0x6034>
   1dcb8:	mov	r3, r0
   1dcbc:	mov	r0, r3
   1dcc0:	bl	1d580 <lchmod@@Base+0x43b0>
   1dcc4:	mov	r3, r0
   1dcc8:	mov	r0, r3
   1dccc:	sub	sp, fp, #4
   1dcd0:	ldr	fp, [sp]
   1dcd4:	add	sp, sp, #4
   1dcd8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dcdc:	str	fp, [sp, #-8]!
   1dce0:	str	lr, [sp, #4]
   1dce4:	add	fp, sp, #4
   1dce8:	sub	sp, sp, #8
   1dcec:	str	r0, [fp, #-8]
   1dcf0:	str	r1, [fp, #-12]
   1dcf4:	ldr	r0, [fp, #-12]
   1dcf8:	bl	1d5bc <lchmod@@Base+0x43ec>
   1dcfc:	mov	r3, r0
   1dd00:	ldr	r2, [fp, #-12]
   1dd04:	ldr	r1, [fp, #-8]
   1dd08:	mov	r0, r3
   1dd0c:	bl	114d4 <memcpy@plt>
   1dd10:	mov	r3, r0
   1dd14:	mov	r0, r3
   1dd18:	sub	sp, fp, #4
   1dd1c:	ldr	fp, [sp]
   1dd20:	add	sp, sp, #4
   1dd24:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd28:	str	fp, [sp, #-8]!
   1dd2c:	str	lr, [sp, #4]
   1dd30:	add	fp, sp, #4
   1dd34:	sub	sp, sp, #8
   1dd38:	str	r0, [fp, #-8]
   1dd3c:	str	r1, [fp, #-12]
   1dd40:	ldr	r0, [fp, #-12]
   1dd44:	bl	1d5fc <lchmod@@Base+0x442c>
   1dd48:	mov	r3, r0
   1dd4c:	mov	r0, r3
   1dd50:	ldr	r3, [fp, #-12]
   1dd54:	mov	r2, r3
   1dd58:	ldr	r1, [fp, #-8]
   1dd5c:	bl	114d4 <memcpy@plt>
   1dd60:	mov	r3, r0
   1dd64:	mov	r0, r3
   1dd68:	sub	sp, fp, #4
   1dd6c:	ldr	fp, [sp]
   1dd70:	add	sp, sp, #4
   1dd74:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd78:	str	fp, [sp, #-8]!
   1dd7c:	str	lr, [sp, #4]
   1dd80:	add	fp, sp, #4
   1dd84:	sub	sp, sp, #16
   1dd88:	str	r0, [fp, #-16]
   1dd8c:	str	r1, [fp, #-20]	; 0xffffffec
   1dd90:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dd94:	add	r3, r3, #1
   1dd98:	mov	r0, r3
   1dd9c:	bl	1d5fc <lchmod@@Base+0x442c>
   1dda0:	mov	r3, r0
   1dda4:	str	r3, [fp, #-8]
   1dda8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ddac:	ldr	r2, [fp, #-8]
   1ddb0:	add	r3, r2, r3
   1ddb4:	mov	r2, #0
   1ddb8:	strb	r2, [r3]
   1ddbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ddc0:	mov	r2, r3
   1ddc4:	ldr	r1, [fp, #-16]
   1ddc8:	ldr	r0, [fp, #-8]
   1ddcc:	bl	114d4 <memcpy@plt>
   1ddd0:	mov	r3, r0
   1ddd4:	mov	r0, r3
   1ddd8:	sub	sp, fp, #4
   1dddc:	ldr	fp, [sp]
   1dde0:	add	sp, sp, #4
   1dde4:	pop	{pc}		; (ldr pc, [sp], #4)
   1dde8:	str	fp, [sp, #-8]!
   1ddec:	str	lr, [sp, #4]
   1ddf0:	add	fp, sp, #4
   1ddf4:	sub	sp, sp, #8
   1ddf8:	str	r0, [fp, #-8]
   1ddfc:	ldr	r0, [fp, #-8]
   1de00:	bl	11684 <strlen@plt>
   1de04:	mov	r3, r0
   1de08:	add	r3, r3, #1
   1de0c:	mov	r1, r3
   1de10:	ldr	r0, [fp, #-8]
   1de14:	bl	1dcdc <lchmod@@Base+0x4b0c>
   1de18:	mov	r3, r0
   1de1c:	mov	r0, r3
   1de20:	sub	sp, fp, #4
   1de24:	ldr	fp, [sp]
   1de28:	add	sp, sp, #4
   1de2c:	pop	{pc}		; (ldr pc, [sp], #4)
   1de30:	strd	r4, [sp, #-16]!
   1de34:	str	fp, [sp, #8]
   1de38:	str	lr, [sp, #12]
   1de3c:	add	fp, sp, #12
   1de40:	movw	r3, #4484	; 0x1184
   1de44:	movt	r3, #3
   1de48:	ldr	r4, [r3]
   1de4c:	movw	r0, #2448	; 0x990
   1de50:	movt	r0, #2
   1de54:	bl	1166c <gettext@plt>
   1de58:	mov	r3, r0
   1de5c:	movw	r2, #2468	; 0x9a4
   1de60:	movt	r2, #2
   1de64:	mov	r1, #0
   1de68:	mov	r0, r4
   1de6c:	bl	115d0 <error@plt>
   1de70:	bl	117f8 <abort@plt>
   1de74:	str	fp, [sp, #-8]!
   1de78:	str	lr, [sp, #4]
   1de7c:	add	fp, sp, #4
   1de80:	sub	sp, sp, #24
   1de84:	str	r0, [fp, #-16]
   1de88:	str	r1, [fp, #-20]	; 0xffffffec
   1de8c:	str	r2, [fp, #-24]	; 0xffffffe8
   1de90:	ldr	r3, [fp, #-20]	; 0xffffffec
   1de94:	orr	r3, r3, #512	; 0x200
   1de98:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1de9c:	mov	r1, r3
   1dea0:	ldr	r0, [fp, #-16]
   1dea4:	bl	145c0 <__assert_fail@plt+0x2d74>
   1dea8:	str	r0, [fp, #-8]
   1deac:	ldr	r3, [fp, #-8]
   1deb0:	cmp	r3, #0
   1deb4:	bne	1def0 <lchmod@@Base+0x4d20>
   1deb8:	bl	116c0 <__errno_location@plt>
   1debc:	mov	r3, r0
   1dec0:	ldr	r3, [r3]
   1dec4:	cmp	r3, #22
   1dec8:	bne	1deec <lchmod@@Base+0x4d1c>
   1decc:	movw	r3, #2500	; 0x9c4
   1ded0:	movt	r3, #2
   1ded4:	mov	r2, #41	; 0x29
   1ded8:	movw	r1, #2472	; 0x9a8
   1dedc:	movt	r1, #2
   1dee0:	movw	r0, #2484	; 0x9b4
   1dee4:	movt	r0, #2
   1dee8:	bl	1184c <__assert_fail@plt>
   1deec:	bl	1de30 <lchmod@@Base+0x4c60>
   1def0:	ldr	r3, [fp, #-8]
   1def4:	mov	r0, r3
   1def8:	sub	sp, fp, #4
   1defc:	ldr	fp, [sp]
   1df00:	add	sp, sp, #4
   1df04:	pop	{pc}		; (ldr pc, [sp], #4)
   1df08:	push	{fp}		; (str fp, [sp, #-4]!)
   1df0c:	add	fp, sp, #0
   1df10:	sub	sp, sp, #12
   1df14:	str	r0, [fp, #-8]
   1df18:	str	r1, [fp, #-12]
   1df1c:	ldr	r3, [fp, #-8]
   1df20:	ldr	r3, [r3, #48]	; 0x30
   1df24:	and	r3, r3, #16
   1df28:	cmp	r3, #0
   1df2c:	beq	1df44 <lchmod@@Base+0x4d74>
   1df30:	ldr	r3, [fp, #-8]
   1df34:	ldr	r3, [r3, #48]	; 0x30
   1df38:	and	r3, r3, #1
   1df3c:	cmp	r3, #0
   1df40:	beq	1df7c <lchmod@@Base+0x4dac>
   1df44:	ldr	r3, [fp, #-8]
   1df48:	ldr	r3, [r3, #48]	; 0x30
   1df4c:	and	r3, r3, #16
   1df50:	cmp	r3, #0
   1df54:	beq	1df84 <lchmod@@Base+0x4db4>
   1df58:	ldr	r3, [fp, #-8]
   1df5c:	ldr	r3, [r3, #48]	; 0x30
   1df60:	and	r3, r3, #1
   1df64:	cmp	r3, #0
   1df68:	beq	1df84 <lchmod@@Base+0x4db4>
   1df6c:	ldr	r3, [fp, #-12]
   1df70:	ldr	r3, [r3, #48]	; 0x30
   1df74:	cmp	r3, #0
   1df78:	beq	1df84 <lchmod@@Base+0x4db4>
   1df7c:	mov	r3, #1
   1df80:	b	1df88 <lchmod@@Base+0x4db8>
   1df84:	mov	r3, #0
   1df88:	and	r3, r3, #1
   1df8c:	uxtb	r3, r3
   1df90:	mov	r0, r3
   1df94:	add	sp, fp, #0
   1df98:	pop	{fp}		; (ldr fp, [sp], #4)
   1df9c:	bx	lr
   1dfa0:	str	fp, [sp, #-8]!
   1dfa4:	str	lr, [sp, #4]
   1dfa8:	add	fp, sp, #4
   1dfac:	sub	sp, sp, #16
   1dfb0:	str	r0, [fp, #-16]
   1dfb4:	str	r1, [fp, #-20]	; 0xffffffec
   1dfb8:	ldr	r3, [fp, #-16]
   1dfbc:	cmp	r3, #0
   1dfc0:	beq	1dfd0 <lchmod@@Base+0x4e00>
   1dfc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dfc8:	cmp	r3, #0
   1dfcc:	bne	1dfe0 <lchmod@@Base+0x4e10>
   1dfd0:	mov	r3, #1
   1dfd4:	str	r3, [fp, #-20]	; 0xffffffec
   1dfd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dfdc:	str	r3, [fp, #-16]
   1dfe0:	mov	ip, #0
   1dfe4:	ldr	r2, [fp, #-16]
   1dfe8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dfec:	umull	r0, r1, r2, r3
   1dff0:	mov	r2, #0
   1dff4:	mov	r3, #0
   1dff8:	mov	r2, r1
   1dffc:	mov	r3, #0
   1e000:	cmp	r2, #0
   1e004:	beq	1e00c <lchmod@@Base+0x4e3c>
   1e008:	mov	ip, #1
   1e00c:	cmp	r0, #0
   1e010:	bge	1e018 <lchmod@@Base+0x4e48>
   1e014:	mov	ip, #1
   1e018:	mov	r3, ip
   1e01c:	and	r3, r3, #1
   1e020:	uxtb	r3, r3
   1e024:	cmp	r3, #0
   1e028:	beq	1e044 <lchmod@@Base+0x4e74>
   1e02c:	bl	116c0 <__errno_location@plt>
   1e030:	mov	r2, r0
   1e034:	mov	r3, #12
   1e038:	str	r3, [r2]
   1e03c:	mov	r3, #0
   1e040:	b	1e05c <lchmod@@Base+0x4e8c>
   1e044:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e048:	ldr	r0, [fp, #-16]
   1e04c:	bl	11438 <calloc@plt>
   1e050:	mov	r3, r0
   1e054:	str	r3, [fp, #-8]
   1e058:	ldr	r3, [fp, #-8]
   1e05c:	mov	r0, r3
   1e060:	sub	sp, fp, #4
   1e064:	ldr	fp, [sp]
   1e068:	add	sp, sp, #4
   1e06c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e070:	str	fp, [sp, #-8]!
   1e074:	str	lr, [sp, #4]
   1e078:	add	fp, sp, #4
   1e07c:	sub	sp, sp, #16
   1e080:	str	r0, [fp, #-16]
   1e084:	ldr	r3, [fp, #-16]
   1e088:	cmp	r3, #0
   1e08c:	bne	1e098 <lchmod@@Base+0x4ec8>
   1e090:	mov	r3, #1
   1e094:	str	r3, [fp, #-16]
   1e098:	mov	r2, #0
   1e09c:	ldr	r3, [fp, #-16]
   1e0a0:	cmp	r3, #0
   1e0a4:	bge	1e0ac <lchmod@@Base+0x4edc>
   1e0a8:	mov	r2, #1
   1e0ac:	mov	r3, r2
   1e0b0:	and	r3, r3, #1
   1e0b4:	uxtb	r3, r3
   1e0b8:	cmp	r3, #0
   1e0bc:	beq	1e0d8 <lchmod@@Base+0x4f08>
   1e0c0:	bl	116c0 <__errno_location@plt>
   1e0c4:	mov	r2, r0
   1e0c8:	mov	r3, #12
   1e0cc:	str	r3, [r2]
   1e0d0:	mov	r3, #0
   1e0d4:	b	1e0ec <lchmod@@Base+0x4f1c>
   1e0d8:	ldr	r0, [fp, #-16]
   1e0dc:	bl	115f4 <malloc@plt>
   1e0e0:	mov	r3, r0
   1e0e4:	str	r3, [fp, #-8]
   1e0e8:	ldr	r3, [fp, #-8]
   1e0ec:	mov	r0, r3
   1e0f0:	sub	sp, fp, #4
   1e0f4:	ldr	fp, [sp]
   1e0f8:	add	sp, sp, #4
   1e0fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1e100:	str	fp, [sp, #-8]!
   1e104:	str	lr, [sp, #4]
   1e108:	add	fp, sp, #4
   1e10c:	sub	sp, sp, #16
   1e110:	str	r0, [fp, #-16]
   1e114:	str	r1, [fp, #-20]	; 0xffffffec
   1e118:	ldr	r3, [fp, #-16]
   1e11c:	cmp	r3, #0
   1e120:	bne	1e134 <lchmod@@Base+0x4f64>
   1e124:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e128:	bl	1e070 <lchmod@@Base+0x4ea0>
   1e12c:	mov	r3, r0
   1e130:	b	1e1a4 <lchmod@@Base+0x4fd4>
   1e134:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e138:	cmp	r3, #0
   1e13c:	bne	1e150 <lchmod@@Base+0x4f80>
   1e140:	ldr	r0, [fp, #-16]
   1e144:	bl	13d58 <__assert_fail@plt+0x250c>
   1e148:	mov	r3, #0
   1e14c:	b	1e1a4 <lchmod@@Base+0x4fd4>
   1e150:	mov	r2, #0
   1e154:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e158:	cmp	r3, #0
   1e15c:	bge	1e164 <lchmod@@Base+0x4f94>
   1e160:	mov	r2, #1
   1e164:	mov	r3, r2
   1e168:	and	r3, r3, #1
   1e16c:	uxtb	r3, r3
   1e170:	cmp	r3, #0
   1e174:	beq	1e190 <lchmod@@Base+0x4fc0>
   1e178:	bl	116c0 <__errno_location@plt>
   1e17c:	mov	r2, r0
   1e180:	mov	r3, #12
   1e184:	str	r3, [r2]
   1e188:	mov	r3, #0
   1e18c:	b	1e1a4 <lchmod@@Base+0x4fd4>
   1e190:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e194:	ldr	r0, [fp, #-16]
   1e198:	bl	1151c <realloc@plt>
   1e19c:	str	r0, [fp, #-8]
   1e1a0:	ldr	r3, [fp, #-8]
   1e1a4:	mov	r0, r3
   1e1a8:	sub	sp, fp, #4
   1e1ac:	ldr	fp, [sp]
   1e1b0:	add	sp, sp, #4
   1e1b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e1b8:	push	{fp}		; (str fp, [sp, #-4]!)
   1e1bc:	add	fp, sp, #0
   1e1c0:	sub	sp, sp, #28
   1e1c4:	str	r0, [fp, #-24]	; 0xffffffe8
   1e1c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e1cc:	str	r3, [fp, #-8]
   1e1d0:	mov	r3, #0
   1e1d4:	strb	r3, [fp, #-13]
   1e1d8:	b	1e1e8 <lchmod@@Base+0x5018>
   1e1dc:	ldr	r3, [fp, #-8]
   1e1e0:	add	r3, r3, #1
   1e1e4:	str	r3, [fp, #-8]
   1e1e8:	ldr	r3, [fp, #-8]
   1e1ec:	ldrb	r3, [r3]
   1e1f0:	cmp	r3, #47	; 0x2f
   1e1f4:	beq	1e1dc <lchmod@@Base+0x500c>
   1e1f8:	ldr	r3, [fp, #-8]
   1e1fc:	str	r3, [fp, #-12]
   1e200:	b	1e248 <lchmod@@Base+0x5078>
   1e204:	ldr	r3, [fp, #-12]
   1e208:	ldrb	r3, [r3]
   1e20c:	cmp	r3, #47	; 0x2f
   1e210:	bne	1e220 <lchmod@@Base+0x5050>
   1e214:	mov	r3, #1
   1e218:	strb	r3, [fp, #-13]
   1e21c:	b	1e23c <lchmod@@Base+0x506c>
   1e220:	ldrb	r3, [fp, #-13]
   1e224:	cmp	r3, #0
   1e228:	beq	1e23c <lchmod@@Base+0x506c>
   1e22c:	ldr	r3, [fp, #-12]
   1e230:	str	r3, [fp, #-8]
   1e234:	mov	r3, #0
   1e238:	strb	r3, [fp, #-13]
   1e23c:	ldr	r3, [fp, #-12]
   1e240:	add	r3, r3, #1
   1e244:	str	r3, [fp, #-12]
   1e248:	ldr	r3, [fp, #-12]
   1e24c:	ldrb	r3, [r3]
   1e250:	cmp	r3, #0
   1e254:	bne	1e204 <lchmod@@Base+0x5034>
   1e258:	ldr	r3, [fp, #-8]
   1e25c:	mov	r0, r3
   1e260:	add	sp, fp, #0
   1e264:	pop	{fp}		; (ldr fp, [sp], #4)
   1e268:	bx	lr
   1e26c:	str	fp, [sp, #-8]!
   1e270:	str	lr, [sp, #4]
   1e274:	add	fp, sp, #4
   1e278:	sub	sp, sp, #16
   1e27c:	str	r0, [fp, #-16]
   1e280:	mov	r3, #0
   1e284:	str	r3, [fp, #-12]
   1e288:	ldr	r0, [fp, #-16]
   1e28c:	bl	11684 <strlen@plt>
   1e290:	str	r0, [fp, #-8]
   1e294:	b	1e2a4 <lchmod@@Base+0x50d4>
   1e298:	ldr	r3, [fp, #-8]
   1e29c:	sub	r3, r3, #1
   1e2a0:	str	r3, [fp, #-8]
   1e2a4:	ldr	r3, [fp, #-8]
   1e2a8:	cmp	r3, #1
   1e2ac:	bls	1e2cc <lchmod@@Base+0x50fc>
   1e2b0:	ldr	r3, [fp, #-8]
   1e2b4:	sub	r3, r3, #1
   1e2b8:	ldr	r2, [fp, #-16]
   1e2bc:	add	r3, r2, r3
   1e2c0:	ldrb	r3, [r3]
   1e2c4:	cmp	r3, #47	; 0x2f
   1e2c8:	beq	1e298 <lchmod@@Base+0x50c8>
   1e2cc:	ldr	r3, [fp, #-8]
   1e2d0:	mov	r0, r3
   1e2d4:	sub	sp, fp, #4
   1e2d8:	ldr	fp, [sp]
   1e2dc:	add	sp, sp, #4
   1e2e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e2e4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1e2e8:	strd	r6, [sp, #8]
   1e2ec:	strd	r8, [sp, #16]
   1e2f0:	str	fp, [sp, #24]
   1e2f4:	add	fp, sp, #24
   1e2f8:	sub	sp, sp, #20
   1e2fc:	strd	r0, [fp, #-36]	; 0xffffffdc
   1e300:	str	r2, [fp, #-40]	; 0xffffffd8
   1e304:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1e308:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e30c:	sub	ip, r1, #32
   1e310:	rsb	r0, r1, #32
   1e314:	lsl	r7, r3, r1
   1e318:	orr	r7, r7, r2, lsl ip
   1e31c:	orr	r7, r7, r2, lsr r0
   1e320:	lsl	r6, r2, r1
   1e324:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e328:	rsb	r1, r1, #0
   1e32c:	and	r1, r1, #63	; 0x3f
   1e330:	rsb	ip, r1, #32
   1e334:	sub	r0, r1, #32
   1e338:	lsr	r4, r2, r1
   1e33c:	orr	r4, r4, r3, lsl ip
   1e340:	orr	r4, r4, r3, lsr r0
   1e344:	lsr	r5, r3, r1
   1e348:	orr	r8, r6, r4
   1e34c:	orr	r9, r7, r5
   1e350:	mov	r4, r8
   1e354:	mov	r5, r9
   1e358:	mov	r2, r4
   1e35c:	mov	r3, r5
   1e360:	mov	r0, r2
   1e364:	mov	r1, r3
   1e368:	sub	sp, fp, #24
   1e36c:	ldrd	r4, [sp]
   1e370:	ldrd	r6, [sp, #8]
   1e374:	ldrd	r8, [sp, #16]
   1e378:	ldr	fp, [sp, #24]
   1e37c:	add	sp, sp, #28
   1e380:	bx	lr
   1e384:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1e388:	strd	r6, [sp, #8]
   1e38c:	strd	r8, [sp, #16]
   1e390:	str	fp, [sp, #24]
   1e394:	add	fp, sp, #24
   1e398:	sub	sp, sp, #20
   1e39c:	strd	r0, [fp, #-36]	; 0xffffffdc
   1e3a0:	str	r2, [fp, #-40]	; 0xffffffd8
   1e3a4:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1e3a8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e3ac:	rsb	ip, r1, #32
   1e3b0:	sub	r0, r1, #32
   1e3b4:	lsr	r6, r2, r1
   1e3b8:	orr	r6, r6, r3, lsl ip
   1e3bc:	orr	r6, r6, r3, lsr r0
   1e3c0:	lsr	r7, r3, r1
   1e3c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e3c8:	rsb	r1, r1, #0
   1e3cc:	and	r1, r1, #63	; 0x3f
   1e3d0:	sub	ip, r1, #32
   1e3d4:	rsb	r0, r1, #32
   1e3d8:	lsl	r5, r3, r1
   1e3dc:	orr	r5, r5, r2, lsl ip
   1e3e0:	orr	r5, r5, r2, lsr r0
   1e3e4:	lsl	r4, r2, r1
   1e3e8:	orr	r8, r6, r4
   1e3ec:	orr	r9, r7, r5
   1e3f0:	mov	r4, r8
   1e3f4:	mov	r5, r9
   1e3f8:	mov	r2, r4
   1e3fc:	mov	r3, r5
   1e400:	mov	r0, r2
   1e404:	mov	r1, r3
   1e408:	sub	sp, fp, #24
   1e40c:	ldrd	r4, [sp]
   1e410:	ldrd	r6, [sp, #8]
   1e414:	ldrd	r8, [sp, #16]
   1e418:	ldr	fp, [sp, #24]
   1e41c:	add	sp, sp, #28
   1e420:	bx	lr
   1e424:	push	{fp}		; (str fp, [sp, #-4]!)
   1e428:	add	fp, sp, #0
   1e42c:	sub	sp, sp, #12
   1e430:	str	r0, [fp, #-8]
   1e434:	str	r1, [fp, #-12]
   1e438:	ldr	r2, [fp, #-8]
   1e43c:	ldr	r3, [fp, #-12]
   1e440:	rsb	r3, r3, #32
   1e444:	ror	r3, r2, r3
   1e448:	mov	r0, r3
   1e44c:	add	sp, fp, #0
   1e450:	pop	{fp}		; (ldr fp, [sp], #4)
   1e454:	bx	lr
   1e458:	push	{fp}		; (str fp, [sp, #-4]!)
   1e45c:	add	fp, sp, #0
   1e460:	sub	sp, sp, #12
   1e464:	str	r0, [fp, #-8]
   1e468:	str	r1, [fp, #-12]
   1e46c:	ldr	r2, [fp, #-8]
   1e470:	ldr	r3, [fp, #-12]
   1e474:	ror	r3, r2, r3
   1e478:	mov	r0, r3
   1e47c:	add	sp, fp, #0
   1e480:	pop	{fp}		; (ldr fp, [sp], #4)
   1e484:	bx	lr
   1e488:	push	{fp}		; (str fp, [sp, #-4]!)
   1e48c:	add	fp, sp, #0
   1e490:	sub	sp, sp, #12
   1e494:	str	r0, [fp, #-8]
   1e498:	str	r1, [fp, #-12]
   1e49c:	ldr	r2, [fp, #-8]
   1e4a0:	ldr	r3, [fp, #-12]
   1e4a4:	rsb	r3, r3, #32
   1e4a8:	ror	r3, r2, r3
   1e4ac:	mov	r0, r3
   1e4b0:	add	sp, fp, #0
   1e4b4:	pop	{fp}		; (ldr fp, [sp], #4)
   1e4b8:	bx	lr
   1e4bc:	push	{fp}		; (str fp, [sp, #-4]!)
   1e4c0:	add	fp, sp, #0
   1e4c4:	sub	sp, sp, #12
   1e4c8:	str	r0, [fp, #-8]
   1e4cc:	str	r1, [fp, #-12]
   1e4d0:	ldr	r2, [fp, #-8]
   1e4d4:	ldr	r3, [fp, #-12]
   1e4d8:	ror	r3, r2, r3
   1e4dc:	mov	r0, r3
   1e4e0:	add	sp, fp, #0
   1e4e4:	pop	{fp}		; (ldr fp, [sp], #4)
   1e4e8:	bx	lr
   1e4ec:	push	{fp}		; (str fp, [sp, #-4]!)
   1e4f0:	add	fp, sp, #0
   1e4f4:	sub	sp, sp, #12
   1e4f8:	mov	r3, r0
   1e4fc:	str	r1, [fp, #-12]
   1e500:	strh	r3, [fp, #-6]
   1e504:	ldrh	r2, [fp, #-6]
   1e508:	ldr	r3, [fp, #-12]
   1e50c:	lsl	r3, r2, r3
   1e510:	uxth	r2, r3
   1e514:	ldrh	r1, [fp, #-6]
   1e518:	ldr	r3, [fp, #-12]
   1e51c:	rsb	r3, r3, #16
   1e520:	lsr	r3, r1, r3
   1e524:	uxth	r3, r3
   1e528:	orr	r3, r2, r3
   1e52c:	uxth	r3, r3
   1e530:	mov	r0, r3
   1e534:	add	sp, fp, #0
   1e538:	pop	{fp}		; (ldr fp, [sp], #4)
   1e53c:	bx	lr
   1e540:	push	{fp}		; (str fp, [sp, #-4]!)
   1e544:	add	fp, sp, #0
   1e548:	sub	sp, sp, #12
   1e54c:	mov	r3, r0
   1e550:	str	r1, [fp, #-12]
   1e554:	strh	r3, [fp, #-6]
   1e558:	ldrh	r2, [fp, #-6]
   1e55c:	ldr	r3, [fp, #-12]
   1e560:	lsr	r3, r2, r3
   1e564:	uxth	r2, r3
   1e568:	ldrh	r1, [fp, #-6]
   1e56c:	ldr	r3, [fp, #-12]
   1e570:	rsb	r3, r3, #16
   1e574:	lsl	r3, r1, r3
   1e578:	uxth	r3, r3
   1e57c:	orr	r3, r2, r3
   1e580:	uxth	r3, r3
   1e584:	mov	r0, r3
   1e588:	add	sp, fp, #0
   1e58c:	pop	{fp}		; (ldr fp, [sp], #4)
   1e590:	bx	lr
   1e594:	push	{fp}		; (str fp, [sp, #-4]!)
   1e598:	add	fp, sp, #0
   1e59c:	sub	sp, sp, #12
   1e5a0:	mov	r3, r0
   1e5a4:	str	r1, [fp, #-12]
   1e5a8:	strb	r3, [fp, #-5]
   1e5ac:	ldrb	r2, [fp, #-5]
   1e5b0:	ldr	r3, [fp, #-12]
   1e5b4:	lsl	r3, r2, r3
   1e5b8:	uxtb	r2, r3
   1e5bc:	ldrb	r1, [fp, #-5]
   1e5c0:	ldr	r3, [fp, #-12]
   1e5c4:	rsb	r3, r3, #8
   1e5c8:	lsr	r3, r1, r3
   1e5cc:	uxtb	r3, r3
   1e5d0:	orr	r3, r2, r3
   1e5d4:	uxtb	r3, r3
   1e5d8:	mov	r0, r3
   1e5dc:	add	sp, fp, #0
   1e5e0:	pop	{fp}		; (ldr fp, [sp], #4)
   1e5e4:	bx	lr
   1e5e8:	push	{fp}		; (str fp, [sp, #-4]!)
   1e5ec:	add	fp, sp, #0
   1e5f0:	sub	sp, sp, #12
   1e5f4:	mov	r3, r0
   1e5f8:	str	r1, [fp, #-12]
   1e5fc:	strb	r3, [fp, #-5]
   1e600:	ldrb	r2, [fp, #-5]
   1e604:	ldr	r3, [fp, #-12]
   1e608:	lsr	r3, r2, r3
   1e60c:	uxtb	r2, r3
   1e610:	ldrb	r1, [fp, #-5]
   1e614:	ldr	r3, [fp, #-12]
   1e618:	rsb	r3, r3, #8
   1e61c:	lsl	r3, r1, r3
   1e620:	uxtb	r3, r3
   1e624:	orr	r3, r2, r3
   1e628:	uxtb	r3, r3
   1e62c:	mov	r0, r3
   1e630:	add	sp, fp, #0
   1e634:	pop	{fp}		; (ldr fp, [sp], #4)
   1e638:	bx	lr
   1e63c:	strd	r4, [sp, #-16]!
   1e640:	str	fp, [sp, #8]
   1e644:	str	lr, [sp, #12]
   1e648:	add	fp, sp, #12
   1e64c:	sub	sp, sp, #16
   1e650:	str	r0, [fp, #-24]	; 0xffffffe8
   1e654:	str	r1, [fp, #-28]	; 0xffffffe4
   1e658:	ldr	r5, [fp, #-24]	; 0xffffffe8
   1e65c:	ldr	r4, [fp, #-28]	; 0xffffffe4
   1e660:	cmp	r5, r4
   1e664:	bne	1e670 <lchmod@@Base+0x54a0>
   1e668:	mov	r3, #0
   1e66c:	b	1e6d0 <lchmod@@Base+0x5500>
   1e670:	ldrb	r3, [r5]
   1e674:	mov	r0, r3
   1e678:	bl	1f960 <lchmod@@Base+0x6790>
   1e67c:	mov	r3, r0
   1e680:	strb	r3, [fp, #-13]
   1e684:	ldrb	r3, [r4]
   1e688:	mov	r0, r3
   1e68c:	bl	1f960 <lchmod@@Base+0x6790>
   1e690:	mov	r3, r0
   1e694:	strb	r3, [fp, #-14]
   1e698:	ldrb	r3, [fp, #-13]
   1e69c:	cmp	r3, #0
   1e6a0:	beq	1e6c0 <lchmod@@Base+0x54f0>
   1e6a4:	add	r5, r5, #1
   1e6a8:	add	r4, r4, #1
   1e6ac:	ldrb	r2, [fp, #-13]
   1e6b0:	ldrb	r3, [fp, #-14]
   1e6b4:	cmp	r2, r3
   1e6b8:	beq	1e670 <lchmod@@Base+0x54a0>
   1e6bc:	b	1e6c4 <lchmod@@Base+0x54f4>
   1e6c0:	nop	{0}
   1e6c4:	ldrb	r2, [fp, #-13]
   1e6c8:	ldrb	r3, [fp, #-14]
   1e6cc:	sub	r3, r2, r3
   1e6d0:	mov	r0, r3
   1e6d4:	sub	sp, fp, #12
   1e6d8:	ldrd	r4, [sp]
   1e6dc:	ldr	fp, [sp, #8]
   1e6e0:	add	sp, sp, #12
   1e6e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e6e8:	str	fp, [sp, #-8]!
   1e6ec:	str	lr, [sp, #4]
   1e6f0:	add	fp, sp, #4
   1e6f4:	sub	sp, sp, #16
   1e6f8:	str	r0, [fp, #-16]
   1e6fc:	ldr	r0, [fp, #-16]
   1e700:	bl	115ac <__fpending@plt>
   1e704:	mov	r3, r0
   1e708:	cmp	r3, #0
   1e70c:	movne	r3, #1
   1e710:	moveq	r3, #0
   1e714:	strb	r3, [fp, #-5]
   1e718:	ldr	r0, [fp, #-16]
   1e71c:	bl	115b8 <ferror_unlocked@plt>
   1e720:	mov	r3, r0
   1e724:	cmp	r3, #0
   1e728:	movne	r3, #1
   1e72c:	moveq	r3, #0
   1e730:	strb	r3, [fp, #-6]
   1e734:	ldr	r0, [fp, #-16]
   1e738:	bl	1e994 <lchmod@@Base+0x57c4>
   1e73c:	mov	r3, r0
   1e740:	cmp	r3, #0
   1e744:	movne	r3, #1
   1e748:	moveq	r3, #0
   1e74c:	strb	r3, [fp, #-7]
   1e750:	ldrb	r3, [fp, #-6]
   1e754:	cmp	r3, #0
   1e758:	bne	1e788 <lchmod@@Base+0x55b8>
   1e75c:	ldrb	r3, [fp, #-7]
   1e760:	cmp	r3, #0
   1e764:	beq	1e7b4 <lchmod@@Base+0x55e4>
   1e768:	ldrb	r3, [fp, #-5]
   1e76c:	cmp	r3, #0
   1e770:	bne	1e788 <lchmod@@Base+0x55b8>
   1e774:	bl	116c0 <__errno_location@plt>
   1e778:	mov	r3, r0
   1e77c:	ldr	r3, [r3]
   1e780:	cmp	r3, #9
   1e784:	beq	1e7b4 <lchmod@@Base+0x55e4>
   1e788:	ldrb	r3, [fp, #-7]
   1e78c:	eor	r3, r3, #1
   1e790:	uxtb	r3, r3
   1e794:	cmp	r3, #0
   1e798:	beq	1e7ac <lchmod@@Base+0x55dc>
   1e79c:	bl	116c0 <__errno_location@plt>
   1e7a0:	mov	r2, r0
   1e7a4:	mov	r3, #0
   1e7a8:	str	r3, [r2]
   1e7ac:	mvn	r3, #0
   1e7b0:	b	1e7b8 <lchmod@@Base+0x55e8>
   1e7b4:	mov	r3, #0
   1e7b8:	mov	r0, r3
   1e7bc:	sub	sp, fp, #4
   1e7c0:	ldr	fp, [sp]
   1e7c4:	add	sp, sp, #4
   1e7c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e7cc:	strd	r4, [sp, #-12]!
   1e7d0:	str	fp, [sp, #8]
   1e7d4:	add	fp, sp, #8
   1e7d8:	sub	sp, sp, #12
   1e7dc:	strd	r0, [fp, #-20]	; 0xffffffec
   1e7e0:	ldrd	r0, [fp, #-20]	; 0xffffffec
   1e7e4:	subs	r4, r0, #1
   1e7e8:	sbc	r5, r1, #0
   1e7ec:	ldrd	r0, [fp, #-20]	; 0xffffffec
   1e7f0:	and	r2, r4, r0
   1e7f4:	and	r3, r5, r1
   1e7f8:	orr	r3, r2, r3
   1e7fc:	cmp	r3, #0
   1e800:	moveq	r3, #1
   1e804:	movne	r3, #0
   1e808:	uxtb	r3, r3
   1e80c:	mov	r0, r3
   1e810:	sub	sp, fp, #8
   1e814:	ldrd	r4, [sp]
   1e818:	ldr	fp, [sp, #8]
   1e81c:	add	sp, sp, #12
   1e820:	bx	lr
   1e824:	push	{fp}		; (str fp, [sp, #-4]!)
   1e828:	add	fp, sp, #0
   1e82c:	sub	sp, sp, #12
   1e830:	str	r0, [fp, #-8]
   1e834:	ldr	r1, [fp, #-8]
   1e838:	mov	r2, #0
   1e83c:	mov	r3, #0
   1e840:	strd	r2, [r1, #16]
   1e844:	ldr	r2, [fp, #-8]
   1e848:	movw	r3, #62998	; 0xf616
   1e84c:	movt	r3, #149	; 0x95
   1e850:	str	r3, [r2, #24]
   1e854:	nop	{0}
   1e858:	add	sp, fp, #0
   1e85c:	pop	{fp}		; (ldr fp, [sp], #4)
   1e860:	bx	lr
   1e864:	strd	r4, [sp, #-16]!
   1e868:	str	fp, [sp, #8]
   1e86c:	str	lr, [sp, #12]
   1e870:	add	fp, sp, #12
   1e874:	sub	sp, sp, #8
   1e878:	str	r0, [fp, #-16]
   1e87c:	str	r1, [fp, #-20]	; 0xffffffec
   1e880:	ldr	r3, [fp, #-16]
   1e884:	ldr	r2, [r3, #24]
   1e888:	movw	r3, #62998	; 0xf616
   1e88c:	movt	r3, #149	; 0x95
   1e890:	cmp	r2, r3
   1e894:	beq	1e8b8 <lchmod@@Base+0x56e8>
   1e898:	movw	r3, #2556	; 0x9fc
   1e89c:	movt	r3, #2
   1e8a0:	mov	r2, #60	; 0x3c
   1e8a4:	movw	r1, #2512	; 0x9d0
   1e8a8:	movt	r1, #2
   1e8ac:	movw	r0, #2532	; 0x9e4
   1e8b0:	movt	r0, #2
   1e8b4:	bl	1184c <__assert_fail@plt>
   1e8b8:	ldr	r3, [fp, #-16]
   1e8bc:	ldrd	r2, [r3, #16]
   1e8c0:	orrs	r3, r2, r3
   1e8c4:	beq	1e908 <lchmod@@Base+0x5738>
   1e8c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e8cc:	ldrd	r0, [r3, #96]	; 0x60
   1e8d0:	ldr	r3, [fp, #-16]
   1e8d4:	ldrd	r2, [r3]
   1e8d8:	cmp	r1, r3
   1e8dc:	cmpeq	r0, r2
   1e8e0:	bne	1e908 <lchmod@@Base+0x5738>
   1e8e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e8e8:	ldrd	r0, [r3]
   1e8ec:	ldr	r3, [fp, #-16]
   1e8f0:	ldrd	r2, [r3, #8]
   1e8f4:	cmp	r1, r3
   1e8f8:	cmpeq	r0, r2
   1e8fc:	bne	1e908 <lchmod@@Base+0x5738>
   1e900:	mov	r3, #1
   1e904:	b	1e97c <lchmod@@Base+0x57ac>
   1e908:	ldr	r3, [fp, #-16]
   1e90c:	ldrd	r2, [r3, #16]
   1e910:	adds	r4, r2, #1
   1e914:	adc	r5, r3, #0
   1e918:	ldr	r3, [fp, #-16]
   1e91c:	strd	r4, [r3, #16]
   1e920:	ldr	r3, [fp, #-16]
   1e924:	ldrd	r2, [r3, #16]
   1e928:	mov	r0, r2
   1e92c:	mov	r1, r3
   1e930:	bl	1e7cc <lchmod@@Base+0x55fc>
   1e934:	mov	r3, r0
   1e938:	cmp	r3, #0
   1e93c:	beq	1e978 <lchmod@@Base+0x57a8>
   1e940:	ldr	r3, [fp, #-16]
   1e944:	ldrd	r2, [r3, #16]
   1e948:	orrs	r3, r2, r3
   1e94c:	bne	1e958 <lchmod@@Base+0x5788>
   1e950:	mov	r3, #1
   1e954:	b	1e97c <lchmod@@Base+0x57ac>
   1e958:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e95c:	ldrd	r2, [r3]
   1e960:	ldr	r1, [fp, #-16]
   1e964:	strd	r2, [r1, #8]
   1e968:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e96c:	ldrd	r2, [r3, #96]	; 0x60
   1e970:	ldr	r1, [fp, #-16]
   1e974:	strd	r2, [r1]
   1e978:	mov	r3, #0
   1e97c:	mov	r0, r3
   1e980:	sub	sp, fp, #12
   1e984:	ldrd	r4, [sp]
   1e988:	ldr	fp, [sp, #8]
   1e98c:	add	sp, sp, #12
   1e990:	pop	{pc}		; (ldr pc, [sp], #4)
   1e994:	str	fp, [sp, #-8]!
   1e998:	str	lr, [sp, #4]
   1e99c:	add	fp, sp, #4
   1e9a0:	sub	sp, sp, #32
   1e9a4:	str	r0, [fp, #-24]	; 0xffffffe8
   1e9a8:	mov	r3, #0
   1e9ac:	str	r3, [fp, #-8]
   1e9b0:	mov	r3, #0
   1e9b4:	str	r3, [fp, #-12]
   1e9b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e9bc:	bl	116e4 <fileno@plt>
   1e9c0:	str	r0, [fp, #-16]
   1e9c4:	ldr	r3, [fp, #-16]
   1e9c8:	cmp	r3, #0
   1e9cc:	bge	1e9e0 <lchmod@@Base+0x5810>
   1e9d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e9d4:	bl	116f0 <fclose@plt>
   1e9d8:	mov	r3, r0
   1e9dc:	b	1ea84 <lchmod@@Base+0x58b4>
   1e9e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e9e4:	bl	1160c <__freading@plt>
   1e9e8:	mov	r3, r0
   1e9ec:	cmp	r3, #0
   1e9f0:	beq	1ea2c <lchmod@@Base+0x585c>
   1e9f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e9f8:	bl	116e4 <fileno@plt>
   1e9fc:	mov	r1, r0
   1ea00:	mov	r3, #1
   1ea04:	str	r3, [sp]
   1ea08:	mov	r2, #0
   1ea0c:	mov	r3, #0
   1ea10:	mov	r0, r1
   1ea14:	bl	11588 <lseek64@plt>
   1ea18:	mvn	r2, #0
   1ea1c:	mvn	r3, #0
   1ea20:	cmp	r1, r3
   1ea24:	cmpeq	r0, r2
   1ea28:	beq	1ea50 <lchmod@@Base+0x5880>
   1ea2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ea30:	bl	1ef58 <lchmod@@Base+0x5d88>
   1ea34:	mov	r3, r0
   1ea38:	cmp	r3, #0
   1ea3c:	beq	1ea50 <lchmod@@Base+0x5880>
   1ea40:	bl	116c0 <__errno_location@plt>
   1ea44:	mov	r3, r0
   1ea48:	ldr	r3, [r3]
   1ea4c:	str	r3, [fp, #-8]
   1ea50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ea54:	bl	116f0 <fclose@plt>
   1ea58:	str	r0, [fp, #-12]
   1ea5c:	ldr	r3, [fp, #-8]
   1ea60:	cmp	r3, #0
   1ea64:	beq	1ea80 <lchmod@@Base+0x58b0>
   1ea68:	bl	116c0 <__errno_location@plt>
   1ea6c:	mov	r2, r0
   1ea70:	ldr	r3, [fp, #-8]
   1ea74:	str	r3, [r2]
   1ea78:	mvn	r3, #0
   1ea7c:	str	r3, [fp, #-12]
   1ea80:	ldr	r3, [fp, #-12]
   1ea84:	mov	r0, r3
   1ea88:	sub	sp, fp, #4
   1ea8c:	ldr	fp, [sp]
   1ea90:	add	sp, sp, #4
   1ea94:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea98:	push	{r1, r2, r3}
   1ea9c:	str	fp, [sp, #-8]!
   1eaa0:	str	lr, [sp, #4]
   1eaa4:	add	fp, sp, #4
   1eaa8:	sub	sp, sp, #36	; 0x24
   1eaac:	str	r0, [fp, #-36]	; 0xffffffdc
   1eab0:	mvn	r3, #0
   1eab4:	str	r3, [fp, #-12]
   1eab8:	add	r3, fp, #8
   1eabc:	str	r3, [fp, #-32]	; 0xffffffe0
   1eac0:	ldr	r3, [fp, #4]
   1eac4:	cmp	r3, #0
   1eac8:	beq	1eae0 <lchmod@@Base+0x5910>
   1eacc:	ldr	r3, [fp, #4]
   1ead0:	movw	r2, #1030	; 0x406
   1ead4:	cmp	r3, r2
   1ead8:	beq	1eb08 <lchmod@@Base+0x5938>
   1eadc:	b	1eb30 <lchmod@@Base+0x5960>
   1eae0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eae4:	add	r2, r3, #4
   1eae8:	str	r2, [fp, #-32]	; 0xffffffe0
   1eaec:	ldr	r3, [r3]
   1eaf0:	str	r3, [fp, #-16]
   1eaf4:	ldr	r1, [fp, #-16]
   1eaf8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1eafc:	bl	1ecdc <lchmod@@Base+0x5b0c>
   1eb00:	str	r0, [fp, #-12]
   1eb04:	b	1ecbc <lchmod@@Base+0x5aec>
   1eb08:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eb0c:	add	r2, r3, #4
   1eb10:	str	r2, [fp, #-32]	; 0xffffffe0
   1eb14:	ldr	r3, [r3]
   1eb18:	str	r3, [fp, #-20]	; 0xffffffec
   1eb1c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1eb20:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1eb24:	bl	1ed20 <lchmod@@Base+0x5b50>
   1eb28:	str	r0, [fp, #-12]
   1eb2c:	b	1ecbc <lchmod@@Base+0x5aec>
   1eb30:	ldr	r3, [fp, #4]
   1eb34:	cmp	r3, #11
   1eb38:	beq	1ec4c <lchmod@@Base+0x5a7c>
   1eb3c:	ldr	r3, [fp, #4]
   1eb40:	cmp	r3, #11
   1eb44:	bgt	1ebcc <lchmod@@Base+0x59fc>
   1eb48:	ldr	r3, [fp, #4]
   1eb4c:	cmp	r3, #3
   1eb50:	beq	1ec4c <lchmod@@Base+0x5a7c>
   1eb54:	ldr	r3, [fp, #4]
   1eb58:	cmp	r3, #3
   1eb5c:	bgt	1eb88 <lchmod@@Base+0x59b8>
   1eb60:	ldr	r3, [fp, #4]
   1eb64:	cmp	r3, #1
   1eb68:	beq	1ec4c <lchmod@@Base+0x5a7c>
   1eb6c:	ldr	r3, [fp, #4]
   1eb70:	cmp	r3, #1
   1eb74:	bgt	1ec60 <lchmod@@Base+0x5a90>
   1eb78:	ldr	r3, [fp, #4]
   1eb7c:	cmp	r3, #0
   1eb80:	beq	1ec60 <lchmod@@Base+0x5a90>
   1eb84:	b	1ec8c <lchmod@@Base+0x5abc>
   1eb88:	ldr	r3, [fp, #4]
   1eb8c:	cmp	r3, #8
   1eb90:	beq	1ec60 <lchmod@@Base+0x5a90>
   1eb94:	ldr	r3, [fp, #4]
   1eb98:	cmp	r3, #8
   1eb9c:	bgt	1ebb0 <lchmod@@Base+0x59e0>
   1eba0:	ldr	r3, [fp, #4]
   1eba4:	cmp	r3, #4
   1eba8:	beq	1ec60 <lchmod@@Base+0x5a90>
   1ebac:	b	1ec8c <lchmod@@Base+0x5abc>
   1ebb0:	ldr	r3, [fp, #4]
   1ebb4:	cmp	r3, #9
   1ebb8:	beq	1ec4c <lchmod@@Base+0x5a7c>
   1ebbc:	ldr	r3, [fp, #4]
   1ebc0:	cmp	r3, #10
   1ebc4:	beq	1ec60 <lchmod@@Base+0x5a90>
   1ebc8:	b	1ec8c <lchmod@@Base+0x5abc>
   1ebcc:	ldr	r3, [fp, #4]
   1ebd0:	movw	r2, #1031	; 0x407
   1ebd4:	cmp	r3, r2
   1ebd8:	bgt	1ec1c <lchmod@@Base+0x5a4c>
   1ebdc:	ldr	r3, [fp, #4]
   1ebe0:	movw	r2, #1030	; 0x406
   1ebe4:	cmp	r3, r2
   1ebe8:	bge	1ec60 <lchmod@@Base+0x5a90>
   1ebec:	ldr	r3, [fp, #4]
   1ebf0:	movw	r2, #1025	; 0x401
   1ebf4:	cmp	r3, r2
   1ebf8:	beq	1ec4c <lchmod@@Base+0x5a7c>
   1ebfc:	ldr	r3, [fp, #4]
   1ec00:	movw	r2, #1026	; 0x402
   1ec04:	cmp	r3, r2
   1ec08:	beq	1ec60 <lchmod@@Base+0x5a90>
   1ec0c:	ldr	r3, [fp, #4]
   1ec10:	cmp	r3, #1024	; 0x400
   1ec14:	beq	1ec60 <lchmod@@Base+0x5a90>
   1ec18:	b	1ec8c <lchmod@@Base+0x5abc>
   1ec1c:	ldr	r3, [fp, #4]
   1ec20:	movw	r2, #1033	; 0x409
   1ec24:	cmp	r3, r2
   1ec28:	beq	1ec60 <lchmod@@Base+0x5a90>
   1ec2c:	ldr	r3, [fp, #4]
   1ec30:	movw	r2, #1033	; 0x409
   1ec34:	cmp	r3, r2
   1ec38:	blt	1ec4c <lchmod@@Base+0x5a7c>
   1ec3c:	ldr	r3, [fp, #4]
   1ec40:	movw	r2, #1034	; 0x40a
   1ec44:	cmp	r3, r2
   1ec48:	bne	1ec8c <lchmod@@Base+0x5abc>
   1ec4c:	ldr	r1, [fp, #4]
   1ec50:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ec54:	bl	11708 <fcntl64@plt>
   1ec58:	str	r0, [fp, #-12]
   1ec5c:	b	1ecb8 <lchmod@@Base+0x5ae8>
   1ec60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ec64:	add	r2, r3, #4
   1ec68:	str	r2, [fp, #-32]	; 0xffffffe0
   1ec6c:	ldr	r3, [r3]
   1ec70:	str	r3, [fp, #-24]	; 0xffffffe8
   1ec74:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ec78:	ldr	r1, [fp, #4]
   1ec7c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ec80:	bl	11708 <fcntl64@plt>
   1ec84:	str	r0, [fp, #-12]
   1ec88:	b	1ecb8 <lchmod@@Base+0x5ae8>
   1ec8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ec90:	add	r2, r3, #4
   1ec94:	str	r2, [fp, #-32]	; 0xffffffe0
   1ec98:	ldr	r3, [r3]
   1ec9c:	str	r3, [fp, #-28]	; 0xffffffe4
   1eca0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1eca4:	ldr	r1, [fp, #4]
   1eca8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ecac:	bl	11708 <fcntl64@plt>
   1ecb0:	str	r0, [fp, #-12]
   1ecb4:	nop	{0}
   1ecb8:	nop	{0}
   1ecbc:	ldr	r3, [fp, #-12]
   1ecc0:	mov	r0, r3
   1ecc4:	sub	sp, fp, #4
   1ecc8:	ldr	fp, [sp]
   1eccc:	ldr	lr, [sp, #4]
   1ecd0:	add	sp, sp, #8
   1ecd4:	add	sp, sp, #12
   1ecd8:	bx	lr
   1ecdc:	str	fp, [sp, #-8]!
   1ece0:	str	lr, [sp, #4]
   1ece4:	add	fp, sp, #4
   1ece8:	sub	sp, sp, #16
   1ecec:	str	r0, [fp, #-16]
   1ecf0:	str	r1, [fp, #-20]	; 0xffffffec
   1ecf4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ecf8:	mov	r1, #0
   1ecfc:	ldr	r0, [fp, #-16]
   1ed00:	bl	11708 <fcntl64@plt>
   1ed04:	str	r0, [fp, #-8]
   1ed08:	ldr	r3, [fp, #-8]
   1ed0c:	mov	r0, r3
   1ed10:	sub	sp, fp, #4
   1ed14:	ldr	fp, [sp]
   1ed18:	add	sp, sp, #4
   1ed1c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ed20:	str	fp, [sp, #-8]!
   1ed24:	str	lr, [sp, #4]
   1ed28:	add	fp, sp, #4
   1ed2c:	sub	sp, sp, #24
   1ed30:	str	r0, [fp, #-24]	; 0xffffffe8
   1ed34:	str	r1, [fp, #-28]	; 0xffffffe4
   1ed38:	movw	r3, #4900	; 0x1324
   1ed3c:	movt	r3, #3
   1ed40:	ldr	r3, [r3]
   1ed44:	cmp	r3, #0
   1ed48:	blt	1edc4 <lchmod@@Base+0x5bf4>
   1ed4c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ed50:	movw	r1, #1030	; 0x406
   1ed54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ed58:	bl	11708 <fcntl64@plt>
   1ed5c:	str	r0, [fp, #-8]
   1ed60:	ldr	r3, [fp, #-8]
   1ed64:	cmp	r3, #0
   1ed68:	bge	1ed80 <lchmod@@Base+0x5bb0>
   1ed6c:	bl	116c0 <__errno_location@plt>
   1ed70:	mov	r3, r0
   1ed74:	ldr	r3, [r3]
   1ed78:	cmp	r3, #22
   1ed7c:	beq	1ed94 <lchmod@@Base+0x5bc4>
   1ed80:	movw	r3, #4900	; 0x1324
   1ed84:	movt	r3, #3
   1ed88:	mov	r2, #1
   1ed8c:	str	r2, [r3]
   1ed90:	b	1edd4 <lchmod@@Base+0x5c04>
   1ed94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1ed98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ed9c:	bl	1ecdc <lchmod@@Base+0x5b0c>
   1eda0:	str	r0, [fp, #-8]
   1eda4:	ldr	r3, [fp, #-8]
   1eda8:	cmp	r3, #0
   1edac:	blt	1edd4 <lchmod@@Base+0x5c04>
   1edb0:	movw	r3, #4900	; 0x1324
   1edb4:	movt	r3, #3
   1edb8:	mvn	r2, #0
   1edbc:	str	r2, [r3]
   1edc0:	b	1edd4 <lchmod@@Base+0x5c04>
   1edc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1edc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1edcc:	bl	1ecdc <lchmod@@Base+0x5b0c>
   1edd0:	str	r0, [fp, #-8]
   1edd4:	ldr	r3, [fp, #-8]
   1edd8:	cmp	r3, #0
   1eddc:	blt	1ee64 <lchmod@@Base+0x5c94>
   1ede0:	movw	r3, #4900	; 0x1324
   1ede4:	movt	r3, #3
   1ede8:	ldr	r3, [r3]
   1edec:	cmn	r3, #1
   1edf0:	bne	1ee64 <lchmod@@Base+0x5c94>
   1edf4:	mov	r1, #1
   1edf8:	ldr	r0, [fp, #-8]
   1edfc:	bl	11708 <fcntl64@plt>
   1ee00:	str	r0, [fp, #-12]
   1ee04:	ldr	r3, [fp, #-12]
   1ee08:	cmp	r3, #0
   1ee0c:	blt	1ee34 <lchmod@@Base+0x5c64>
   1ee10:	ldr	r3, [fp, #-12]
   1ee14:	orr	r3, r3, #1
   1ee18:	mov	r2, r3
   1ee1c:	mov	r1, #2
   1ee20:	ldr	r0, [fp, #-8]
   1ee24:	bl	11708 <fcntl64@plt>
   1ee28:	mov	r3, r0
   1ee2c:	cmn	r3, #1
   1ee30:	bne	1ee64 <lchmod@@Base+0x5c94>
   1ee34:	bl	116c0 <__errno_location@plt>
   1ee38:	mov	r3, r0
   1ee3c:	ldr	r3, [r3]
   1ee40:	str	r3, [fp, #-16]
   1ee44:	ldr	r0, [fp, #-8]
   1ee48:	bl	11804 <close@plt>
   1ee4c:	bl	116c0 <__errno_location@plt>
   1ee50:	mov	r2, r0
   1ee54:	ldr	r3, [fp, #-16]
   1ee58:	str	r3, [r2]
   1ee5c:	mvn	r3, #0
   1ee60:	str	r3, [fp, #-8]
   1ee64:	ldr	r3, [fp, #-8]
   1ee68:	mov	r0, r3
   1ee6c:	sub	sp, fp, #4
   1ee70:	ldr	fp, [sp]
   1ee74:	add	sp, sp, #4
   1ee78:	pop	{pc}		; (ldr pc, [sp], #4)
   1ee7c:	push	{r1, r2, r3}
   1ee80:	str	fp, [sp, #-8]!
   1ee84:	str	lr, [sp, #4]
   1ee88:	add	fp, sp, #4
   1ee8c:	sub	sp, sp, #20
   1ee90:	str	r0, [fp, #-20]	; 0xffffffec
   1ee94:	mov	r3, #0
   1ee98:	str	r3, [fp, #-12]
   1ee9c:	ldr	r3, [fp, #4]
   1eea0:	and	r3, r3, #64	; 0x40
   1eea4:	cmp	r3, #0
   1eea8:	beq	1eec8 <lchmod@@Base+0x5cf8>
   1eeac:	add	r3, fp, #8
   1eeb0:	str	r3, [fp, #-16]
   1eeb4:	ldr	r3, [fp, #-16]
   1eeb8:	add	r2, r3, #4
   1eebc:	str	r2, [fp, #-16]
   1eec0:	ldr	r3, [r3]
   1eec4:	str	r3, [fp, #-12]
   1eec8:	ldr	r2, [fp, #-12]
   1eecc:	ldr	r1, [fp, #4]
   1eed0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1eed4:	bl	115dc <open64@plt>
   1eed8:	mov	r3, r0
   1eedc:	mov	r0, r3
   1eee0:	bl	1ccec <lchmod@@Base+0x3b1c>
   1eee4:	mov	r3, r0
   1eee8:	mov	r0, r3
   1eeec:	sub	sp, fp, #4
   1eef0:	ldr	fp, [sp]
   1eef4:	ldr	lr, [sp, #4]
   1eef8:	add	sp, sp, #8
   1eefc:	add	sp, sp, #12
   1ef00:	bx	lr
   1ef04:	str	fp, [sp, #-8]!
   1ef08:	str	lr, [sp, #4]
   1ef0c:	add	fp, sp, #4
   1ef10:	sub	sp, sp, #16
   1ef14:	str	r0, [fp, #-8]
   1ef18:	ldr	r3, [fp, #-8]
   1ef1c:	ldr	r3, [r3]
   1ef20:	and	r3, r3, #256	; 0x100
   1ef24:	cmp	r3, #0
   1ef28:	beq	1ef44 <lchmod@@Base+0x5d74>
   1ef2c:	mov	r3, #1
   1ef30:	str	r3, [sp]
   1ef34:	mov	r2, #0
   1ef38:	mov	r3, #0
   1ef3c:	ldr	r0, [fp, #-8]
   1ef40:	bl	1efc4 <lchmod@@Base+0x5df4>
   1ef44:	nop	{0}
   1ef48:	sub	sp, fp, #4
   1ef4c:	ldr	fp, [sp]
   1ef50:	add	sp, sp, #4
   1ef54:	pop	{pc}		; (ldr pc, [sp], #4)
   1ef58:	str	fp, [sp, #-8]!
   1ef5c:	str	lr, [sp, #4]
   1ef60:	add	fp, sp, #4
   1ef64:	sub	sp, sp, #8
   1ef68:	str	r0, [fp, #-8]
   1ef6c:	ldr	r3, [fp, #-8]
   1ef70:	cmp	r3, #0
   1ef74:	beq	1ef8c <lchmod@@Base+0x5dbc>
   1ef78:	ldr	r0, [fp, #-8]
   1ef7c:	bl	1160c <__freading@plt>
   1ef80:	mov	r3, r0
   1ef84:	cmp	r3, #0
   1ef88:	bne	1ef9c <lchmod@@Base+0x5dcc>
   1ef8c:	ldr	r0, [fp, #-8]
   1ef90:	bl	1148c <fflush@plt>
   1ef94:	mov	r3, r0
   1ef98:	b	1efb0 <lchmod@@Base+0x5de0>
   1ef9c:	ldr	r0, [fp, #-8]
   1efa0:	bl	1ef04 <lchmod@@Base+0x5d34>
   1efa4:	ldr	r0, [fp, #-8]
   1efa8:	bl	1148c <fflush@plt>
   1efac:	mov	r3, r0
   1efb0:	mov	r0, r3
   1efb4:	sub	sp, fp, #4
   1efb8:	ldr	fp, [sp]
   1efbc:	add	sp, sp, #4
   1efc0:	pop	{pc}		; (ldr pc, [sp], #4)
   1efc4:	str	fp, [sp, #-8]!
   1efc8:	str	lr, [sp, #4]
   1efcc:	add	fp, sp, #4
   1efd0:	sub	sp, sp, #32
   1efd4:	str	r0, [fp, #-16]
   1efd8:	strd	r2, [fp, #-28]	; 0xffffffe4
   1efdc:	ldr	r3, [fp, #-16]
   1efe0:	ldr	r2, [r3, #8]
   1efe4:	ldr	r3, [fp, #-16]
   1efe8:	ldr	r3, [r3, #4]
   1efec:	cmp	r2, r3
   1eff0:	bne	1f088 <lchmod@@Base+0x5eb8>
   1eff4:	ldr	r3, [fp, #-16]
   1eff8:	ldr	r2, [r3, #20]
   1effc:	ldr	r3, [fp, #-16]
   1f000:	ldr	r3, [r3, #16]
   1f004:	cmp	r2, r3
   1f008:	bne	1f088 <lchmod@@Base+0x5eb8>
   1f00c:	ldr	r3, [fp, #-16]
   1f010:	ldr	r3, [r3, #36]	; 0x24
   1f014:	cmp	r3, #0
   1f018:	bne	1f088 <lchmod@@Base+0x5eb8>
   1f01c:	ldr	r0, [fp, #-16]
   1f020:	bl	116e4 <fileno@plt>
   1f024:	mov	r1, r0
   1f028:	ldr	r3, [fp, #4]
   1f02c:	str	r3, [sp]
   1f030:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1f034:	mov	r0, r1
   1f038:	bl	11588 <lseek64@plt>
   1f03c:	strd	r0, [fp, #-12]
   1f040:	ldrd	r2, [fp, #-12]
   1f044:	mvn	r0, #0
   1f048:	mvn	r1, #0
   1f04c:	cmp	r3, r1
   1f050:	cmpeq	r2, r0
   1f054:	bne	1f060 <lchmod@@Base+0x5e90>
   1f058:	mvn	r3, #0
   1f05c:	b	1f0a0 <lchmod@@Base+0x5ed0>
   1f060:	ldr	r3, [fp, #-16]
   1f064:	ldr	r3, [r3]
   1f068:	bic	r2, r3, #16
   1f06c:	ldr	r3, [fp, #-16]
   1f070:	str	r2, [r3]
   1f074:	ldr	r1, [fp, #-16]
   1f078:	ldrd	r2, [fp, #-12]
   1f07c:	strd	r2, [r1, #80]	; 0x50
   1f080:	mov	r3, #0
   1f084:	b	1f0a0 <lchmod@@Base+0x5ed0>
   1f088:	ldr	r3, [fp, #4]
   1f08c:	str	r3, [sp]
   1f090:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1f094:	ldr	r0, [fp, #-16]
   1f098:	bl	116fc <fseeko64@plt>
   1f09c:	mov	r3, r0
   1f0a0:	mov	r0, r3
   1f0a4:	sub	sp, fp, #4
   1f0a8:	ldr	fp, [sp]
   1f0ac:	add	sp, sp, #4
   1f0b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f0b4:	push	{fp}		; (str fp, [sp, #-4]!)
   1f0b8:	add	fp, sp, #0
   1f0bc:	sub	sp, sp, #20
   1f0c0:	str	r0, [fp, #-16]
   1f0c4:	str	r1, [fp, #-20]	; 0xffffffec
   1f0c8:	mov	r3, #0
   1f0cc:	str	r3, [fp, #-12]
   1f0d0:	ldr	r3, [fp, #-16]
   1f0d4:	str	r3, [fp, #-8]
   1f0d8:	b	1f104 <lchmod@@Base+0x5f34>
   1f0dc:	ldr	r3, [fp, #-8]
   1f0e0:	ldrb	r3, [r3]
   1f0e4:	mov	r2, r3
   1f0e8:	ldr	r3, [fp, #-12]
   1f0ec:	ror	r3, r3, #23
   1f0f0:	add	r3, r2, r3
   1f0f4:	str	r3, [fp, #-12]
   1f0f8:	ldr	r3, [fp, #-8]
   1f0fc:	add	r3, r3, #1
   1f100:	str	r3, [fp, #-8]
   1f104:	ldr	r3, [fp, #-8]
   1f108:	ldrb	r3, [r3]
   1f10c:	cmp	r3, #0
   1f110:	bne	1f0dc <lchmod@@Base+0x5f0c>
   1f114:	ldr	r3, [fp, #-12]
   1f118:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f11c:	udiv	r2, r3, r2
   1f120:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f124:	mul	r2, r1, r2
   1f128:	sub	r3, r3, r2
   1f12c:	mov	r0, r3
   1f130:	add	sp, fp, #0
   1f134:	pop	{fp}		; (ldr fp, [sp], #4)
   1f138:	bx	lr
   1f13c:	str	fp, [sp, #-8]!
   1f140:	str	lr, [sp, #4]
   1f144:	add	fp, sp, #4
   1f148:	bl	116c0 <__errno_location@plt>
   1f14c:	mov	r2, r0
   1f150:	mov	r3, #12
   1f154:	str	r3, [r2]
   1f158:	mov	r3, #0
   1f15c:	mov	r0, r3
   1f160:	sub	sp, fp, #4
   1f164:	ldr	fp, [sp]
   1f168:	add	sp, sp, #4
   1f16c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f170:	str	fp, [sp, #-8]!
   1f174:	str	lr, [sp, #4]
   1f178:	add	fp, sp, #4
   1f17c:	sub	sp, sp, #8
   1f180:	str	r0, [fp, #-8]
   1f184:	ldr	r3, [fp, #-8]
   1f188:	mov	r0, r3
   1f18c:	bl	1e070 <lchmod@@Base+0x4ea0>
   1f190:	mov	r3, r0
   1f194:	mov	r0, r3
   1f198:	sub	sp, fp, #4
   1f19c:	ldr	fp, [sp]
   1f1a0:	add	sp, sp, #4
   1f1a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f1a8:	str	fp, [sp, #-8]!
   1f1ac:	str	lr, [sp, #4]
   1f1b0:	add	fp, sp, #4
   1f1b4:	sub	sp, sp, #8
   1f1b8:	str	r0, [fp, #-8]
   1f1bc:	str	r1, [fp, #-12]
   1f1c0:	ldr	r3, [fp, #-12]
   1f1c4:	cmp	r3, #0
   1f1c8:	moveq	r3, #1
   1f1cc:	movne	r3, #0
   1f1d0:	uxtb	r3, r3
   1f1d4:	mov	r2, r3
   1f1d8:	ldr	r3, [fp, #-12]
   1f1dc:	orr	r3, r2, r3
   1f1e0:	mov	r1, r3
   1f1e4:	ldr	r0, [fp, #-8]
   1f1e8:	bl	1e100 <lchmod@@Base+0x4f30>
   1f1ec:	mov	r3, r0
   1f1f0:	mov	r0, r3
   1f1f4:	sub	sp, fp, #4
   1f1f8:	ldr	fp, [sp]
   1f1fc:	add	sp, sp, #4
   1f200:	pop	{pc}		; (ldr pc, [sp], #4)
   1f204:	str	fp, [sp, #-8]!
   1f208:	str	lr, [sp, #4]
   1f20c:	add	fp, sp, #4
   1f210:	sub	sp, sp, #8
   1f214:	str	r0, [fp, #-8]
   1f218:	str	r1, [fp, #-12]
   1f21c:	ldr	r3, [fp, #-8]
   1f220:	ldr	r2, [fp, #-12]
   1f224:	mov	r1, r2
   1f228:	mov	r0, r3
   1f22c:	bl	1dfa0 <lchmod@@Base+0x4dd0>
   1f230:	mov	r3, r0
   1f234:	mov	r0, r3
   1f238:	sub	sp, fp, #4
   1f23c:	ldr	fp, [sp]
   1f240:	add	sp, sp, #4
   1f244:	pop	{pc}		; (ldr pc, [sp], #4)
   1f248:	str	fp, [sp, #-8]!
   1f24c:	str	lr, [sp, #4]
   1f250:	add	fp, sp, #4
   1f254:	sub	sp, sp, #16
   1f258:	str	r0, [fp, #-8]
   1f25c:	str	r1, [fp, #-12]
   1f260:	str	r2, [fp, #-16]
   1f264:	ldr	r3, [fp, #-12]
   1f268:	cmp	r3, #0
   1f26c:	beq	1f27c <lchmod@@Base+0x60ac>
   1f270:	ldr	r3, [fp, #-16]
   1f274:	cmp	r3, #0
   1f278:	bne	1f28c <lchmod@@Base+0x60bc>
   1f27c:	mov	r3, #1
   1f280:	str	r3, [fp, #-16]
   1f284:	ldr	r3, [fp, #-16]
   1f288:	str	r3, [fp, #-12]
   1f28c:	ldr	r3, [fp, #-12]
   1f290:	ldr	r2, [fp, #-16]
   1f294:	mov	r1, r3
   1f298:	ldr	r0, [fp, #-8]
   1f29c:	bl	1f3d8 <lchmod@@Base+0x6208>
   1f2a0:	mov	r3, r0
   1f2a4:	mov	r0, r3
   1f2a8:	sub	sp, fp, #4
   1f2ac:	ldr	fp, [sp]
   1f2b0:	add	sp, sp, #4
   1f2b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f2b8:	str	fp, [sp, #-8]!
   1f2bc:	str	lr, [sp, #4]
   1f2c0:	add	fp, sp, #4
   1f2c4:	sub	sp, sp, #8
   1f2c8:	mov	r0, #14
   1f2cc:	bl	11738 <nl_langinfo@plt>
   1f2d0:	str	r0, [fp, #-8]
   1f2d4:	ldr	r3, [fp, #-8]
   1f2d8:	cmp	r3, #0
   1f2dc:	bne	1f2ec <lchmod@@Base+0x611c>
   1f2e0:	movw	r3, #2568	; 0xa08
   1f2e4:	movt	r3, #2
   1f2e8:	str	r3, [fp, #-8]
   1f2ec:	ldr	r3, [fp, #-8]
   1f2f0:	ldrb	r3, [r3]
   1f2f4:	cmp	r3, #0
   1f2f8:	bne	1f308 <lchmod@@Base+0x6138>
   1f2fc:	movw	r3, #2572	; 0xa0c
   1f300:	movt	r3, #2
   1f304:	str	r3, [fp, #-8]
   1f308:	ldr	r3, [fp, #-8]
   1f30c:	mov	r0, r3
   1f310:	sub	sp, fp, #4
   1f314:	ldr	fp, [sp]
   1f318:	add	sp, sp, #4
   1f31c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f320:	str	fp, [sp, #-8]!
   1f324:	str	lr, [sp, #4]
   1f328:	add	fp, sp, #4
   1f32c:	sub	sp, sp, #32
   1f330:	str	r0, [fp, #-24]	; 0xffffffe8
   1f334:	str	r1, [fp, #-28]	; 0xffffffe4
   1f338:	str	r2, [fp, #-32]	; 0xffffffe0
   1f33c:	str	r3, [fp, #-36]	; 0xffffffdc
   1f340:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f344:	cmp	r3, #0
   1f348:	bne	1f354 <lchmod@@Base+0x6184>
   1f34c:	sub	r3, fp, #16
   1f350:	str	r3, [fp, #-24]	; 0xffffffe8
   1f354:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f358:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1f35c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1f360:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f364:	bl	115c4 <mbrtowc@plt>
   1f368:	str	r0, [fp, #-8]
   1f36c:	ldr	r3, [fp, #-8]
   1f370:	cmn	r3, #3
   1f374:	bls	1f3c0 <lchmod@@Base+0x61f0>
   1f378:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f37c:	cmp	r3, #0
   1f380:	beq	1f3c0 <lchmod@@Base+0x61f0>
   1f384:	mov	r0, #0
   1f388:	bl	1f9e0 <lchmod@@Base+0x6810>
   1f38c:	mov	r3, r0
   1f390:	eor	r3, r3, #1
   1f394:	uxtb	r3, r3
   1f398:	cmp	r3, #0
   1f39c:	beq	1f3c0 <lchmod@@Base+0x61f0>
   1f3a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1f3a4:	ldrb	r3, [r3]
   1f3a8:	strb	r3, [fp, #-9]
   1f3ac:	ldrb	r2, [fp, #-9]
   1f3b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f3b4:	str	r2, [r3]
   1f3b8:	mov	r3, #1
   1f3bc:	b	1f3c4 <lchmod@@Base+0x61f4>
   1f3c0:	ldr	r3, [fp, #-8]
   1f3c4:	mov	r0, r3
   1f3c8:	sub	sp, fp, #4
   1f3cc:	ldr	fp, [sp]
   1f3d0:	add	sp, sp, #4
   1f3d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f3d8:	str	fp, [sp, #-8]!
   1f3dc:	str	lr, [sp, #4]
   1f3e0:	add	fp, sp, #4
   1f3e4:	sub	sp, sp, #24
   1f3e8:	str	r0, [fp, #-16]
   1f3ec:	str	r1, [fp, #-20]	; 0xffffffec
   1f3f0:	str	r2, [fp, #-24]	; 0xffffffe8
   1f3f4:	mov	ip, #0
   1f3f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f3fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f400:	umull	r0, r1, r2, r3
   1f404:	mov	r2, #0
   1f408:	mov	r3, #0
   1f40c:	mov	r2, r1
   1f410:	mov	r3, #0
   1f414:	cmp	r2, #0
   1f418:	beq	1f420 <lchmod@@Base+0x6250>
   1f41c:	mov	ip, #1
   1f420:	mov	r3, r0
   1f424:	str	r3, [fp, #-8]
   1f428:	mov	r3, ip
   1f42c:	and	r3, r3, #1
   1f430:	uxtb	r3, r3
   1f434:	cmp	r3, #0
   1f438:	beq	1f454 <lchmod@@Base+0x6284>
   1f43c:	bl	116c0 <__errno_location@plt>
   1f440:	mov	r2, r0
   1f444:	mov	r3, #12
   1f448:	str	r3, [r2]
   1f44c:	mov	r3, #0
   1f450:	b	1f468 <lchmod@@Base+0x6298>
   1f454:	ldr	r3, [fp, #-8]
   1f458:	mov	r1, r3
   1f45c:	ldr	r0, [fp, #-16]
   1f460:	bl	1e100 <lchmod@@Base+0x4f30>
   1f464:	mov	r3, r0
   1f468:	mov	r0, r3
   1f46c:	sub	sp, fp, #4
   1f470:	ldr	fp, [sp]
   1f474:	add	sp, sp, #4
   1f478:	pop	{pc}		; (ldr pc, [sp], #4)
   1f47c:	str	fp, [sp, #-8]!
   1f480:	str	lr, [sp, #4]
   1f484:	add	fp, sp, #4
   1f488:	sub	sp, sp, #8
   1f48c:	str	r0, [fp, #-8]
   1f490:	mov	r2, #3
   1f494:	mov	r1, #0
   1f498:	ldr	r0, [fp, #-8]
   1f49c:	bl	1ea98 <lchmod@@Base+0x58c8>
   1f4a0:	mov	r3, r0
   1f4a4:	mov	r0, r3
   1f4a8:	sub	sp, fp, #4
   1f4ac:	ldr	fp, [sp]
   1f4b0:	add	sp, sp, #4
   1f4b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f4b8:	push	{fp}		; (str fp, [sp, #-4]!)
   1f4bc:	add	fp, sp, #0
   1f4c0:	sub	sp, sp, #12
   1f4c4:	str	r0, [fp, #-8]
   1f4c8:	ldr	r3, [fp, #-8]
   1f4cc:	cmp	r3, #90	; 0x5a
   1f4d0:	bgt	1f4f4 <lchmod@@Base+0x6324>
   1f4d4:	ldr	r3, [fp, #-8]
   1f4d8:	cmp	r3, #65	; 0x41
   1f4dc:	bge	1f504 <lchmod@@Base+0x6334>
   1f4e0:	ldr	r3, [fp, #-8]
   1f4e4:	sub	r3, r3, #48	; 0x30
   1f4e8:	cmp	r3, #9
   1f4ec:	bhi	1f50c <lchmod@@Base+0x633c>
   1f4f0:	b	1f504 <lchmod@@Base+0x6334>
   1f4f4:	ldr	r3, [fp, #-8]
   1f4f8:	sub	r3, r3, #97	; 0x61
   1f4fc:	cmp	r3, #25
   1f500:	bhi	1f50c <lchmod@@Base+0x633c>
   1f504:	mov	r3, #1
   1f508:	b	1f510 <lchmod@@Base+0x6340>
   1f50c:	mov	r3, #0
   1f510:	mov	r0, r3
   1f514:	add	sp, fp, #0
   1f518:	pop	{fp}		; (ldr fp, [sp], #4)
   1f51c:	bx	lr
   1f520:	push	{fp}		; (str fp, [sp, #-4]!)
   1f524:	add	fp, sp, #0
   1f528:	sub	sp, sp, #12
   1f52c:	str	r0, [fp, #-8]
   1f530:	ldr	r3, [fp, #-8]
   1f534:	cmp	r3, #65	; 0x41
   1f538:	blt	1f560 <lchmod@@Base+0x6390>
   1f53c:	ldr	r3, [fp, #-8]
   1f540:	cmp	r3, #90	; 0x5a
   1f544:	ble	1f558 <lchmod@@Base+0x6388>
   1f548:	ldr	r3, [fp, #-8]
   1f54c:	sub	r3, r3, #97	; 0x61
   1f550:	cmp	r3, #25
   1f554:	bhi	1f560 <lchmod@@Base+0x6390>
   1f558:	mov	r3, #1
   1f55c:	b	1f564 <lchmod@@Base+0x6394>
   1f560:	mov	r3, #0
   1f564:	mov	r0, r3
   1f568:	add	sp, fp, #0
   1f56c:	pop	{fp}		; (ldr fp, [sp], #4)
   1f570:	bx	lr
   1f574:	push	{fp}		; (str fp, [sp, #-4]!)
   1f578:	add	fp, sp, #0
   1f57c:	sub	sp, sp, #12
   1f580:	str	r0, [fp, #-8]
   1f584:	ldr	r3, [fp, #-8]
   1f588:	cmp	r3, #127	; 0x7f
   1f58c:	bhi	1f598 <lchmod@@Base+0x63c8>
   1f590:	mov	r3, #1
   1f594:	b	1f59c <lchmod@@Base+0x63cc>
   1f598:	mov	r3, #0
   1f59c:	mov	r0, r3
   1f5a0:	add	sp, fp, #0
   1f5a4:	pop	{fp}		; (ldr fp, [sp], #4)
   1f5a8:	bx	lr
   1f5ac:	push	{fp}		; (str fp, [sp, #-4]!)
   1f5b0:	add	fp, sp, #0
   1f5b4:	sub	sp, sp, #12
   1f5b8:	str	r0, [fp, #-8]
   1f5bc:	ldr	r3, [fp, #-8]
   1f5c0:	cmp	r3, #32
   1f5c4:	beq	1f5d4 <lchmod@@Base+0x6404>
   1f5c8:	ldr	r3, [fp, #-8]
   1f5cc:	cmp	r3, #9
   1f5d0:	bne	1f5dc <lchmod@@Base+0x640c>
   1f5d4:	mov	r3, #1
   1f5d8:	b	1f5e0 <lchmod@@Base+0x6410>
   1f5dc:	mov	r3, #0
   1f5e0:	and	r3, r3, #1
   1f5e4:	uxtb	r3, r3
   1f5e8:	mov	r0, r3
   1f5ec:	add	sp, fp, #0
   1f5f0:	pop	{fp}		; (ldr fp, [sp], #4)
   1f5f4:	bx	lr
   1f5f8:	push	{fp}		; (str fp, [sp, #-4]!)
   1f5fc:	add	fp, sp, #0
   1f600:	sub	sp, sp, #12
   1f604:	str	r0, [fp, #-8]
   1f608:	ldr	r3, [fp, #-8]
   1f60c:	cmp	r3, #0
   1f610:	blt	1f634 <lchmod@@Base+0x6464>
   1f614:	ldr	r3, [fp, #-8]
   1f618:	cmp	r3, #31
   1f61c:	ble	1f62c <lchmod@@Base+0x645c>
   1f620:	ldr	r3, [fp, #-8]
   1f624:	cmp	r3, #127	; 0x7f
   1f628:	bne	1f634 <lchmod@@Base+0x6464>
   1f62c:	mov	r3, #1
   1f630:	b	1f638 <lchmod@@Base+0x6468>
   1f634:	mov	r3, #0
   1f638:	mov	r0, r3
   1f63c:	add	sp, fp, #0
   1f640:	pop	{fp}		; (ldr fp, [sp], #4)
   1f644:	bx	lr
   1f648:	push	{fp}		; (str fp, [sp, #-4]!)
   1f64c:	add	fp, sp, #0
   1f650:	sub	sp, sp, #12
   1f654:	str	r0, [fp, #-8]
   1f658:	ldr	r3, [fp, #-8]
   1f65c:	sub	r3, r3, #48	; 0x30
   1f660:	cmp	r3, #9
   1f664:	bhi	1f670 <lchmod@@Base+0x64a0>
   1f668:	mov	r3, #1
   1f66c:	b	1f674 <lchmod@@Base+0x64a4>
   1f670:	mov	r3, #0
   1f674:	mov	r0, r3
   1f678:	add	sp, fp, #0
   1f67c:	pop	{fp}		; (ldr fp, [sp], #4)
   1f680:	bx	lr
   1f684:	push	{fp}		; (str fp, [sp, #-4]!)
   1f688:	add	fp, sp, #0
   1f68c:	sub	sp, sp, #12
   1f690:	str	r0, [fp, #-8]
   1f694:	ldr	r3, [fp, #-8]
   1f698:	sub	r3, r3, #33	; 0x21
   1f69c:	cmp	r3, #93	; 0x5d
   1f6a0:	bhi	1f6ac <lchmod@@Base+0x64dc>
   1f6a4:	mov	r3, #1
   1f6a8:	b	1f6b0 <lchmod@@Base+0x64e0>
   1f6ac:	mov	r3, #0
   1f6b0:	mov	r0, r3
   1f6b4:	add	sp, fp, #0
   1f6b8:	pop	{fp}		; (ldr fp, [sp], #4)
   1f6bc:	bx	lr
   1f6c0:	push	{fp}		; (str fp, [sp, #-4]!)
   1f6c4:	add	fp, sp, #0
   1f6c8:	sub	sp, sp, #12
   1f6cc:	str	r0, [fp, #-8]
   1f6d0:	ldr	r3, [fp, #-8]
   1f6d4:	sub	r3, r3, #97	; 0x61
   1f6d8:	cmp	r3, #25
   1f6dc:	bhi	1f6e8 <lchmod@@Base+0x6518>
   1f6e0:	mov	r3, #1
   1f6e4:	b	1f6ec <lchmod@@Base+0x651c>
   1f6e8:	mov	r3, #0
   1f6ec:	mov	r0, r3
   1f6f0:	add	sp, fp, #0
   1f6f4:	pop	{fp}		; (ldr fp, [sp], #4)
   1f6f8:	bx	lr
   1f6fc:	push	{fp}		; (str fp, [sp, #-4]!)
   1f700:	add	fp, sp, #0
   1f704:	sub	sp, sp, #12
   1f708:	str	r0, [fp, #-8]
   1f70c:	ldr	r3, [fp, #-8]
   1f710:	sub	r3, r3, #32
   1f714:	cmp	r3, #94	; 0x5e
   1f718:	bhi	1f724 <lchmod@@Base+0x6554>
   1f71c:	mov	r3, #1
   1f720:	b	1f728 <lchmod@@Base+0x6558>
   1f724:	mov	r3, #0
   1f728:	mov	r0, r3
   1f72c:	add	sp, fp, #0
   1f730:	pop	{fp}		; (ldr fp, [sp], #4)
   1f734:	bx	lr
   1f738:	push	{fp}		; (str fp, [sp, #-4]!)
   1f73c:	add	fp, sp, #0
   1f740:	sub	sp, sp, #12
   1f744:	str	r0, [fp, #-8]
   1f748:	ldr	r3, [fp, #-8]
   1f74c:	cmp	r3, #64	; 0x40
   1f750:	bgt	1f774 <lchmod@@Base+0x65a4>
   1f754:	ldr	r3, [fp, #-8]
   1f758:	cmp	r3, #58	; 0x3a
   1f75c:	bge	1f79c <lchmod@@Base+0x65cc>
   1f760:	ldr	r3, [fp, #-8]
   1f764:	sub	r3, r3, #33	; 0x21
   1f768:	cmp	r3, #14
   1f76c:	bhi	1f7a4 <lchmod@@Base+0x65d4>
   1f770:	b	1f79c <lchmod@@Base+0x65cc>
   1f774:	ldr	r3, [fp, #-8]
   1f778:	cmp	r3, #91	; 0x5b
   1f77c:	blt	1f7a4 <lchmod@@Base+0x65d4>
   1f780:	ldr	r3, [fp, #-8]
   1f784:	cmp	r3, #96	; 0x60
   1f788:	ble	1f79c <lchmod@@Base+0x65cc>
   1f78c:	ldr	r3, [fp, #-8]
   1f790:	sub	r3, r3, #123	; 0x7b
   1f794:	cmp	r3, #3
   1f798:	bhi	1f7a4 <lchmod@@Base+0x65d4>
   1f79c:	mov	r3, #1
   1f7a0:	b	1f7a8 <lchmod@@Base+0x65d8>
   1f7a4:	mov	r3, #0
   1f7a8:	mov	r0, r3
   1f7ac:	add	sp, fp, #0
   1f7b0:	pop	{fp}		; (ldr fp, [sp], #4)
   1f7b4:	bx	lr
   1f7b8:	push	{fp}		; (str fp, [sp, #-4]!)
   1f7bc:	add	fp, sp, #0
   1f7c0:	sub	sp, sp, #12
   1f7c4:	str	r0, [fp, #-8]
   1f7c8:	ldr	r3, [fp, #-8]
   1f7cc:	cmp	r3, #9
   1f7d0:	blt	1f7f4 <lchmod@@Base+0x6624>
   1f7d4:	ldr	r3, [fp, #-8]
   1f7d8:	cmp	r3, #13
   1f7dc:	ble	1f7ec <lchmod@@Base+0x661c>
   1f7e0:	ldr	r3, [fp, #-8]
   1f7e4:	cmp	r3, #32
   1f7e8:	bne	1f7f4 <lchmod@@Base+0x6624>
   1f7ec:	mov	r3, #1
   1f7f0:	b	1f7f8 <lchmod@@Base+0x6628>
   1f7f4:	mov	r3, #0
   1f7f8:	mov	r0, r3
   1f7fc:	add	sp, fp, #0
   1f800:	pop	{fp}		; (ldr fp, [sp], #4)
   1f804:	bx	lr
   1f808:	push	{fp}		; (str fp, [sp, #-4]!)
   1f80c:	add	fp, sp, #0
   1f810:	sub	sp, sp, #12
   1f814:	str	r0, [fp, #-8]
   1f818:	ldr	r3, [fp, #-8]
   1f81c:	sub	r3, r3, #65	; 0x41
   1f820:	cmp	r3, #25
   1f824:	bhi	1f830 <lchmod@@Base+0x6660>
   1f828:	mov	r3, #1
   1f82c:	b	1f834 <lchmod@@Base+0x6664>
   1f830:	mov	r3, #0
   1f834:	mov	r0, r3
   1f838:	add	sp, fp, #0
   1f83c:	pop	{fp}		; (ldr fp, [sp], #4)
   1f840:	bx	lr
   1f844:	push	{fp}		; (str fp, [sp, #-4]!)
   1f848:	add	fp, sp, #0
   1f84c:	sub	sp, sp, #12
   1f850:	str	r0, [fp, #-8]
   1f854:	ldr	r3, [fp, #-8]
   1f858:	sub	r3, r3, #48	; 0x30
   1f85c:	cmp	r3, #54	; 0x36
   1f860:	ldrls	pc, [pc, r3, lsl #2]
   1f864:	b	1f94c <lchmod@@Base+0x677c>
   1f868:	andeq	pc, r1, r4, asr #18
   1f86c:	andeq	pc, r1, r4, asr #18
   1f870:	andeq	pc, r1, r4, asr #18
   1f874:	andeq	pc, r1, r4, asr #18
   1f878:	andeq	pc, r1, r4, asr #18
   1f87c:	andeq	pc, r1, r4, asr #18
   1f880:	andeq	pc, r1, r4, asr #18
   1f884:	andeq	pc, r1, r4, asr #18
   1f888:	andeq	pc, r1, r4, asr #18
   1f88c:	andeq	pc, r1, r4, asr #18
   1f890:	andeq	pc, r1, ip, asr #18
   1f894:	andeq	pc, r1, ip, asr #18
   1f898:	andeq	pc, r1, ip, asr #18
   1f89c:	andeq	pc, r1, ip, asr #18
   1f8a0:	andeq	pc, r1, ip, asr #18
   1f8a4:	andeq	pc, r1, ip, asr #18
   1f8a8:	andeq	pc, r1, ip, asr #18
   1f8ac:	andeq	pc, r1, r4, asr #18
   1f8b0:	andeq	pc, r1, r4, asr #18
   1f8b4:	andeq	pc, r1, r4, asr #18
   1f8b8:	andeq	pc, r1, r4, asr #18
   1f8bc:	andeq	pc, r1, r4, asr #18
   1f8c0:	andeq	pc, r1, r4, asr #18
   1f8c4:	andeq	pc, r1, ip, asr #18
   1f8c8:	andeq	pc, r1, ip, asr #18
   1f8cc:	andeq	pc, r1, ip, asr #18
   1f8d0:	andeq	pc, r1, ip, asr #18
   1f8d4:	andeq	pc, r1, ip, asr #18
   1f8d8:	andeq	pc, r1, ip, asr #18
   1f8dc:	andeq	pc, r1, ip, asr #18
   1f8e0:	andeq	pc, r1, ip, asr #18
   1f8e4:	andeq	pc, r1, ip, asr #18
   1f8e8:	andeq	pc, r1, ip, asr #18
   1f8ec:	andeq	pc, r1, ip, asr #18
   1f8f0:	andeq	pc, r1, ip, asr #18
   1f8f4:	andeq	pc, r1, ip, asr #18
   1f8f8:	andeq	pc, r1, ip, asr #18
   1f8fc:	andeq	pc, r1, ip, asr #18
   1f900:	andeq	pc, r1, ip, asr #18
   1f904:	andeq	pc, r1, ip, asr #18
   1f908:	andeq	pc, r1, ip, asr #18
   1f90c:	andeq	pc, r1, ip, asr #18
   1f910:	andeq	pc, r1, ip, asr #18
   1f914:	andeq	pc, r1, ip, asr #18
   1f918:	andeq	pc, r1, ip, asr #18
   1f91c:	andeq	pc, r1, ip, asr #18
   1f920:	andeq	pc, r1, ip, asr #18
   1f924:	andeq	pc, r1, ip, asr #18
   1f928:	andeq	pc, r1, ip, asr #18
   1f92c:	andeq	pc, r1, r4, asr #18
   1f930:	andeq	pc, r1, r4, asr #18
   1f934:	andeq	pc, r1, r4, asr #18
   1f938:	andeq	pc, r1, r4, asr #18
   1f93c:	andeq	pc, r1, r4, asr #18
   1f940:	andeq	pc, r1, r4, asr #18
   1f944:	mov	r3, #1
   1f948:	b	1f950 <lchmod@@Base+0x6780>
   1f94c:	mov	r3, #0
   1f950:	mov	r0, r3
   1f954:	add	sp, fp, #0
   1f958:	pop	{fp}		; (ldr fp, [sp], #4)
   1f95c:	bx	lr
   1f960:	push	{fp}		; (str fp, [sp, #-4]!)
   1f964:	add	fp, sp, #0
   1f968:	sub	sp, sp, #12
   1f96c:	str	r0, [fp, #-8]
   1f970:	ldr	r3, [fp, #-8]
   1f974:	sub	r3, r3, #65	; 0x41
   1f978:	cmp	r3, #25
   1f97c:	bhi	1f98c <lchmod@@Base+0x67bc>
   1f980:	ldr	r3, [fp, #-8]
   1f984:	add	r3, r3, #32
   1f988:	b	1f990 <lchmod@@Base+0x67c0>
   1f98c:	ldr	r3, [fp, #-8]
   1f990:	mov	r0, r3
   1f994:	add	sp, fp, #0
   1f998:	pop	{fp}		; (ldr fp, [sp], #4)
   1f99c:	bx	lr
   1f9a0:	push	{fp}		; (str fp, [sp, #-4]!)
   1f9a4:	add	fp, sp, #0
   1f9a8:	sub	sp, sp, #12
   1f9ac:	str	r0, [fp, #-8]
   1f9b0:	ldr	r3, [fp, #-8]
   1f9b4:	sub	r3, r3, #97	; 0x61
   1f9b8:	cmp	r3, #25
   1f9bc:	bhi	1f9cc <lchmod@@Base+0x67fc>
   1f9c0:	ldr	r3, [fp, #-8]
   1f9c4:	sub	r3, r3, #32
   1f9c8:	b	1f9d0 <lchmod@@Base+0x6800>
   1f9cc:	ldr	r3, [fp, #-8]
   1f9d0:	mov	r0, r3
   1f9d4:	add	sp, fp, #0
   1f9d8:	pop	{fp}		; (ldr fp, [sp], #4)
   1f9dc:	bx	lr
   1f9e0:	str	fp, [sp, #-8]!
   1f9e4:	str	lr, [sp, #4]
   1f9e8:	add	fp, sp, #4
   1f9ec:	sub	sp, sp, #272	; 0x110
   1f9f0:	str	r0, [fp, #-272]	; 0xfffffef0
   1f9f4:	sub	r3, fp, #264	; 0x108
   1f9f8:	movw	r2, #257	; 0x101
   1f9fc:	mov	r1, r3
   1fa00:	ldr	r0, [fp, #-272]	; 0xfffffef0
   1fa04:	bl	1fba4 <lchmod@@Base+0x69d4>
   1fa08:	mov	r3, r0
   1fa0c:	cmp	r3, #0
   1fa10:	beq	1fa1c <lchmod@@Base+0x684c>
   1fa14:	mov	r3, #0
   1fa18:	b	1fa70 <lchmod@@Base+0x68a0>
   1fa1c:	sub	r3, fp, #264	; 0x108
   1fa20:	movw	r1, #2580	; 0xa14
   1fa24:	movt	r1, #2
   1fa28:	mov	r0, r3
   1fa2c:	bl	11468 <strcmp@plt>
   1fa30:	mov	r3, r0
   1fa34:	cmp	r3, #0
   1fa38:	beq	1fa64 <lchmod@@Base+0x6894>
   1fa3c:	sub	r3, fp, #264	; 0x108
   1fa40:	movw	r1, #2584	; 0xa18
   1fa44:	movt	r1, #2
   1fa48:	mov	r0, r3
   1fa4c:	bl	11468 <strcmp@plt>
   1fa50:	mov	r3, r0
   1fa54:	cmp	r3, #0
   1fa58:	beq	1fa64 <lchmod@@Base+0x6894>
   1fa5c:	mov	r3, #1
   1fa60:	b	1fa68 <lchmod@@Base+0x6898>
   1fa64:	mov	r3, #0
   1fa68:	and	r3, r3, #1
   1fa6c:	uxtb	r3, r3
   1fa70:	mov	r0, r3
   1fa74:	sub	sp, fp, #4
   1fa78:	ldr	fp, [sp]
   1fa7c:	add	sp, sp, #4
   1fa80:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa84:	str	fp, [sp, #-8]!
   1fa88:	str	lr, [sp, #4]
   1fa8c:	add	fp, sp, #4
   1fa90:	sub	sp, sp, #16
   1fa94:	str	r0, [fp, #-16]
   1fa98:	mov	r1, #0
   1fa9c:	ldr	r0, [fp, #-16]
   1faa0:	bl	11714 <setlocale@plt>
   1faa4:	str	r0, [fp, #-8]
   1faa8:	ldr	r3, [fp, #-8]
   1faac:	mov	r0, r3
   1fab0:	sub	sp, fp, #4
   1fab4:	ldr	fp, [sp]
   1fab8:	add	sp, sp, #4
   1fabc:	pop	{pc}		; (ldr pc, [sp], #4)
   1fac0:	str	fp, [sp, #-8]!
   1fac4:	str	lr, [sp, #4]
   1fac8:	add	fp, sp, #4
   1facc:	sub	sp, sp, #24
   1fad0:	str	r0, [fp, #-16]
   1fad4:	str	r1, [fp, #-20]	; 0xffffffec
   1fad8:	str	r2, [fp, #-24]	; 0xffffffe8
   1fadc:	ldr	r0, [fp, #-16]
   1fae0:	bl	1fa84 <lchmod@@Base+0x68b4>
   1fae4:	str	r0, [fp, #-8]
   1fae8:	ldr	r3, [fp, #-8]
   1faec:	cmp	r3, #0
   1faf0:	bne	1fb14 <lchmod@@Base+0x6944>
   1faf4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1faf8:	cmp	r3, #0
   1fafc:	beq	1fb0c <lchmod@@Base+0x693c>
   1fb00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fb04:	mov	r2, #0
   1fb08:	strb	r2, [r3]
   1fb0c:	mov	r3, #22
   1fb10:	b	1fb90 <lchmod@@Base+0x69c0>
   1fb14:	ldr	r0, [fp, #-8]
   1fb18:	bl	11684 <strlen@plt>
   1fb1c:	str	r0, [fp, #-12]
   1fb20:	ldr	r2, [fp, #-12]
   1fb24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb28:	cmp	r2, r3
   1fb2c:	bcs	1fb50 <lchmod@@Base+0x6980>
   1fb30:	ldr	r3, [fp, #-12]
   1fb34:	add	r3, r3, #1
   1fb38:	mov	r2, r3
   1fb3c:	ldr	r1, [fp, #-8]
   1fb40:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fb44:	bl	114d4 <memcpy@plt>
   1fb48:	mov	r3, #0
   1fb4c:	b	1fb90 <lchmod@@Base+0x69c0>
   1fb50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb54:	cmp	r3, #0
   1fb58:	beq	1fb8c <lchmod@@Base+0x69bc>
   1fb5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb60:	sub	r3, r3, #1
   1fb64:	mov	r2, r3
   1fb68:	ldr	r1, [fp, #-8]
   1fb6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fb70:	bl	114d4 <memcpy@plt>
   1fb74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb78:	sub	r3, r3, #1
   1fb7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1fb80:	add	r3, r2, r3
   1fb84:	mov	r2, #0
   1fb88:	strb	r2, [r3]
   1fb8c:	mov	r3, #34	; 0x22
   1fb90:	mov	r0, r3
   1fb94:	sub	sp, fp, #4
   1fb98:	ldr	fp, [sp]
   1fb9c:	add	sp, sp, #4
   1fba0:	pop	{pc}		; (ldr pc, [sp], #4)
   1fba4:	str	fp, [sp, #-8]!
   1fba8:	str	lr, [sp, #4]
   1fbac:	add	fp, sp, #4
   1fbb0:	sub	sp, sp, #16
   1fbb4:	str	r0, [fp, #-8]
   1fbb8:	str	r1, [fp, #-12]
   1fbbc:	str	r2, [fp, #-16]
   1fbc0:	ldr	r2, [fp, #-16]
   1fbc4:	ldr	r1, [fp, #-12]
   1fbc8:	ldr	r0, [fp, #-8]
   1fbcc:	bl	1fac0 <lchmod@@Base+0x68f0>
   1fbd0:	mov	r3, r0
   1fbd4:	mov	r0, r3
   1fbd8:	sub	sp, fp, #4
   1fbdc:	ldr	fp, [sp]
   1fbe0:	add	sp, sp, #4
   1fbe4:	pop	{pc}		; (ldr pc, [sp], #4)
   1fbe8:	str	fp, [sp, #-8]!
   1fbec:	str	lr, [sp, #4]
   1fbf0:	add	fp, sp, #4
   1fbf4:	sub	sp, sp, #8
   1fbf8:	str	r0, [fp, #-8]
   1fbfc:	ldr	r0, [fp, #-8]
   1fc00:	bl	1fa84 <lchmod@@Base+0x68b4>
   1fc04:	mov	r3, r0
   1fc08:	mov	r0, r3
   1fc0c:	sub	sp, fp, #4
   1fc10:	ldr	fp, [sp]
   1fc14:	add	sp, sp, #4
   1fc18:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc1c:	cmp	r3, #0
   1fc20:	cmpeq	r2, #0
   1fc24:	bne	1fc3c <lchmod@@Base+0x6a6c>
   1fc28:	cmp	r1, #0
   1fc2c:	cmpeq	r0, #0
   1fc30:	mvnne	r1, #0
   1fc34:	mvnne	r0, #0
   1fc38:	b	1fc58 <lchmod@@Base+0x6a88>
   1fc3c:	sub	sp, sp, #8
   1fc40:	push	{sp, lr}
   1fc44:	bl	1fc68 <lchmod@@Base+0x6a98>
   1fc48:	ldr	lr, [sp, #4]
   1fc4c:	add	sp, sp, #8
   1fc50:	pop	{r2, r3}
   1fc54:	bx	lr
   1fc58:	push	{r1, lr}
   1fc5c:	mov	r0, #8
   1fc60:	bl	11450 <raise@plt>
   1fc64:	pop	{r1, pc}
   1fc68:	cmp	r1, r3
   1fc6c:	cmpeq	r0, r2
   1fc70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fc74:	mov	r4, r0
   1fc78:	movcc	r0, #0
   1fc7c:	mov	r5, r1
   1fc80:	ldr	lr, [sp, #36]	; 0x24
   1fc84:	movcc	r1, r0
   1fc88:	bcc	1fd84 <lchmod@@Base+0x6bb4>
   1fc8c:	cmp	r3, #0
   1fc90:	clzeq	ip, r2
   1fc94:	clzne	ip, r3
   1fc98:	addeq	ip, ip, #32
   1fc9c:	cmp	r5, #0
   1fca0:	clzeq	r1, r4
   1fca4:	addeq	r1, r1, #32
   1fca8:	clzne	r1, r5
   1fcac:	sub	ip, ip, r1
   1fcb0:	sub	sl, ip, #32
   1fcb4:	lsl	r9, r3, ip
   1fcb8:	rsb	fp, ip, #32
   1fcbc:	orr	r9, r9, r2, lsl sl
   1fcc0:	orr	r9, r9, r2, lsr fp
   1fcc4:	lsl	r8, r2, ip
   1fcc8:	cmp	r5, r9
   1fccc:	cmpeq	r4, r8
   1fcd0:	movcc	r0, #0
   1fcd4:	movcc	r1, r0
   1fcd8:	bcc	1fcf4 <lchmod@@Base+0x6b24>
   1fcdc:	mov	r0, #1
   1fce0:	subs	r4, r4, r8
   1fce4:	lsl	r1, r0, sl
   1fce8:	orr	r1, r1, r0, lsr fp
   1fcec:	lsl	r0, r0, ip
   1fcf0:	sbc	r5, r5, r9
   1fcf4:	cmp	ip, #0
   1fcf8:	beq	1fd84 <lchmod@@Base+0x6bb4>
   1fcfc:	lsr	r6, r8, #1
   1fd00:	orr	r6, r6, r9, lsl #31
   1fd04:	lsr	r7, r9, #1
   1fd08:	mov	r2, ip
   1fd0c:	b	1fd30 <lchmod@@Base+0x6b60>
   1fd10:	subs	r3, r4, r6
   1fd14:	sbc	r8, r5, r7
   1fd18:	adds	r3, r3, r3
   1fd1c:	adc	r8, r8, r8
   1fd20:	adds	r4, r3, #1
   1fd24:	adc	r5, r8, #0
   1fd28:	subs	r2, r2, #1
   1fd2c:	beq	1fd4c <lchmod@@Base+0x6b7c>
   1fd30:	cmp	r5, r7
   1fd34:	cmpeq	r4, r6
   1fd38:	bcs	1fd10 <lchmod@@Base+0x6b40>
   1fd3c:	adds	r4, r4, r4
   1fd40:	adc	r5, r5, r5
   1fd44:	subs	r2, r2, #1
   1fd48:	bne	1fd30 <lchmod@@Base+0x6b60>
   1fd4c:	lsr	r3, r4, ip
   1fd50:	orr	r3, r3, r5, lsl fp
   1fd54:	lsr	r2, r5, ip
   1fd58:	orr	r3, r3, r5, lsr sl
   1fd5c:	adds	r0, r0, r4
   1fd60:	mov	r4, r3
   1fd64:	lsl	r3, r2, ip
   1fd68:	orr	r3, r3, r4, lsl sl
   1fd6c:	lsl	ip, r4, ip
   1fd70:	orr	r3, r3, r4, lsr fp
   1fd74:	adc	r1, r1, r5
   1fd78:	subs	r0, r0, ip
   1fd7c:	mov	r5, r2
   1fd80:	sbc	r1, r1, r3
   1fd84:	cmp	lr, #0
   1fd88:	strdne	r4, [lr]
   1fd8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fd94:	mov	r7, r0
   1fd98:	ldr	r6, [pc, #72]	; 1fde8 <lchmod@@Base+0x6c18>
   1fd9c:	ldr	r5, [pc, #72]	; 1fdec <lchmod@@Base+0x6c1c>
   1fda0:	add	r6, pc, r6
   1fda4:	add	r5, pc, r5
   1fda8:	sub	r6, r6, r5
   1fdac:	mov	r8, r1
   1fdb0:	mov	r9, r2
   1fdb4:	bl	11400 <fstatfs64@plt-0x20>
   1fdb8:	asrs	r6, r6, #2
   1fdbc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fdc0:	mov	r4, #0
   1fdc4:	add	r4, r4, #1
   1fdc8:	ldr	r3, [r5], #4
   1fdcc:	mov	r2, r9
   1fdd0:	mov	r1, r8
   1fdd4:	mov	r0, r7
   1fdd8:	blx	r3
   1fddc:	cmp	r6, r4
   1fde0:	bne	1fdc4 <lchmod@@Base+0x6bf4>
   1fde4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fde8:	andeq	r1, r1, r4, ror #2
   1fdec:	andeq	r1, r1, ip, asr r1
   1fdf0:	bx	lr
   1fdf4:	ldr	r3, [pc, #12]	; 1fe08 <lchmod@@Base+0x6c38>
   1fdf8:	mov	r1, #0
   1fdfc:	add	r3, pc, r3
   1fe00:	ldr	r2, [r3]
   1fe04:	b	116cc <__cxa_atexit@plt>
   1fe08:	andeq	r1, r1, r8, ror r3
   1fe0c:	mov	r2, r1
   1fe10:	mov	r1, r0
   1fe14:	mov	r0, #3
   1fe18:	b	117e0 <__xstat64@plt>
   1fe1c:	mov	r2, r1
   1fe20:	mov	r1, r0
   1fe24:	mov	r0, #3
   1fe28:	b	11564 <__fxstat64@plt>
   1fe2c:	mov	r2, r1
   1fe30:	mov	r1, r0
   1fe34:	mov	r0, #3
   1fe38:	b	11810 <__lxstat64@plt>
   1fe3c:	push	{lr}		; (str lr, [sp, #-4]!)
   1fe40:	sub	sp, sp, #12
   1fe44:	str	r3, [sp]
   1fe48:	mov	r3, r2
   1fe4c:	mov	r2, r1
   1fe50:	mov	r1, r0
   1fe54:	mov	r0, #3
   1fe58:	bl	1154c <__fxstatat64@plt>
   1fe5c:	add	sp, sp, #12
   1fe60:	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .fini:

0001fe64 <.fini>:
   1fe64:	push	{r3, lr}
   1fe68:	pop	{r3, pc}
