# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator. 
#


namespace eval ::xilinx::dsp::planaheaddriver {
	set Compilation {IP Catalog}
	set CompilationFlow {IP}
	set CreateInterfaceDocument {off}
	set DSPDevice {xcvu37p}
	set DSPFamily {virtexuplusHBM}
	set DSPPackage {fsvh2892}
	set DSPSpeed {-2-e}
	set FPGAClockPeriod 5
	set GenerateTestBench 0
	set HDLLanguage {vhdl}
	set IPOOCCacheRootPath {/home/jackh/.Xilinx/Sysgen/SysgenVivado/lnx64.o/ip}
	set IP_Auto_Infer {1}
	set IP_Categories_Text {System_Generator_for_DSP}
	set IP_Common_Repos {0}
	set IP_Description {}
	set IP_Dir {}
	set IP_Library_Text {SysGen}
	set IP_LifeCycle_Menu {2}
	set IP_Logo {sysgen_icon_100.png}
	set IP_Name {}
	set IP_Revision {267295180}
	set IP_Socket_IP {0}
	set IP_Socket_IP_Proj_Path {}
	set IP_Vendor_Text {User_Company}
	set IP_Version_Text {1.0}
	set ImplStrategyName {Vivado Implementation Defaults}
	set PostProjectCreationProc {dsp_package_for_vivado_ip_integrator}
	set Project {pfb_2p_1024c_8i_18o_core}
	set ProjectFiles {
		{{conv_pkg.vhd} -lib {xil_defaultlib}}
		{{synth_reg.vhd} -lib {xil_defaultlib}}
		{{synth_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{srl17e.vhd} -lib {xil_defaultlib}}
		{{srl33e.vhd} -lib {xil_defaultlib}}
		{{synth_reg_reg.vhd} -lib {xil_defaultlib}}
		{{single_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{xlclockdriver_rd.vhd} -lib {xil_defaultlib}}
		{{xpm_fb924d_vivado.mem}}
		{{vivado_ip.tcl}}
		{{pfb_2p_1024c_8i_18o_core_dist_mem_gen_i0_vivado.coe}}
		{{pfb_2p_1024c_8i_18o_core_dist_mem_gen_i1_vivado.coe}}
		{{pfb_2p_1024c_8i_18o_core_dist_mem_gen_i2_vivado.coe}}
		{{pfb_2p_1024c_8i_18o_core_dist_mem_gen_i3_vivado.coe}}
		{{pfb_2p_1024c_8i_18o_core_dist_mem_gen_i4_vivado.coe}}
		{{pfb_2p_1024c_8i_18o_core_dist_mem_gen_i5_vivado.coe}}
		{{xpm_effb0c_vivado.mem}}
		{{xpm_98f453_vivado.mem}}
		{{xpm_cb2434_vivado.mem}}
		{{xpm_407e59_vivado.mem}}
		{{xpm_ec6848_vivado.mem}}
		{{xpm_6c1d21_vivado.mem}}
		{{xpm_21760e_vivado.mem}}
		{{xpm_a96207_vivado.mem}}
		{{xpm_95b178_vivado.mem}}
		{{xpm_8a8417_vivado.mem}}
		{{xpm_37def0_vivado.mem}}
		{{xpm_677232_vivado.mem}}
		{{xpm_9e44b4_vivado.mem}}
		{{xpm_8faff4_vivado.mem}}
		{{xpm_923c80_vivado.mem}}
		{{xpm_4f9614_vivado.mem}}
		{{xpm_0eefb1_vivado.mem}}
		{{xpm_ca4c27_vivado.mem}}
		{{xpm_5bb645_vivado.mem}}
		{{xpm_44d457_dpram.mem}}
		{{xpm_bd9369_vivado.mem}}
		{{xpm_0854a0_vivado.mem}}
		{{xpm_5de405_vivado.mem}}
		{{xpm_9e82c8_vivado.mem}}
		{{xpm_16c01a_vivado.mem}}
		{{xpm_bed9a6_vivado.mem}}
		{{xpm_f960da_vivado.mem}}
		{{xpm_40cbce_vivado.mem}}
		{{xpm_848404_vivado.mem}}
		{{xpm_8e22bf_vivado.mem}}
		{{xpm_324e1d_vivado.mem}}
		{{xpm_7225cc_vivado.mem}}
		{{xpm_56640a_vivado.mem}}
		{{xpm_d97414_vivado.mem}}
		{{xpm_0e359d_vivado.mem}}
		{{xpm_7d83c5_vivado.mem}}
		{{xpm_d088a0_vivado.mem}}
		{{xpm_4d915d_vivado.mem}}
		{{xpm_406279_vivado.mem}}
		{{xpm_de4981_vivado.mem}}
		{{xpm_50edbc_vivado.mem}}
		{{xpm_ed1b44_vivado.mem}}
		{{xpm_47a027_vivado.mem}}
		{{xpm_57e3b5_vivado.mem}}
		{{xpm_1937a0_vivado.mem}}
		{{xpm_61650a_vivado.mem}}
		{{xpm_531a8c_vivado.mem}}
		{{xpm_ea4f6f_vivado.mem}}
		{{xpm_bb278a_vivado.mem}}
		{{xpm_33453f_vivado.mem}}
		{{xpm_5ddaa4_vivado.mem}}
		{{xpm_dc0bc9_vivado.mem}}
		{{xpm_037cfd_vivado.mem}}
		{{xpm_055e1d_vivado.mem}}
		{{xpm_d7136c_vivado.mem}}
		{{xpm_d6822c_vivado.mem}}
		{{xpm_576e99_vivado.mem}}
		{{xpm_7ae609_vivado.mem}}
		{{xpm_c6757f_vivado.mem}}
		{{xpm_451955_vivado.mem}}
		{{xpm_86b286_vivado.mem}}
		{{xpm_56cba9_vivado.mem}}
		{{xpm_4c8c8c_vivado.mem}}
		{{xpm_4bdd7d_vivado.mem}}
		{{xpm_cf53f4_vivado.mem}}
		{{xpm_0dbfaa_vivado.mem}}
		{{xpm_86aa43_vivado.mem}}
		{{xpm_3aa098_vivado.mem}}
		{{xpm_5e9487_vivado.mem}}
		{{xpm_e2ac04_vivado.mem}}
		{{xpm_21c59b_vivado.mem}}
		{{xpm_69de94_vivado.mem}}
		{{xpm_30993a_vivado.mem}}
		{{xpm_1a06da_vivado.mem}}
		{{xpm_e47513_vivado.mem}}
		{{xpm_17b883_vivado.mem}}
		{{xpm_960c29_vivado.mem}}
		{{xpm_f42501_vivado.mem}}
		{{xpm_3e3447_vivado.mem}}
		{{xpm_7243b8_vivado.mem}}
		{{xpm_13fa24_vivado.mem}}
		{{xpm_f5e5dc_vivado.mem}}
		{{xpm_56c50b_vivado.mem}}
		{{xpm_45f5e2_vivado.mem}}
		{{pfb_2p_1024c_8i_18o_core_entity_declarations.vhd} -lib {xil_defaultlib}}
		{{pfb_2p_1024c_8i_18o_core.vhd} -lib {xil_defaultlib}}
		{{pfb_2p_1024c_8i_18o_core_clock.xdc}}
		{{pfb_2p_1024c_8i_18o_core.xdc}}
	}
	set SimPeriod 1
	set SimTime 6144
	set SimulationTime {30925.00000000 ns}
	set SynthStrategyName {Vivado Synthesis Defaults}
	set SynthesisTool {Vivado}
	set TargetDir {/home/jackh/src/vla-dev/dsp/pfb_2p_1024c_8i_18o_core}
	set TopLevelModule {pfb_2p_1024c_8i_18o_core}
	set TopLevelSimulinkHandle 102652
	set VHDLLib {xil_defaultlib}
	set TopLevelPortInterface {}
	dict set TopLevelPortInterface sync Name {sync}
	dict set TopLevelPortInterface sync Type UFix_32_0
	dict set TopLevelPortInterface sync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync BinaryPoint 0
	dict set TopLevelPortInterface sync Width 32
	dict set TopLevelPortInterface sync DatFile {pfb_2p_1024c_8i_18o_core_sync.dat}
	dict set TopLevelPortInterface sync IconText {sync}
	dict set TopLevelPortInterface sync Direction in
	dict set TopLevelPortInterface sync Period 1
	dict set TopLevelPortInterface sync Interface 0
	dict set TopLevelPortInterface sync InterfaceName {}
	dict set TopLevelPortInterface sync InterfaceString {DATA}
	dict set TopLevelPortInterface sync ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface sync Locs {}
	dict set TopLevelPortInterface sync IOStandard {}
	dict set TopLevelPortInterface pol_in1 Name {pol_in1}
	dict set TopLevelPortInterface pol_in1 Type UFix_128_0
	dict set TopLevelPortInterface pol_in1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_in1 BinaryPoint 0
	dict set TopLevelPortInterface pol_in1 Width 128
	dict set TopLevelPortInterface pol_in1 DatFile {pfb_2p_1024c_8i_18o_core_pol_in1.dat}
	dict set TopLevelPortInterface pol_in1 IconText {pol_in1}
	dict set TopLevelPortInterface pol_in1 Direction in
	dict set TopLevelPortInterface pol_in1 Period 1
	dict set TopLevelPortInterface pol_in1 Interface 0
	dict set TopLevelPortInterface pol_in1 InterfaceName {}
	dict set TopLevelPortInterface pol_in1 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_in1 ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface pol_in1 Locs {}
	dict set TopLevelPortInterface pol_in1 IOStandard {}
	dict set TopLevelPortInterface pol_in0 Name {pol_in0}
	dict set TopLevelPortInterface pol_in0 Type UFix_128_0
	dict set TopLevelPortInterface pol_in0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_in0 BinaryPoint 0
	dict set TopLevelPortInterface pol_in0 Width 128
	dict set TopLevelPortInterface pol_in0 DatFile {pfb_2p_1024c_8i_18o_core_pol_in0.dat}
	dict set TopLevelPortInterface pol_in0 IconText {pol_in0}
	dict set TopLevelPortInterface pol_in0 Direction in
	dict set TopLevelPortInterface pol_in0 Period 1
	dict set TopLevelPortInterface pol_in0 Interface 0
	dict set TopLevelPortInterface pol_in0 InterfaceName {}
	dict set TopLevelPortInterface pol_in0 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_in0 ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface pol_in0 Locs {}
	dict set TopLevelPortInterface pol_in0 IOStandard {}
	dict set TopLevelPortInterface overflow Name {overflow}
	dict set TopLevelPortInterface overflow Type Bool
	dict set TopLevelPortInterface overflow ArithmeticType xlUnsigned
	dict set TopLevelPortInterface overflow BinaryPoint 0
	dict set TopLevelPortInterface overflow Width 1
	dict set TopLevelPortInterface overflow DatFile {pfb_2p_1024c_8i_18o_core_overflow.dat}
	dict set TopLevelPortInterface overflow IconText {overflow}
	dict set TopLevelPortInterface overflow Direction out
	dict set TopLevelPortInterface overflow Period 1
	dict set TopLevelPortInterface overflow Interface 0
	dict set TopLevelPortInterface overflow InterfaceName {}
	dict set TopLevelPortInterface overflow InterfaceString {DATA}
	dict set TopLevelPortInterface overflow ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface overflow Locs {}
	dict set TopLevelPortInterface overflow IOStandard {}
	dict set TopLevelPortInterface pol_out0 Name {pol_out0}
	dict set TopLevelPortInterface pol_out0 Type UFix_288_0
	dict set TopLevelPortInterface pol_out0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_out0 BinaryPoint 0
	dict set TopLevelPortInterface pol_out0 Width 288
	dict set TopLevelPortInterface pol_out0 DatFile {pfb_2p_1024c_8i_18o_core_pol_out0.dat}
	dict set TopLevelPortInterface pol_out0 IconText {pol_out0}
	dict set TopLevelPortInterface pol_out0 Direction out
	dict set TopLevelPortInterface pol_out0 Period 1
	dict set TopLevelPortInterface pol_out0 Interface 0
	dict set TopLevelPortInterface pol_out0 InterfaceName {}
	dict set TopLevelPortInterface pol_out0 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_out0 ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface pol_out0 Locs {}
	dict set TopLevelPortInterface pol_out0 IOStandard {}
	dict set TopLevelPortInterface pol_out1 Name {pol_out1}
	dict set TopLevelPortInterface pol_out1 Type UFix_288_0
	dict set TopLevelPortInterface pol_out1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_out1 BinaryPoint 0
	dict set TopLevelPortInterface pol_out1 Width 288
	dict set TopLevelPortInterface pol_out1 DatFile {pfb_2p_1024c_8i_18o_core_pol_out1.dat}
	dict set TopLevelPortInterface pol_out1 IconText {pol_out1}
	dict set TopLevelPortInterface pol_out1 Direction out
	dict set TopLevelPortInterface pol_out1 Period 1
	dict set TopLevelPortInterface pol_out1 Interface 0
	dict set TopLevelPortInterface pol_out1 InterfaceName {}
	dict set TopLevelPortInterface pol_out1 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_out1 ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface pol_out1 Locs {}
	dict set TopLevelPortInterface pol_out1 IOStandard {}
	dict set TopLevelPortInterface sync_out Name {sync_out}
	dict set TopLevelPortInterface sync_out Type Bool
	dict set TopLevelPortInterface sync_out ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync_out BinaryPoint 0
	dict set TopLevelPortInterface sync_out Width 1
	dict set TopLevelPortInterface sync_out DatFile {pfb_2p_1024c_8i_18o_core_sync_out.dat}
	dict set TopLevelPortInterface sync_out IconText {sync_out}
	dict set TopLevelPortInterface sync_out Direction out
	dict set TopLevelPortInterface sync_out Period 1
	dict set TopLevelPortInterface sync_out Interface 0
	dict set TopLevelPortInterface sync_out InterfaceName {}
	dict set TopLevelPortInterface sync_out InterfaceString {DATA}
	dict set TopLevelPortInterface sync_out ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface sync_out Locs {}
	dict set TopLevelPortInterface sync_out IOStandard {}
	dict set TopLevelPortInterface clk Name {clk}
	dict set TopLevelPortInterface clk Type -
	dict set TopLevelPortInterface clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface clk BinaryPoint 0
	dict set TopLevelPortInterface clk Width 1
	dict set TopLevelPortInterface clk DatFile {}
	dict set TopLevelPortInterface clk Direction in
	dict set TopLevelPortInterface clk Period 1
	dict set TopLevelPortInterface clk Interface 6
	dict set TopLevelPortInterface clk InterfaceName {}
	dict set TopLevelPortInterface clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface clk ClockDomain {pfb_2p_1024c_8i_18o_core}
	dict set TopLevelPortInterface clk Locs {}
	dict set TopLevelPortInterface clk IOStandard {}
	dict set TopLevelPortInterface clk AssociatedInterfaces {}
	dict set TopLevelPortInterface clk AssociatedResets {}
	set MemoryMappedPort {}
}

source SgPaProject.tcl
::xilinx::dsp::planaheadworker::dsp_create_project