{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411573409464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411573409464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 10:43:29 2014 " "Processing started: Wed Sep 24 10:43:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411573409464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411573409464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_Part1 -c Lab2_Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_Part1 -c Lab2_Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411573409464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411573410181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_part1.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2_part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_Part1 " "Found entity 1: Lab2_Part1" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411573410337 ""} { "Info" "ISGN_ENTITY_NAME" "2 setDisplay " "Found entity 2: setDisplay" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411573410337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411573410337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_Part1 " "Elaborating entity \"Lab2_Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411573410415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setDisplay setDisplay:s0 " "Elaborating entity \"setDisplay\" for hierarchy \"setDisplay:s0\"" {  } { { "Lab2_Part1.v" "s0" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411573410681 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab2_Part1.v(22) " "Verilog HDL Case Statement warning at Lab2_Part1.v(22): incomplete case statement has no default case item" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1411573414253 "|Lab2_Part1|setDisplay:s0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Lab2_Part1.v(21) " "Verilog HDL Always Construct warning at Lab2_Part1.v(21): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Lab2_Part1.v(21) " "Inferred latch for \"out\[0\]\" at Lab2_Part1.v(21)" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Lab2_Part1.v(21) " "Inferred latch for \"out\[1\]\" at Lab2_Part1.v(21)" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Lab2_Part1.v(21) " "Inferred latch for \"out\[2\]\" at Lab2_Part1.v(21)" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Lab2_Part1.v(21) " "Inferred latch for \"out\[3\]\" at Lab2_Part1.v(21)" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Lab2_Part1.v(21) " "Inferred latch for \"out\[4\]\" at Lab2_Part1.v(21)" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Lab2_Part1.v(21) " "Inferred latch for \"out\[5\]\" at Lab2_Part1.v(21)" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Lab2_Part1.v(21) " "Inferred latch for \"out\[6\]\" at Lab2_Part1.v(21)" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1411573414893 "|Lab2_Part1|setDisplay:s0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s3\|out\[0\] " "Latch setDisplay:s3\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s3\|out\[1\] " "Latch setDisplay:s3\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s3\|out\[2\] " "Latch setDisplay:s3\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s3\|out\[3\] " "Latch setDisplay:s3\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s3\|out\[4\] " "Latch setDisplay:s3\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s3\|out\[5\] " "Latch setDisplay:s3\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s3\|out\[6\] " "Latch setDisplay:s3\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s2\|out\[0\] " "Latch setDisplay:s2\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s2\|out\[1\] " "Latch setDisplay:s2\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[10\] " "Ports D and ENA on the latch are fed by the same signal SW\[10\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s2\|out\[2\] " "Latch setDisplay:s2\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s2\|out\[3\] " "Latch setDisplay:s2\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[10\] " "Ports D and ENA on the latch are fed by the same signal SW\[10\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s2\|out\[4\] " "Latch setDisplay:s2\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s2\|out\[5\] " "Latch setDisplay:s2\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s2\|out\[6\] " "Latch setDisplay:s2\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s1\|out\[0\] " "Latch setDisplay:s1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s1\|out\[1\] " "Latch setDisplay:s1\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s1\|out\[2\] " "Latch setDisplay:s1\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s1\|out\[3\] " "Latch setDisplay:s1\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s1\|out\[4\] " "Latch setDisplay:s1\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s1\|out\[5\] " "Latch setDisplay:s1\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s1\|out\[6\] " "Latch setDisplay:s1\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s0\|out\[0\] " "Latch setDisplay:s0\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s0\|out\[1\] " "Latch setDisplay:s0\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416733 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s0\|out\[2\] " "Latch setDisplay:s0\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416749 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s0\|out\[3\] " "Latch setDisplay:s0\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416749 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s0\|out\[4\] " "Latch setDisplay:s0\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416749 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s0\|out\[5\] " "Latch setDisplay:s0\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416749 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setDisplay:s0\|out\[6\] " "Latch setDisplay:s0\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1411573416749 ""}  } { { "Lab2_Part1.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/2/Part 1/Lab2_Part1.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1411573416749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411573417669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411573417669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411573417872 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411573417872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1411573417872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411573417872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411573417935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 10:43:37 2014 " "Processing ended: Wed Sep 24 10:43:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411573417935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411573417935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411573417935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411573417935 ""}
