// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module mem_65536x2(
  input  [15:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [1:0]  R0_data,
  input  [15:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [1:0]  R1_data,
  input  [15:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [1:0]  W0_data
);

  reg [1:0]  Memory[0:65535];
  reg        _R0_en_d0;
  reg [15:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [15:0] _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 2'bx;
endmodule

module PHT_memory(
  input         clock,
  input  [15:0] io_addrA,
  output [15:0] io_readDataA,
  input  [15:0] io_addrB,
  output [15:0] io_readDataB,
  input  [15:0] io_addrC,
  input  [1:0]  io_writeDataC,
  input         io_writeEnableC
);

  wire [1:0] _mem_ext_R0_data;
  wire [1:0] _mem_ext_R1_data;
  mem_65536x2 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrA),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrC),
    .W0_en   (io_writeEnableC),
    .W0_clk  (clock),
    .W0_data (io_writeDataC)
  );
  assign io_readDataA = {14'h0, _mem_ext_R1_data};
  assign io_readDataB = {14'h0, _mem_ext_R0_data};
endmodule

module gshare(
  input         clock,
  input  [15:0] io_predict_GHR,
  input  [31:0] io_predict_PC,
  output        io_T_NT,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [15:0] io_commit_bits_GHR
);

  wire [15:0] _PHT_io_readDataA;
  wire [15:0] _PHT_io_readDataB;
  wire [15:0] hashed_predict_addr = io_predict_PC[15:0] ^ io_predict_GHR;
  wire [15:0] hashed_commit_addr = io_commit_bits_fetch_PC[15:0] ^ io_commit_bits_GHR;
  reg  [15:0] PHT_io_addrC_REG;
  reg         PHT_io_writeEnableC_REG;
  reg         REG;
  always @(posedge clock) begin
    PHT_io_addrC_REG <= hashed_commit_addr;
    PHT_io_writeEnableC_REG <= io_commit_valid;
    REG <= io_commit_bits_T_NT;
  end // always @(posedge)
  PHT_memory PHT (
    .clock           (clock),
    .io_addrA        (hashed_predict_addr),
    .io_readDataA    (_PHT_io_readDataA),
    .io_addrB        (hashed_commit_addr),
    .io_readDataB    (_PHT_io_readDataB),
    .io_addrC        (PHT_io_addrC_REG),
    .io_writeDataC
      (REG
         ? (_PHT_io_readDataB[1:0] != 2'h3
              ? _PHT_io_readDataB[1:0] + 2'h1
              : _PHT_io_readDataB[1:0])
         : (|(_PHT_io_readDataB[1:0]))
             ? _PHT_io_readDataB[1:0] - 2'h1
             : _PHT_io_readDataB[1:0]),
    .io_writeEnableC (PHT_io_writeEnableC_REG)
  );
  assign io_T_NT = _PHT_io_readDataA[1];
endmodule

// VCS coverage exclude_file
module mem_4096x56(
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [55:0] R0_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [55:0] W0_data
);

  reg [55:0] Memory[0:4095];
  reg        _R0_en_d0;
  reg [11:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 56'bx;
endmodule

module hash_BTB_mem(
  input         clock,
                reset,
  input  [11:0] io_rd_addr,
  output        io_data_out_BTB_valid,
  output [17:0] io_data_out_BTB_tag,
  output [31:0] io_data_out_BTB_target,
  output [2:0]  io_data_out_BTBbr_type_t,
  output [1:0]  io_data_out_BTB_fetch_packet_index,
  input  [11:0] io_wr_addr,
  input         io_wr_en,
  input  [17:0] io_data_in_BTB_tag,
  input  [31:0] io_data_in_BTB_target,
  input  [2:0]  io_data_in_BTBbr_type_t,
  input  [1:0]  io_data_in_BTB_fetch_packet_index
);

  wire [55:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg         din_buff_BTB_valid;
  reg  [17:0] din_buff_BTB_tag;
  reg  [31:0] din_buff_BTB_target;
  reg  [2:0]  din_buff_BTBbr_type_t;
  reg  [1:0]  din_buff_BTB_fetch_packet_index;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff_BTB_valid <= 1'h0;
      din_buff_BTB_tag <= 18'h0;
      din_buff_BTB_target <= 32'h0;
      din_buff_BTBbr_type_t <= 3'h0;
      din_buff_BTB_fetch_packet_index <= 2'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff_BTB_valid <= 1'h1;
      din_buff_BTB_tag <= io_data_in_BTB_tag;
      din_buff_BTB_target <= io_data_in_BTB_target;
      din_buff_BTBbr_type_t <= io_data_in_BTBbr_type_t;
      din_buff_BTB_fetch_packet_index <= io_data_in_BTB_fetch_packet_index;
    end
  end // always @(posedge)
  mem_4096x56 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data
      ({io_data_in_BTB_fetch_packet_index,
        io_data_in_BTBbr_type_t,
        io_data_in_BTB_target,
        io_data_in_BTB_tag,
        1'h1})
  );
  assign io_data_out_BTB_valid = hazard_reg ? din_buff_BTB_valid : _mem_ext_R0_data[0];
  assign io_data_out_BTB_tag = hazard_reg ? din_buff_BTB_tag : _mem_ext_R0_data[18:1];
  assign io_data_out_BTB_target =
    hazard_reg ? din_buff_BTB_target : _mem_ext_R0_data[50:19];
  assign io_data_out_BTBbr_type_t =
    hazard_reg ? din_buff_BTBbr_type_t : _mem_ext_R0_data[53:51];
  assign io_data_out_BTB_fetch_packet_index =
    hazard_reg ? din_buff_BTB_fetch_packet_index : _mem_ext_R0_data[55:54];
endmodule

module hash_BTB(
  input         clock,
                reset,
  input  [31:0] io_predict_PC,
  output        io_BTB_hit,
  output [31:0] io_BTB_output_BTB_target,
  output [2:0]  io_BTB_output_BTBbr_type_t,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input  [31:0] io_commit_bits_expected_PC
);

  wire        _BTB_memory_io_data_out_BTB_valid;
  wire [17:0] _BTB_memory_io_data_out_BTB_tag;
  wire [1:0]  _BTB_memory_io_data_out_BTB_fetch_packet_index;
  reg  [2:0]  access_fetch_packet_index;
  reg  [15:0] io_BTB_hit_REG;
  always @(posedge clock) begin
    access_fetch_packet_index <= io_predict_PC[4:2];
    io_BTB_hit_REG <= io_predict_PC[31:16];
  end // always @(posedge)
  hash_BTB_mem BTB_memory (
    .clock                              (clock),
    .reset                              (reset),
    .io_rd_addr                         (io_predict_PC[15:4]),
    .io_data_out_BTB_valid              (_BTB_memory_io_data_out_BTB_valid),
    .io_data_out_BTB_tag                (_BTB_memory_io_data_out_BTB_tag),
    .io_data_out_BTB_target             (io_BTB_output_BTB_target),
    .io_data_out_BTBbr_type_t           (io_BTB_output_BTBbr_type_t),
    .io_data_out_BTB_fetch_packet_index (_BTB_memory_io_data_out_BTB_fetch_packet_index),
    .io_wr_addr                         (io_commit_bits_fetch_PC[15:4]),
    .io_wr_en                           (io_commit_valid),
    .io_data_in_BTB_tag                 ({2'h0, io_commit_bits_fetch_PC[31:16]}),
    .io_data_in_BTB_target              (io_commit_bits_expected_PC),
    .io_data_in_BTBbr_type_t            (io_commit_bits_br_type),
    .io_data_in_BTB_fetch_packet_index  (io_commit_bits_fetch_packet_index)
  );
  assign io_BTB_hit =
    {2'h0, io_BTB_hit_REG} == _BTB_memory_io_data_out_BTB_tag
    & _BTB_memory_io_data_out_BTB_valid
    & {1'h0, _BTB_memory_io_data_out_BTB_fetch_packet_index} >= access_fetch_packet_index;
endmodule

// VCS coverage exclude_file
module mem_128x39(
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:127];
  reg        _R0_en_d0;
  reg [6:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 39'bx;
endmodule

module SDPReadWriteSmem(
  input         clock,
                reset,
  input  [6:0]  io_rd_addr,
  output [38:0] io_data_out,
  input  [6:0]  io_wr_addr,
  input         io_wr_en,
  input  [38:0] io_data_in
);

  wire [38:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [38:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 39'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_128x39 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module RAS(
  input         clock,
                reset,
  input  [31:0] io_wr_addr,
  input         io_wr_valid,
                io_rd_valid,
  input  [6:0]  io_revert_NEXT,
                io_revert_TOS,
  input         io_revert_valid,
  output [31:0] io_ret_addr,
  output [6:0]  io_NEXT,
                io_TOS
);

  wire [6:0]  NOS;
  wire [38:0] _RAS_memory_io_data_out;
  reg  [6:0]  NEXT;
  reg  [6:0]  TOS;
  assign NOS = _RAS_memory_io_data_out[38:32];
  always @(posedge clock) begin
    if (reset) begin
      NEXT <= 7'h0;
      TOS <= 7'h0;
    end
    else if (io_revert_valid) begin
      NEXT <= io_revert_NEXT;
      TOS <= io_revert_TOS;
    end
    else if (io_wr_valid) begin
      NEXT <= NEXT + 7'h1;
      TOS <= NEXT;
    end
    else if (io_rd_valid)
      TOS <= NOS;
  end // always @(posedge)
  SDPReadWriteSmem RAS_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr
      (io_wr_valid ? NEXT : io_rd_valid ? NOS : io_revert_valid ? io_revert_TOS : TOS),
    .io_data_out (_RAS_memory_io_data_out),
    .io_wr_addr  (NEXT),
    .io_wr_en    (io_wr_valid),
    .io_data_in  ({TOS, io_wr_addr})
  );
  assign io_ret_addr = _RAS_memory_io_data_out[31:0];
  assign io_NEXT = NEXT;
  assign io_TOS = TOS;
endmodule

module Queue1_prediction(
  input         clock,
                reset,
                io_enq_valid,
                io_enq_bits_hit,
  input  [31:0] io_enq_bits_target,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input         io_enq_bits_T_NT,
                io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_hit,
  output [31:0] io_deq_bits_target,
  output [2:0]  io_deq_bits_br_type,
  output [15:0] io_deq_bits_GHR,
  output        io_deq_bits_T_NT,
  input         io_flush
);

  reg  [52:0] ram;
  reg         full;
  wire        io_deq_valid_0 = io_enq_valid | full;
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (do_enq)
      ram <=
        {io_enq_bits_T_NT,
         io_enq_bits_GHR,
         io_enq_bits_br_type,
         io_enq_bits_target,
         io_enq_bits_hit};
    if (reset)
      full <= 1'h0;
    else
      full <=
        ~io_flush & (do_enq == (full & io_deq_ready & io_deq_valid_0) ? full : do_enq);
  end // always @(posedge)
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_hit = full ? ram[0] : io_enq_bits_hit;
  assign io_deq_bits_target = full ? ram[32:1] : io_enq_bits_target;
  assign io_deq_bits_br_type = full ? ram[35:33] : io_enq_bits_br_type;
  assign io_deq_bits_GHR = full ? ram[51:36] : io_enq_bits_GHR;
  assign io_deq_bits_T_NT = full ? ram[52] : io_enq_bits_T_NT;
endmodule

module BP(
  input         clock,
                reset,
                io_flush,
  output        io_predict_ready,
  input         io_predict_valid,
  input  [31:0] io_predict_bits_addr,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [31:0] io_RAS_update_call_addr,
  input         io_RAS_update_call,
                io_RAS_update_ret,
  output [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  output [31:0] io_RAS_read_ret_addr,
  input  [15:0] io_GHR,
  input         io_prediction_ready,
  output        io_prediction_valid,
                io_prediction_bits_hit,
  output [31:0] io_prediction_bits_target,
  output [2:0]  io_prediction_bits_br_type,
  output [15:0] io_prediction_bits_GHR,
  output        io_prediction_bits_T_NT
);

  wire        _BTB_io_BTB_hit;
  wire [31:0] _BTB_io_BTB_output_BTB_target;
  wire [2:0]  _BTB_io_BTB_output_BTBbr_type_t;
  wire        _gshare_io_T_NT;
  reg         prediction_valid_REG;
  always @(posedge clock)
    prediction_valid_REG <= io_predict_valid & ~io_flush;
  gshare gshare (
    .clock                   (clock),
    .io_predict_GHR          (io_GHR),
    .io_predict_PC           (io_predict_bits_addr),
    .io_T_NT                 (_gshare_io_T_NT),
    .io_commit_valid         ((|io_commit_bits_br_type) & io_commit_valid),
    .io_commit_bits_fetch_PC (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT     (io_commit_bits_T_NT),
    .io_commit_bits_GHR      (io_commit_bits_GHR)
  );
  hash_BTB BTB (
    .clock                             (clock),
    .reset                             (reset),
    .io_predict_PC                     (io_predict_bits_addr),
    .io_BTB_hit                        (_BTB_io_BTB_hit),
    .io_BTB_output_BTB_target          (_BTB_io_BTB_output_BTB_target),
    .io_BTB_output_BTBbr_type_t        (_BTB_io_BTB_output_BTBbr_type_t),
    .io_commit_valid                   (io_commit_bits_T_NT & io_commit_valid),
    .io_commit_bits_fetch_PC           (io_commit_bits_fetch_PC),
    .io_commit_bits_br_type            (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index (io_commit_bits_fetch_packet_index),
    .io_commit_bits_expected_PC        (io_commit_bits_expected_PC)
  );
  RAS RAS (
    .clock           (clock),
    .reset           (reset),
    .io_wr_addr      (io_RAS_update_call_addr),
    .io_wr_valid     (io_RAS_update_call & ~io_commit_bits_is_misprediction),
    .io_rd_valid     (io_RAS_update_ret & ~io_commit_bits_is_misprediction),
    .io_revert_NEXT  (io_commit_bits_NEXT),
    .io_revert_TOS   (io_commit_bits_TOS),
    .io_revert_valid (io_commit_bits_is_misprediction),
    .io_ret_addr     (io_RAS_read_ret_addr),
    .io_NEXT         (io_RAS_read_NEXT),
    .io_TOS          (io_RAS_read_TOS)
  );
  Queue1_prediction prediction_skid_buffer (
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (prediction_valid_REG),
    .io_enq_bits_hit     (_BTB_io_BTB_hit),
    .io_enq_bits_target  (_BTB_io_BTB_output_BTB_target),
    .io_enq_bits_br_type (_BTB_io_BTB_output_BTBbr_type_t),
    .io_enq_bits_GHR     (io_GHR),
    .io_enq_bits_T_NT    (_gshare_io_T_NT),
    .io_deq_ready        (io_prediction_ready),
    .io_deq_valid        (io_prediction_valid),
    .io_deq_bits_hit     (io_prediction_bits_hit),
    .io_deq_bits_target  (io_prediction_bits_target),
    .io_deq_bits_br_type (io_prediction_bits_br_type),
    .io_deq_bits_GHR     (io_prediction_bits_GHR),
    .io_deq_bits_T_NT    (io_prediction_bits_T_NT),
    .io_flush            (io_flush)
  );
  assign io_predict_ready = io_prediction_ready;
endmodule

// VCS coverage exclude_file
module ram_2x110(
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [109:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [109:0] W0_data
);

  reg [109:0] Memory[0:1];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 110'bx;
endmodule

module Queue2_FTQ_entry(
  input         clock,
                reset,
                io_enq_valid,
                io_enq_bits_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_is_misprediction,
  input  [31:0] io_enq_bits_predicted_PC,
  input  [5:0]  io_enq_bits_ROB_index,
  input         io_enq_bits_T_NT,
  input  [2:0]  io_enq_bits_br_type,
  input  [1:0]  io_enq_bits_dominant_index,
  input  [31:0] io_enq_bits_resolved_PC,
  input         io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_is_misprediction,
  output [31:0] io_deq_bits_predicted_PC,
  output [5:0]  io_deq_bits_ROB_index,
  output        io_deq_bits_T_NT,
  output [2:0]  io_deq_bits_br_type,
  output [1:0]  io_deq_bits_dominant_index,
  output [31:0] io_deq_bits_resolved_PC,
  input         io_flush
);

  wire         io_enq_ready;
  wire [109:0] _ram_ext_R0_data;
  reg          wrap;
  reg          wrap_1;
  reg          maybe_full;
  wire         ptr_match = wrap == wrap_1;
  wire         empty = ptr_match & ~maybe_full;
  wire         do_enq = io_enq_ready & io_enq_valid;
  assign io_enq_ready = ~(ptr_match & maybe_full);
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      wrap <= ~io_flush & (do_enq ? wrap - 1'h1 : wrap);
      wrap_1 <= ~io_flush & (do_deq ? wrap_1 - 1'h1 : wrap_1);
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_2x110 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_resolved_PC,
        io_enq_bits_dominant_index,
        io_enq_bits_br_type,
        io_enq_bits_T_NT,
        io_enq_bits_ROB_index,
        io_enq_bits_predicted_PC,
        io_enq_bits_is_misprediction,
        io_enq_bits_fetch_PC,
        io_enq_bits_valid})
  );
  assign io_deq_valid = ~empty;
  assign io_deq_bits_valid = _ram_ext_R0_data[0];
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[32:1];
  assign io_deq_bits_is_misprediction = _ram_ext_R0_data[33];
  assign io_deq_bits_predicted_PC = _ram_ext_R0_data[65:34];
  assign io_deq_bits_ROB_index = _ram_ext_R0_data[71:66];
  assign io_deq_bits_T_NT = _ram_ext_R0_data[72];
  assign io_deq_bits_br_type = _ram_ext_R0_data[75:73];
  assign io_deq_bits_dominant_index = _ram_ext_R0_data[77:76];
  assign io_deq_bits_resolved_PC = _ram_ext_R0_data[109:78];
endmodule

// VCS coverage exclude_file
module ram_2x234(
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [233:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [233:0] W0_data
);

  reg [233:0] Memory[0:1];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 234'bx;
endmodule

module Queue2_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
  input  [3:0]  io_enq_bits_instructions_0_packet_index,
  input  [5:0]  io_enq_bits_instructions_0_ROB_index,
  input  [31:0] io_enq_bits_instructions_1_instruction,
  input  [3:0]  io_enq_bits_instructions_1_packet_index,
  input  [5:0]  io_enq_bits_instructions_1_ROB_index,
  input  [31:0] io_enq_bits_instructions_2_instruction,
  input  [3:0]  io_enq_bits_instructions_2_packet_index,
  input  [5:0]  io_enq_bits_instructions_2_ROB_index,
  input  [31:0] io_enq_bits_instructions_3_instruction,
  input  [3:0]  io_enq_bits_instructions_3_packet_index,
  input  [5:0]  io_enq_bits_instructions_3_ROB_index,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_NEXT,
                io_enq_bits_TOS,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS,
  input         io_flush
);

  wire [233:0] _ram_ext_R0_data;
  reg          wrap;
  reg          wrap_1;
  reg          maybe_full;
  wire         ptr_match = wrap == wrap_1;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      wrap <= ~io_flush & (do_enq ? wrap - 1'h1 : wrap);
      wrap_1 <= ~io_flush & (do_deq ? wrap_1 - 1'h1 : wrap_1);
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_2x234 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_TOS,
        io_enq_bits_NEXT,
        io_enq_bits_GHR,
        io_enq_bits_instructions_3_ROB_index,
        io_enq_bits_instructions_3_packet_index,
        io_enq_bits_instructions_3_instruction,
        io_enq_bits_instructions_2_ROB_index,
        io_enq_bits_instructions_2_packet_index,
        io_enq_bits_instructions_2_instruction,
        io_enq_bits_instructions_1_ROB_index,
        io_enq_bits_instructions_1_packet_index,
        io_enq_bits_instructions_1_instruction,
        io_enq_bits_instructions_0_ROB_index,
        io_enq_bits_instructions_0_packet_index,
        io_enq_bits_instructions_0_instruction,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[32];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[33];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[34];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[35];
  assign io_deq_bits_instructions_0_instruction = _ram_ext_R0_data[67:36];
  assign io_deq_bits_instructions_0_packet_index = _ram_ext_R0_data[71:68];
  assign io_deq_bits_instructions_0_ROB_index = _ram_ext_R0_data[77:72];
  assign io_deq_bits_instructions_1_instruction = _ram_ext_R0_data[109:78];
  assign io_deq_bits_instructions_1_packet_index = _ram_ext_R0_data[113:110];
  assign io_deq_bits_instructions_1_ROB_index = _ram_ext_R0_data[119:114];
  assign io_deq_bits_instructions_2_instruction = _ram_ext_R0_data[151:120];
  assign io_deq_bits_instructions_2_packet_index = _ram_ext_R0_data[155:152];
  assign io_deq_bits_instructions_2_ROB_index = _ram_ext_R0_data[161:156];
  assign io_deq_bits_instructions_3_instruction = _ram_ext_R0_data[193:162];
  assign io_deq_bits_instructions_3_packet_index = _ram_ext_R0_data[197:194];
  assign io_deq_bits_instructions_3_ROB_index = _ram_ext_R0_data[203:198];
  assign io_deq_bits_GHR = _ram_ext_R0_data[219:204];
  assign io_deq_bits_NEXT = _ram_ext_R0_data[226:220];
  assign io_deq_bits_TOS = _ram_ext_R0_data[233:227];
endmodule

module predecoder(
  input         clock,
                reset,
                io_flush,
  output        io_revert_valid,
  output [31:0] io_revert_bits_PC,
  output        io_prediction_ready,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [2:0]  io_prediction_bits_br_type,
  input  [15:0] io_prediction_bits_GHR,
  input         io_prediction_bits_T_NT,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_fetch_PC,
  input         io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  input  [15:0] io_fetch_packet_bits_GHR,
  input  [6:0]  io_fetch_packet_bits_NEXT,
                io_fetch_packet_bits_TOS,
                io_RAS_read_NEXT,
                io_RAS_read_TOS,
  input  [31:0] io_RAS_read_ret_addr,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_predictions_ready,
  output        io_predictions_valid,
                io_predictions_bits_valid,
  output [31:0] io_predictions_bits_fetch_PC,
  output        io_predictions_bits_is_misprediction,
  output [31:0] io_predictions_bits_predicted_PC,
  output [5:0]  io_predictions_bits_ROB_index,
  output        io_predictions_bits_T_NT,
  output [2:0]  io_predictions_bits_br_type,
  output [1:0]  io_predictions_bits_dominant_index,
  output [31:0] io_predictions_bits_resolved_PC,
  input         io_final_fetch_packet_ready,
  output        io_final_fetch_packet_valid,
  output [31:0] io_final_fetch_packet_bits_fetch_PC,
  output        io_final_fetch_packet_bits_valid_bits_0,
                io_final_fetch_packet_bits_valid_bits_1,
                io_final_fetch_packet_bits_valid_bits_2,
                io_final_fetch_packet_bits_valid_bits_3,
  output [31:0] io_final_fetch_packet_bits_instructions_0_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_0_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_0_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_1_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_1_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_1_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_2_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_2_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_2_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_3_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_3_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_3_ROB_index,
  output [15:0] io_final_fetch_packet_bits_GHR,
  output [6:0]  io_final_fetch_packet_bits_NEXT,
                io_final_fetch_packet_bits_TOS,
  output [15:0] io_GHR,
  output [31:0] io_RAS_update_call_addr,
  output        io_RAS_update_call,
                io_RAS_update_ret
);

  reg              io_fetch_packet_ready_REG;
  reg              io_prediction_ready_REG;
  wire             is_JALR;
  wire             is_JAL;
  wire             _final_fetch_packet_out_Q_io_enq_ready;
  wire             _is_BTB_taken_T_9 = io_prediction_valid & io_prediction_bits_hit;
  wire             curr_is_JAL =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;
  wire             curr_is_JALR =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;
  wire             curr_is_BRANCH =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_2 =
    io_fetch_packet_bits_instructions_3_instruction[11:7] == 5'h1;
  wire             is_taken =
    curr_is_BRANCH & _is_BTB_taken_T_9 & io_prediction_bits_T_NT
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid | curr_is_JALR
    | curr_is_JAL;
  wire             is_control_3 = curr_is_BRANCH | curr_is_JAL | curr_is_JALR;
  wire             curr_is_JAL_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;
  wire             curr_is_JALR_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;
  wire             curr_is_BRANCH_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_6 =
    io_fetch_packet_bits_instructions_2_instruction[11:7] == 5'h1;
  wire             T_NT_2 =
    curr_is_BRANCH_1 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid | curr_is_JALR_1
    | curr_is_JAL_1;
  wire             is_control_2 = curr_is_BRANCH_1 | curr_is_JAL_1 | curr_is_JALR_1;
  wire             curr_is_JAL_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;
  wire             curr_is_JALR_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;
  wire             curr_is_BRANCH_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_10 =
    io_fetch_packet_bits_instructions_1_instruction[11:7] == 5'h1;
  wire             T_NT_1 =
    curr_is_BRANCH_2 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid | curr_is_JALR_2
    | curr_is_JAL_2;
  wire             curr_is_JAL_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;
  wire             curr_is_JALR_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;
  wire             curr_is_BRANCH_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_14 =
    io_fetch_packet_bits_instructions_0_instruction[11:7] == 5'h1;
  wire             T_NT_0 =
    curr_is_BRANCH_3 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid | curr_is_JALR_3
    | curr_is_JAL_3;
  assign is_JAL =
    T_NT_0
      ? curr_is_JAL_3
      : T_NT_1 ? curr_is_JAL_2 : T_NT_2 ? curr_is_JAL_1 : is_taken & curr_is_JAL;
  assign is_JALR =
    T_NT_0
      ? curr_is_JALR_3
      : T_NT_1 ? curr_is_JALR_2 : T_NT_2 ? curr_is_JALR_1 : is_taken & curr_is_JALR;
  wire             is_BRANCH =
    T_NT_0
      ? curr_is_BRANCH_3
      : T_NT_1 ? curr_is_BRANCH_2 : T_NT_2 ? curr_is_BRANCH_1 : is_taken & curr_is_BRANCH;
  wire             is_RET =
    T_NT_0
      ? is_JALR & io_fetch_packet_bits_instructions_0_instruction[11:7] == 5'h0
        & io_fetch_packet_bits_instructions_0_instruction[19:15] == 5'h1
      : T_NT_1
          ? is_JALR & io_fetch_packet_bits_instructions_1_instruction[11:7] == 5'h0
            & io_fetch_packet_bits_instructions_1_instruction[19:15] == 5'h1
          : T_NT_2
              ? is_JALR & io_fetch_packet_bits_instructions_2_instruction[11:7] == 5'h0
                & io_fetch_packet_bits_instructions_2_instruction[19:15] == 5'h1
              : is_taken & is_JALR
                & io_fetch_packet_bits_instructions_3_instruction[11:7] == 5'h0
                & io_fetch_packet_bits_instructions_3_instruction[19:15] == 5'h1;
  wire             is_CALL =
    T_NT_0
      ? is_JALR & _curr_is_CALL_T_14 | is_JAL & _curr_is_CALL_T_14
      : T_NT_1
          ? is_JALR & _curr_is_CALL_T_10 | is_JAL & _curr_is_CALL_T_10
          : T_NT_2
              ? is_JALR & _curr_is_CALL_T_6 | is_JAL & _curr_is_CALL_T_6
              : is_taken & (is_JALR & _curr_is_CALL_T_2 | is_JAL & _curr_is_CALL_T_2);
  wire [1:0]       dominant_branch_index =
    T_NT_0 ? 2'h0 : T_NT_1 ? 2'h1 : {1'h1, ~T_NT_2};
  wire [3:0][31:0] _GEN =
    {{io_fetch_packet_bits_instructions_3_instruction},
     {io_fetch_packet_bits_instructions_2_instruction},
     {io_fetch_packet_bits_instructions_1_instruction},
     {io_fetch_packet_bits_instructions_0_instruction}};
  wire [31:0]      dominant_instruction = _GEN[dominant_branch_index];
  wire [1:0]       _GEN_0 = {1'h0, T_NT_0};
  wire [1:0]       _GEN_1 = {1'h0, T_NT_1};
  wire [31:0]      masked_addr = io_fetch_packet_bits_fetch_PC & 32'hFFFFFFF0;
  wire [8:0]       _GEN_2 = {9{dominant_instruction[31]}};
  wire [20:0]      imm_imm =
    dominant_instruction[6:0] == 7'h63
      ? {{9{dominant_instruction[31]}},
         dominant_instruction[7],
         dominant_instruction[30:25],
         dominant_instruction[11:8],
         1'h0}
      : dominant_instruction[6:0] == 7'h6F
          ? {dominant_instruction[31],
             dominant_instruction[19:12],
             dominant_instruction[20],
             dominant_instruction[30:21],
             1'h0}
          : dominant_instruction[6:0] == 7'h13 | dominant_instruction[6:0] == 7'h3
            | dominant_instruction[6:0] == 7'h67
              ? {_GEN_2, dominant_instruction[31:20]}
              : dominant_instruction[6:0] == 7'h23
                  ? {_GEN_2, dominant_instruction[31:25], dominant_instruction[11:7]}
                  : dominant_instruction[6:0] == 7'h17
                    | dominant_instruction[6:0] == 7'h37
                      ? {dominant_instruction[31], dominant_instruction[31:12]}
                      : 21'h0;
  wire [31:0]      imm = is_RET | ~is_JAL ? 32'h0 : {{11{imm_imm[20]}}, imm_imm};
  wire [31:0]      _GEN_3 = {28'h0, dominant_branch_index, 2'h0};
  wire [31:0]      target_address =
    is_RET
      ? io_RAS_read_ret_addr
      : is_JAL
          ? imm + masked_addr + _GEN_3
          : is_JALR & io_prediction_bits_hit & io_prediction_valid | is_BRANCH
            & io_prediction_bits_hit & io_prediction_valid
              ? io_prediction_bits_target
              : io_fetch_packet_bits_fetch_PC
                + {26'h0, 6'h10 - {2'h0, io_fetch_packet_bits_fetch_PC[3:0]}};
  reg  [31:0]      expected_next_PC;
  wire             _input_fetch_packet_valid_T =
    io_fetch_packet_ready_REG & io_fetch_packet_valid;
  wire             _input_fetch_packet_valid_T_1 =
    io_prediction_ready_REG & io_prediction_valid;
  wire             output_ready = io_final_fetch_packet_ready & io_predictions_ready;
  wire             input_fetch_packet_valid =
    _input_fetch_packet_valid_T & (_input_fetch_packet_valid_T_1 | ~io_prediction_valid)
    & expected_next_PC == io_fetch_packet_bits_fetch_PC & ~io_flush;
  reg  [15:0]      GHR;
  wire             _push_FTQ_T =
    curr_is_BRANCH_3 | curr_is_JAL_3 | curr_is_JALR_3 | curr_is_BRANCH_2 | curr_is_JAL_2
    | curr_is_JALR_2;
  wire             _GEN_4 = _push_FTQ_T | is_control_2 | is_control_3;
  wire [15:0]      _GEN_5 = {GHR[14:0], T_NT_0 | T_NT_1 | T_NT_2 | is_taken};
  wire             predictions_out_bits_T_NT = T_NT_0 | T_NT_1 | T_NT_2 | is_taken;
  always @(posedge clock) begin
    if (reset) begin
      expected_next_PC <= 32'h0;
      GHR <= 16'h0;
    end
    else begin
      if (io_commit_valid & io_commit_bits_is_misprediction)
        expected_next_PC <= io_commit_bits_fetch_PC;
      else if (input_fetch_packet_valid & _final_fetch_packet_out_Q_io_enq_ready)
        expected_next_PC <= target_address;
      if (io_commit_bits_is_misprediction)
        GHR <= io_commit_bits_GHR;
      else if (_GEN_4)
        GHR <= _GEN_5;
    end
    io_prediction_ready_REG <= output_ready;
    io_fetch_packet_ready_REG <= output_ready;
  end // always @(posedge)
  Queue2_FTQ_entry predictions_out_Q (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid
      ((_push_FTQ_T | is_control_2 | is_control_3) & input_fetch_packet_valid),
    .io_enq_bits_valid            (1'h0),
    .io_enq_bits_fetch_PC         (io_fetch_packet_bits_fetch_PC),
    .io_enq_bits_is_misprediction (1'h0),
    .io_enq_bits_predicted_PC
      (predictions_out_bits_T_NT
         ? target_address
         : io_fetch_packet_bits_fetch_PC + 32'h10),
    .io_enq_bits_ROB_index        (6'h0),
    .io_enq_bits_T_NT             (predictions_out_bits_T_NT),
    .io_enq_bits_br_type
      (is_BRANCH
         ? 3'h1
         : is_RET ? 3'h4 : is_CALL ? 3'h5 : is_JALR ? 3'h3 : {1'h0, is_JAL, 1'h0}),
    .io_enq_bits_dominant_index   (2'h3),
    .io_enq_bits_resolved_PC      (io_fetch_packet_bits_fetch_PC + 32'h10),
    .io_deq_ready                 (output_ready),
    .io_deq_valid                 (io_predictions_valid),
    .io_deq_bits_valid            (io_predictions_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_bits_predicted_PC),
    .io_deq_bits_ROB_index        (io_predictions_bits_ROB_index),
    .io_deq_bits_T_NT             (io_predictions_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_bits_br_type),
    .io_deq_bits_dominant_index   (io_predictions_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_bits_resolved_PC),
    .io_flush                     (io_flush)
  );
  Queue2_fetch_packet final_fetch_packet_out_Q (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_ready                            (_final_fetch_packet_out_Q_io_enq_ready),
    .io_enq_valid                            (input_fetch_packet_valid),
    .io_enq_bits_fetch_PC                    (masked_addr),
    .io_enq_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid),
    .io_enq_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid & ~T_NT_0),
    .io_enq_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid & _GEN_0
       + _GEN_1 == 2'h0),
    .io_enq_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid & _GEN_0 + _GEN_1
       + {1'h0, T_NT_2} == 2'h0),
    .io_enq_bits_instructions_0_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_enq_bits_instructions_0_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_enq_bits_instructions_0_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_enq_bits_instructions_1_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_enq_bits_instructions_1_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_enq_bits_instructions_1_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_enq_bits_instructions_2_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_enq_bits_instructions_2_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_enq_bits_instructions_2_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_enq_bits_instructions_3_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_enq_bits_instructions_3_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_enq_bits_instructions_3_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_enq_bits_GHR                         (GHR),
    .io_enq_bits_NEXT                        (io_RAS_read_NEXT),
    .io_enq_bits_TOS                         (io_RAS_read_TOS),
    .io_deq_ready                            (output_ready),
    .io_deq_valid                            (io_final_fetch_packet_valid),
    .io_deq_bits_fetch_PC                    (io_final_fetch_packet_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_final_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_final_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_final_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_final_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction
      (io_final_fetch_packet_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index
      (io_final_fetch_packet_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index
      (io_final_fetch_packet_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction
      (io_final_fetch_packet_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index
      (io_final_fetch_packet_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index
      (io_final_fetch_packet_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction
      (io_final_fetch_packet_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index
      (io_final_fetch_packet_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index
      (io_final_fetch_packet_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction
      (io_final_fetch_packet_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index
      (io_final_fetch_packet_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index
      (io_final_fetch_packet_bits_instructions_3_ROB_index),
    .io_deq_bits_GHR                         (io_final_fetch_packet_bits_GHR),
    .io_deq_bits_NEXT                        (io_final_fetch_packet_bits_NEXT),
    .io_deq_bits_TOS                         (io_final_fetch_packet_bits_TOS),
    .io_flush                                (io_flush)
  );
  assign io_revert_valid =
    _input_fetch_packet_valid_T & _input_fetch_packet_valid_T_1 & ~io_flush
    & expected_next_PC != io_fetch_packet_bits_fetch_PC;
  assign io_revert_bits_PC = expected_next_PC;
  assign io_prediction_ready = io_prediction_ready_REG;
  assign io_fetch_packet_ready = io_fetch_packet_ready_REG;
  assign io_GHR = _GEN_4 ? _GEN_5 : GHR;
  assign io_RAS_update_call_addr = masked_addr + _GEN_3 + 32'h4;
  assign io_RAS_update_call = is_CALL & input_fetch_packet_valid;
  assign io_RAS_update_ret = is_RET & input_fetch_packet_valid;
endmodule

module PC_gen(
  input         clock,
                reset,
                io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_revert_valid,
  input  [31:0] io_revert_bits_PC,
  output        io_prediction_ready,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [2:0]  io_prediction_bits_br_type,
  input  [15:0] io_prediction_bits_GHR,
  input         io_prediction_bits_T_NT,
  input  [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  input  [31:0] io_RAS_read_ret_addr,
  input         io_PC_next_ready,
  output        io_PC_next_valid,
  output [31:0] io_PC_next_bits_addr,
                io_PC_next_bits_wr_data,
  output        io_PC_next_bits_wr_en
);

  reg  [31:0] PC_reg;
  reg  [31:0] flush_PC_reg;
  wire        is_misprediction = io_commit_valid & io_commit_bits_is_misprediction;
  wire        is_ret = io_prediction_bits_br_type == 3'h4 & io_prediction_valid;
  wire        flushing_event = is_misprediction | io_revert_valid;
  reg         REG;
  wire [31:0] PC_mux =
    io_prediction_bits_hit & io_prediction_valid & ~is_ret
      ? io_prediction_bits_target
      : is_ret ? io_RAS_read_ret_addr : REG ? flush_PC_reg : PC_reg;
  always @(posedge clock) begin
    if (reset) begin
      PC_reg <= 32'h0;
      flush_PC_reg <= 32'h0;
    end
    else begin
      if (io_PC_next_ready & ~flushing_event)
        PC_reg <= PC_mux + {26'h0, 6'h10 - {2'h0, PC_mux[3:0]}};
      flush_PC_reg <=
        is_misprediction
          ? io_commit_bits_fetch_PC
          : io_revert_valid ? io_revert_bits_PC : 32'h0;
    end
    REG <= flushing_event;
  end // always @(posedge)
  assign io_prediction_ready = io_PC_next_ready;
  assign io_PC_next_valid = ~flushing_event;
  assign io_PC_next_bits_addr = PC_mux;
  assign io_PC_next_bits_wr_data = 32'h0;
  assign io_PC_next_bits_wr_en = 1'h0;
endmodule

// VCS coverage exclude_file
module ram_16x234(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [233:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [233:0] W0_data
);

  reg [233:0] Memory[0:15];
  reg         _R0_en_d0;
  reg [3:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 234'bx;
endmodule

module Queue16_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
  input  [3:0]  io_enq_bits_instructions_0_packet_index,
  input  [5:0]  io_enq_bits_instructions_0_ROB_index,
  input  [31:0] io_enq_bits_instructions_1_instruction,
  input  [3:0]  io_enq_bits_instructions_1_packet_index,
  input  [5:0]  io_enq_bits_instructions_1_ROB_index,
  input  [31:0] io_enq_bits_instructions_2_instruction,
  input  [3:0]  io_enq_bits_instructions_2_packet_index,
  input  [5:0]  io_enq_bits_instructions_2_ROB_index,
  input  [31:0] io_enq_bits_instructions_3_instruction,
  input  [3:0]  io_enq_bits_instructions_3_packet_index,
  input  [5:0]  io_enq_bits_instructions_3_ROB_index,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_NEXT,
                io_enq_bits_TOS,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS,
  input         io_flush
);

  wire         do_deq;
  wire [233:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x234 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_TOS,
        io_enq_bits_NEXT,
        io_enq_bits_GHR,
        io_enq_bits_instructions_3_ROB_index,
        io_enq_bits_instructions_3_packet_index,
        io_enq_bits_instructions_3_instruction,
        io_enq_bits_instructions_2_ROB_index,
        io_enq_bits_instructions_2_packet_index,
        io_enq_bits_instructions_2_instruction,
        io_enq_bits_instructions_1_ROB_index,
        io_enq_bits_instructions_1_packet_index,
        io_enq_bits_instructions_1_instruction,
        io_enq_bits_instructions_0_ROB_index,
        io_enq_bits_instructions_0_packet_index,
        io_enq_bits_instructions_0_instruction,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = empty ? io_enq_bits_fetch_PC : _ram_ext_R0_data[31:0];
  assign io_deq_bits_valid_bits_0 =
    empty ? io_enq_bits_valid_bits_0 : _ram_ext_R0_data[32];
  assign io_deq_bits_valid_bits_1 =
    empty ? io_enq_bits_valid_bits_1 : _ram_ext_R0_data[33];
  assign io_deq_bits_valid_bits_2 =
    empty ? io_enq_bits_valid_bits_2 : _ram_ext_R0_data[34];
  assign io_deq_bits_valid_bits_3 =
    empty ? io_enq_bits_valid_bits_3 : _ram_ext_R0_data[35];
  assign io_deq_bits_instructions_0_instruction =
    empty ? io_enq_bits_instructions_0_instruction : _ram_ext_R0_data[67:36];
  assign io_deq_bits_instructions_0_packet_index =
    empty ? io_enq_bits_instructions_0_packet_index : _ram_ext_R0_data[71:68];
  assign io_deq_bits_instructions_0_ROB_index =
    empty ? io_enq_bits_instructions_0_ROB_index : _ram_ext_R0_data[77:72];
  assign io_deq_bits_instructions_1_instruction =
    empty ? io_enq_bits_instructions_1_instruction : _ram_ext_R0_data[109:78];
  assign io_deq_bits_instructions_1_packet_index =
    empty ? io_enq_bits_instructions_1_packet_index : _ram_ext_R0_data[113:110];
  assign io_deq_bits_instructions_1_ROB_index =
    empty ? io_enq_bits_instructions_1_ROB_index : _ram_ext_R0_data[119:114];
  assign io_deq_bits_instructions_2_instruction =
    empty ? io_enq_bits_instructions_2_instruction : _ram_ext_R0_data[151:120];
  assign io_deq_bits_instructions_2_packet_index =
    empty ? io_enq_bits_instructions_2_packet_index : _ram_ext_R0_data[155:152];
  assign io_deq_bits_instructions_2_ROB_index =
    empty ? io_enq_bits_instructions_2_ROB_index : _ram_ext_R0_data[161:156];
  assign io_deq_bits_instructions_3_instruction =
    empty ? io_enq_bits_instructions_3_instruction : _ram_ext_R0_data[193:162];
  assign io_deq_bits_instructions_3_packet_index =
    empty ? io_enq_bits_instructions_3_packet_index : _ram_ext_R0_data[197:194];
  assign io_deq_bits_instructions_3_ROB_index =
    empty ? io_enq_bits_instructions_3_ROB_index : _ram_ext_R0_data[203:198];
  assign io_deq_bits_GHR = empty ? io_enq_bits_GHR : _ram_ext_R0_data[219:204];
  assign io_deq_bits_NEXT = empty ? io_enq_bits_NEXT : _ram_ext_R0_data[226:220];
  assign io_deq_bits_TOS = empty ? io_enq_bits_TOS : _ram_ext_R0_data[233:227];
endmodule

// VCS coverage exclude_file
module ram_16x65(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [64:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [64:0] W0_data
);

  reg [64:0] Memory[0:15];
  reg        _R0_en_d0;
  reg [3:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 65'bx;
endmodule

module Queue16_frontend_memory_request(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_addr,
                io_enq_bits_wr_data,
  input         io_enq_bits_wr_en,
                io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_addr,
                io_deq_bits_wr_data,
  output        io_deq_bits_wr_en,
  input         io_flush
);

  wire        do_deq;
  wire [64:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire        do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x65 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_wr_en, io_enq_bits_wr_data, io_enq_bits_addr})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_addr = empty ? io_enq_bits_addr : _ram_ext_R0_data[31:0];
  assign io_deq_bits_wr_data = empty ? io_enq_bits_wr_data : _ram_ext_R0_data[63:32];
  assign io_deq_bits_wr_en = empty ? io_enq_bits_wr_en : _ram_ext_R0_data[64];
endmodule

// VCS coverage exclude_file
module ram_16x53(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [52:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [52:0] W0_data
);

  reg [52:0] Memory[0:15];
  reg        _R0_en_d0;
  reg [3:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 53'bx;
endmodule

module Queue16_prediction(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
                io_enq_bits_hit,
  input  [31:0] io_enq_bits_target,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input         io_enq_bits_T_NT,
                io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_hit,
  output [31:0] io_deq_bits_target,
  output [2:0]  io_deq_bits_br_type,
  output [15:0] io_deq_bits_GHR,
  output        io_deq_bits_T_NT,
  input         io_flush
);

  wire        do_deq;
  wire [52:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire        do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x53 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_T_NT,
        io_enq_bits_GHR,
        io_enq_bits_br_type,
        io_enq_bits_target,
        io_enq_bits_hit})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_hit = empty ? io_enq_bits_hit : _ram_ext_R0_data[0];
  assign io_deq_bits_target = empty ? io_enq_bits_target : _ram_ext_R0_data[32:1];
  assign io_deq_bits_br_type = empty ? io_enq_bits_br_type : _ram_ext_R0_data[35:33];
  assign io_deq_bits_GHR = empty ? io_enq_bits_GHR : _ram_ext_R0_data[51:36];
  assign io_deq_bits_T_NT = empty ? io_enq_bits_T_NT : _ram_ext_R0_data[52];
endmodule

module instruction_fetch(
  input         clock,
                reset,
                io_flush,
                io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output        io_memory_response_ready,
  input         io_memory_response_valid,
  input  [31:0] io_memory_response_bits_fetch_PC,
  input         io_memory_response_bits_valid_bits_0,
                io_memory_response_bits_valid_bits_1,
                io_memory_response_bits_valid_bits_2,
                io_memory_response_bits_valid_bits_3,
  input  [31:0] io_memory_response_bits_instructions_0_instruction,
  input  [3:0]  io_memory_response_bits_instructions_0_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_0_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_1_instruction,
  input  [3:0]  io_memory_response_bits_instructions_1_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_1_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_2_instruction,
  input  [3:0]  io_memory_response_bits_instructions_2_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_2_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_3_instruction,
  input  [3:0]  io_memory_response_bits_instructions_3_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_3_ROB_index,
  input  [15:0] io_memory_response_bits_GHR,
  input  [6:0]  io_memory_response_bits_NEXT,
                io_memory_response_bits_TOS,
  input         io_memory_request_ready,
  output        io_memory_request_valid,
  output [31:0] io_memory_request_bits_addr,
                io_memory_request_bits_wr_data,
  output        io_memory_request_bits_wr_en,
  input         io_fetch_packet_ready,
  output        io_fetch_packet_valid,
  output [31:0] io_fetch_packet_bits_fetch_PC,
  output        io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  output [31:0] io_fetch_packet_bits_instructions_0_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  output [31:0] io_fetch_packet_bits_instructions_1_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  output [31:0] io_fetch_packet_bits_instructions_2_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  output [31:0] io_fetch_packet_bits_instructions_3_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  output [15:0] io_fetch_packet_bits_GHR,
  output [6:0]  io_fetch_packet_bits_NEXT,
                io_fetch_packet_bits_TOS,
  input         io_predictions_ready,
  output        io_predictions_valid,
                io_predictions_bits_valid,
  output [31:0] io_predictions_bits_fetch_PC,
  output        io_predictions_bits_is_misprediction,
  output [31:0] io_predictions_bits_predicted_PC,
  output [5:0]  io_predictions_bits_ROB_index,
  output        io_predictions_bits_T_NT,
  output [2:0]  io_predictions_bits_br_type,
  output [1:0]  io_predictions_bits_dominant_index,
  output [31:0] io_predictions_bits_resolved_PC,
  output        io_revert_valid,
  output [31:0] io_revert_bits_PC
);

  wire        _BTB_Q_io_enq_ready;
  wire        _BTB_Q_io_deq_valid;
  wire        _BTB_Q_io_deq_bits_hit;
  wire [31:0] _BTB_Q_io_deq_bits_target;
  wire [2:0]  _BTB_Q_io_deq_bits_br_type;
  wire [15:0] _BTB_Q_io_deq_bits_GHR;
  wire        _BTB_Q_io_deq_bits_T_NT;
  wire        _PC_Q_io_enq_ready;
  wire [31:0] _PC_Q_io_deq_bits_addr;
  wire        _instruction_Q_io_deq_valid;
  wire [31:0] _instruction_Q_io_deq_bits_fetch_PC;
  wire        _instruction_Q_io_deq_bits_valid_bits_0;
  wire        _instruction_Q_io_deq_bits_valid_bits_1;
  wire        _instruction_Q_io_deq_bits_valid_bits_2;
  wire        _instruction_Q_io_deq_bits_valid_bits_3;
  wire [31:0] _instruction_Q_io_deq_bits_instructions_0_instruction;
  wire [3:0]  _instruction_Q_io_deq_bits_instructions_0_packet_index;
  wire [5:0]  _instruction_Q_io_deq_bits_instructions_0_ROB_index;
  wire [31:0] _instruction_Q_io_deq_bits_instructions_1_instruction;
  wire [3:0]  _instruction_Q_io_deq_bits_instructions_1_packet_index;
  wire [5:0]  _instruction_Q_io_deq_bits_instructions_1_ROB_index;
  wire [31:0] _instruction_Q_io_deq_bits_instructions_2_instruction;
  wire [3:0]  _instruction_Q_io_deq_bits_instructions_2_packet_index;
  wire [5:0]  _instruction_Q_io_deq_bits_instructions_2_ROB_index;
  wire [31:0] _instruction_Q_io_deq_bits_instructions_3_instruction;
  wire [3:0]  _instruction_Q_io_deq_bits_instructions_3_packet_index;
  wire [5:0]  _instruction_Q_io_deq_bits_instructions_3_ROB_index;
  wire [15:0] _instruction_Q_io_deq_bits_GHR;
  wire [6:0]  _instruction_Q_io_deq_bits_NEXT;
  wire [6:0]  _instruction_Q_io_deq_bits_TOS;
  wire        _PC_gen_io_PC_next_valid;
  wire [31:0] _PC_gen_io_PC_next_bits_addr;
  wire [31:0] _PC_gen_io_PC_next_bits_wr_data;
  wire        _PC_gen_io_PC_next_bits_wr_en;
  wire        _predecoder_io_revert_valid;
  wire [31:0] _predecoder_io_revert_bits_PC;
  wire        _predecoder_io_prediction_ready;
  wire        _predecoder_io_fetch_packet_ready;
  wire [15:0] _predecoder_io_GHR;
  wire [31:0] _predecoder_io_RAS_update_call_addr;
  wire        _predecoder_io_RAS_update_call;
  wire        _predecoder_io_RAS_update_ret;
  wire        _bp_io_predict_ready;
  wire [6:0]  _bp_io_RAS_read_NEXT;
  wire [6:0]  _bp_io_RAS_read_TOS;
  wire [31:0] _bp_io_RAS_read_ret_addr;
  wire        _bp_io_prediction_valid;
  wire        _bp_io_prediction_bits_hit;
  wire [31:0] _bp_io_prediction_bits_target;
  wire [2:0]  _bp_io_prediction_bits_br_type;
  wire [15:0] _bp_io_prediction_bits_GHR;
  wire        _bp_io_prediction_bits_T_NT;
  wire        _bp_io_flush_T = io_flush | _predecoder_io_revert_valid;
  BP bp (
    .clock                             (clock),
    .reset                             (reset),
    .io_flush                          (_bp_io_flush_T),
    .io_predict_ready                  (_bp_io_predict_ready),
    .io_predict_valid                  (_PC_Q_io_enq_ready & _PC_gen_io_PC_next_valid),
    .io_predict_bits_addr              (_PC_Q_io_deq_bits_addr),
    .io_commit_valid                   (io_commit_valid),
    .io_commit_bits_fetch_PC           (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT               (io_commit_bits_T_NT),
    .io_commit_bits_br_type            (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction   (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC        (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                (io_commit_bits_GHR),
    .io_commit_bits_TOS                (io_commit_bits_TOS),
    .io_commit_bits_NEXT               (io_commit_bits_NEXT),
    .io_RAS_update_call_addr           (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call                (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret                 (_predecoder_io_RAS_update_ret),
    .io_RAS_read_NEXT                  (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                   (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr              (_bp_io_RAS_read_ret_addr),
    .io_GHR                            (_predecoder_io_GHR),
    .io_prediction_ready               (_BTB_Q_io_enq_ready),
    .io_prediction_valid               (_bp_io_prediction_valid),
    .io_prediction_bits_hit            (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target         (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type        (_bp_io_prediction_bits_br_type),
    .io_prediction_bits_GHR            (_bp_io_prediction_bits_GHR),
    .io_prediction_bits_T_NT           (_bp_io_prediction_bits_T_NT)
  );
  predecoder predecoder (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_flush                                               (io_flush),
    .io_revert_valid                                        (_predecoder_io_revert_valid),
    .io_revert_bits_PC
      (_predecoder_io_revert_bits_PC),
    .io_prediction_ready
      (_predecoder_io_prediction_ready),
    .io_prediction_valid                                    (_BTB_Q_io_deq_valid),
    .io_prediction_bits_hit                                 (_BTB_Q_io_deq_bits_hit),
    .io_prediction_bits_target                              (_BTB_Q_io_deq_bits_target),
    .io_prediction_bits_br_type                             (_BTB_Q_io_deq_bits_br_type),
    .io_prediction_bits_GHR                                 (_BTB_Q_io_deq_bits_GHR),
    .io_prediction_bits_T_NT                                (_BTB_Q_io_deq_bits_T_NT),
    .io_fetch_packet_ready
      (_predecoder_io_fetch_packet_ready),
    .io_fetch_packet_valid                                  (_instruction_Q_io_deq_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_Q_io_deq_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_Q_io_deq_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_Q_io_deq_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_Q_io_deq_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_Q_io_deq_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_Q_io_deq_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_Q_io_deq_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_Q_io_deq_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_Q_io_deq_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_Q_io_deq_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_Q_io_deq_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_Q_io_deq_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_Q_io_deq_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_Q_io_deq_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_Q_io_deq_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_Q_io_deq_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_Q_io_deq_bits_instructions_3_ROB_index),
    .io_fetch_packet_bits_GHR
      (_instruction_Q_io_deq_bits_GHR),
    .io_fetch_packet_bits_NEXT
      (_instruction_Q_io_deq_bits_NEXT),
    .io_fetch_packet_bits_TOS
      (_instruction_Q_io_deq_bits_TOS),
    .io_RAS_read_NEXT                                       (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                                        (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr                                   (_bp_io_RAS_read_ret_addr),
    .io_commit_valid                                        (io_commit_valid),
    .io_commit_bits_fetch_PC                                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_exception                               (io_commit_bits_exception),
    .io_commit_bits_expected_PC                             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                                    (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                                 (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                                 (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                                 (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                                 (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                              (io_commit_bits_RD_valid_3),
    .io_predictions_ready                                   (io_predictions_ready),
    .io_predictions_valid                                   (io_predictions_valid),
    .io_predictions_bits_valid                              (io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (io_predictions_bits_fetch_PC),
    .io_predictions_bits_is_misprediction
      (io_predictions_bits_is_misprediction),
    .io_predictions_bits_predicted_PC
      (io_predictions_bits_predicted_PC),
    .io_predictions_bits_ROB_index
      (io_predictions_bits_ROB_index),
    .io_predictions_bits_T_NT                               (io_predictions_bits_T_NT),
    .io_predictions_bits_br_type                            (io_predictions_bits_br_type),
    .io_predictions_bits_dominant_index
      (io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (io_predictions_bits_resolved_PC),
    .io_final_fetch_packet_ready                            (io_fetch_packet_ready),
    .io_final_fetch_packet_valid                            (io_fetch_packet_valid),
    .io_final_fetch_packet_bits_fetch_PC
      (io_fetch_packet_bits_fetch_PC),
    .io_final_fetch_packet_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0),
    .io_final_fetch_packet_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1),
    .io_final_fetch_packet_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2),
    .io_final_fetch_packet_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3),
    .io_final_fetch_packet_bits_instructions_0_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_final_fetch_packet_bits_instructions_0_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_final_fetch_packet_bits_instructions_0_ROB_index    (/* unused */),
    .io_final_fetch_packet_bits_instructions_1_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_final_fetch_packet_bits_instructions_1_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_final_fetch_packet_bits_instructions_1_ROB_index    (/* unused */),
    .io_final_fetch_packet_bits_instructions_2_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_final_fetch_packet_bits_instructions_2_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_final_fetch_packet_bits_instructions_2_ROB_index    (/* unused */),
    .io_final_fetch_packet_bits_instructions_3_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_final_fetch_packet_bits_instructions_3_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_final_fetch_packet_bits_instructions_3_ROB_index    (/* unused */),
    .io_final_fetch_packet_bits_GHR                         (io_fetch_packet_bits_GHR),
    .io_final_fetch_packet_bits_NEXT                        (io_fetch_packet_bits_NEXT),
    .io_final_fetch_packet_bits_TOS                         (io_fetch_packet_bits_TOS),
    .io_GHR                                                 (_predecoder_io_GHR),
    .io_RAS_update_call_addr
      (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call
      (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret
      (_predecoder_io_RAS_update_ret)
  );
  PC_gen PC_gen (
    .clock                                  (clock),
    .reset                                  (reset),
    .io_commit_valid                        (io_commit_valid),
    .io_commit_bits_fetch_PC                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction        (io_commit_bits_is_misprediction),
    .io_commit_bits_exception               (io_commit_bits_exception),
    .io_commit_bits_expected_PC             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                    (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                 (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                 (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                 (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                 (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (io_commit_bits_RD_valid_3),
    .io_revert_valid                        (_predecoder_io_revert_valid),
    .io_revert_bits_PC                      (_predecoder_io_revert_bits_PC),
    .io_prediction_ready                    (/* unused */),
    .io_prediction_valid                    (_bp_io_prediction_valid),
    .io_prediction_bits_hit                 (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target              (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type             (_bp_io_prediction_bits_br_type),
    .io_prediction_bits_GHR                 (_bp_io_prediction_bits_GHR),
    .io_prediction_bits_T_NT                (_bp_io_prediction_bits_T_NT),
    .io_RAS_read_NEXT                       (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                        (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr                   (_bp_io_RAS_read_ret_addr),
    .io_PC_next_ready                       (_PC_Q_io_enq_ready),
    .io_PC_next_valid                       (_PC_gen_io_PC_next_valid),
    .io_PC_next_bits_addr                   (_PC_gen_io_PC_next_bits_addr),
    .io_PC_next_bits_wr_data                (_PC_gen_io_PC_next_bits_wr_data),
    .io_PC_next_bits_wr_en                  (_PC_gen_io_PC_next_bits_wr_en)
  );
  Queue16_fetch_packet instruction_Q (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_ready                            (io_memory_response_ready),
    .io_enq_valid                            (io_memory_response_valid),
    .io_enq_bits_fetch_PC                    (io_memory_response_bits_fetch_PC),
    .io_enq_bits_valid_bits_0                (io_memory_response_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1                (io_memory_response_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2                (io_memory_response_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3                (io_memory_response_bits_valid_bits_3),
    .io_enq_bits_instructions_0_instruction
      (io_memory_response_bits_instructions_0_instruction),
    .io_enq_bits_instructions_0_packet_index
      (io_memory_response_bits_instructions_0_packet_index),
    .io_enq_bits_instructions_0_ROB_index
      (io_memory_response_bits_instructions_0_ROB_index),
    .io_enq_bits_instructions_1_instruction
      (io_memory_response_bits_instructions_1_instruction),
    .io_enq_bits_instructions_1_packet_index
      (io_memory_response_bits_instructions_1_packet_index),
    .io_enq_bits_instructions_1_ROB_index
      (io_memory_response_bits_instructions_1_ROB_index),
    .io_enq_bits_instructions_2_instruction
      (io_memory_response_bits_instructions_2_instruction),
    .io_enq_bits_instructions_2_packet_index
      (io_memory_response_bits_instructions_2_packet_index),
    .io_enq_bits_instructions_2_ROB_index
      (io_memory_response_bits_instructions_2_ROB_index),
    .io_enq_bits_instructions_3_instruction
      (io_memory_response_bits_instructions_3_instruction),
    .io_enq_bits_instructions_3_packet_index
      (io_memory_response_bits_instructions_3_packet_index),
    .io_enq_bits_instructions_3_ROB_index
      (io_memory_response_bits_instructions_3_ROB_index),
    .io_enq_bits_GHR                         (io_memory_response_bits_GHR),
    .io_enq_bits_NEXT                        (io_memory_response_bits_NEXT),
    .io_enq_bits_TOS                         (io_memory_response_bits_TOS),
    .io_deq_ready                            (_predecoder_io_fetch_packet_ready),
    .io_deq_valid                            (_instruction_Q_io_deq_valid),
    .io_deq_bits_fetch_PC                    (_instruction_Q_io_deq_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (_instruction_Q_io_deq_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (_instruction_Q_io_deq_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (_instruction_Q_io_deq_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (_instruction_Q_io_deq_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction
      (_instruction_Q_io_deq_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index
      (_instruction_Q_io_deq_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index
      (_instruction_Q_io_deq_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction
      (_instruction_Q_io_deq_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index
      (_instruction_Q_io_deq_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index
      (_instruction_Q_io_deq_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction
      (_instruction_Q_io_deq_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index
      (_instruction_Q_io_deq_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index
      (_instruction_Q_io_deq_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction
      (_instruction_Q_io_deq_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index
      (_instruction_Q_io_deq_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index
      (_instruction_Q_io_deq_bits_instructions_3_ROB_index),
    .io_deq_bits_GHR                         (_instruction_Q_io_deq_bits_GHR),
    .io_deq_bits_NEXT                        (_instruction_Q_io_deq_bits_NEXT),
    .io_deq_bits_TOS                         (_instruction_Q_io_deq_bits_TOS),
    .io_flush                                (_bp_io_flush_T)
  );
  Queue16_frontend_memory_request PC_Q (
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_PC_Q_io_enq_ready),
    .io_enq_valid        (_PC_gen_io_PC_next_valid & _bp_io_predict_ready),
    .io_enq_bits_addr    (_PC_gen_io_PC_next_bits_addr),
    .io_enq_bits_wr_data (_PC_gen_io_PC_next_bits_wr_data),
    .io_enq_bits_wr_en   (_PC_gen_io_PC_next_bits_wr_en),
    .io_deq_ready        (io_memory_request_ready),
    .io_deq_valid        (io_memory_request_valid),
    .io_deq_bits_addr    (_PC_Q_io_deq_bits_addr),
    .io_deq_bits_wr_data (io_memory_request_bits_wr_data),
    .io_deq_bits_wr_en   (io_memory_request_bits_wr_en),
    .io_flush            (_bp_io_flush_T)
  );
  Queue16_prediction BTB_Q (
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_BTB_Q_io_enq_ready),
    .io_enq_valid        (_bp_io_prediction_valid),
    .io_enq_bits_hit     (_bp_io_prediction_bits_hit),
    .io_enq_bits_target  (_bp_io_prediction_bits_target),
    .io_enq_bits_br_type (_bp_io_prediction_bits_br_type),
    .io_enq_bits_GHR     (_bp_io_prediction_bits_GHR),
    .io_enq_bits_T_NT    (_bp_io_prediction_bits_T_NT),
    .io_deq_ready
      (_predecoder_io_prediction_ready & _predecoder_io_fetch_packet_ready
       & _instruction_Q_io_deq_valid),
    .io_deq_valid        (_BTB_Q_io_deq_valid),
    .io_deq_bits_hit     (_BTB_Q_io_deq_bits_hit),
    .io_deq_bits_target  (_BTB_Q_io_deq_bits_target),
    .io_deq_bits_br_type (_BTB_Q_io_deq_bits_br_type),
    .io_deq_bits_GHR     (_BTB_Q_io_deq_bits_GHR),
    .io_deq_bits_T_NT    (_BTB_Q_io_deq_bits_T_NT),
    .io_flush            (_bp_io_flush_T)
  );
  assign io_memory_request_bits_addr = _PC_Q_io_deq_bits_addr;
  assign io_revert_valid = _predecoder_io_revert_valid;
  assign io_revert_bits_PC = _predecoder_io_revert_bits_PC;
endmodule

module decoder(
  input         clock,
                reset,
                io_instruction_valid,
  input  [31:0] io_instruction_bits_instruction,
  input  [3:0]  io_instruction_bits_packet_index,
  output [4:0]  io_decoded_instruction_bits_RDold,
  output [6:0]  io_decoded_instruction_bits_RD,
  output        io_decoded_instruction_bits_RD_valid,
  output [6:0]  io_decoded_instruction_bits_RS1,
  output        io_decoded_instruction_bits_RS1_valid,
  output [6:0]  io_decoded_instruction_bits_RS2,
  output        io_decoded_instruction_bits_RS2_valid,
  output [20:0] io_decoded_instruction_bits_IMM,
  output [2:0]  io_decoded_instruction_bits_FUNCT3,
  output [1:0]  io_decoded_instruction_bits_packet_index,
  output [4:0]  io_decoded_instruction_bits_instructionType,
  output [1:0]  io_decoded_instruction_bits_portID,
                io_decoded_instruction_bits_RS_type,
  output        io_decoded_instruction_bits_needs_ALU,
                io_decoded_instruction_bits_needs_branch_unit,
                io_decoded_instruction_bits_SUBTRACT,
                io_decoded_instruction_bits_MULTIPLY,
                io_decoded_instruction_bits_IS_IMM,
  output [1:0]  io_decoded_instruction_bits_memory_type,
                io_decoded_instruction_bits_access_width
);

  wire [8:0] _GEN = {9{io_instruction_bits_instruction[31]}};
  wire [4:0] instructionType = io_instruction_bits_instruction[6:2];
  wire       _is_MEM_T = instructionType == 5'h0;
  wire       _is_INT_T_1 = instructionType == 5'h4;
  wire       _is_INT_T_11 = instructionType == 5'h5;
  wire       _is_MEM_T_1 = instructionType == 5'h8;
  wire       _is_INT_T = instructionType == 5'hC;
  wire       _is_INT_T_9 = instructionType == 5'hD;
  wire       _is_INT_T_3 = instructionType == 5'h18;
  wire       _is_INT_T_7 = instructionType == 5'h19;
  wire       _is_INT_T_5 = instructionType == 5'h1B;
  wire       _io_decoded_instruction_bits_RD_valid_T_13 = instructionType == 5'h1C;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset
          & ~(_is_MEM_T | instructionType == 5'h1 | instructionType == 5'h2
              | instructionType == 5'h3 | _is_INT_T_1 | _is_INT_T_11
              | instructionType == 5'h6 | _is_MEM_T_1 | instructionType == 5'h9
              | instructionType == 5'hA | instructionType == 5'hB | _is_INT_T
              | _is_INT_T_9 | instructionType == 5'hE | instructionType == 5'h10
              | instructionType == 5'h11 | instructionType == 5'h12
              | instructionType == 5'h13 | instructionType == 5'h14
              | instructionType == 5'h16 | _is_INT_T_3 | _is_INT_T_7 | _is_INT_T_5
              | _io_decoded_instruction_bits_RD_valid_T_13
              | instructionType == 5'h1E)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Enum state must be valid, got %d!\n    at decoder.scala:66 assert(valid, \"Enum state must be valid, got %%%%d!\", opcode(6,2))\n",
                 instructionType);
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire       _needs_ALU_T_1 = io_instruction_bits_instruction[31:25] == 7'h20;
  wire       needs_branch_unit = _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7;
  wire       needs_ALU =
    _is_INT_T & (_needs_ALU_T_1 | io_instruction_bits_instruction[31:25] == 7'h0)
    | _is_INT_T_1 | _is_INT_T_9 | _is_INT_T_11;
  reg  [1:0] next_ALU_port_0;
  reg  [1:0] next_ALU_port_1;
  reg  [1:0] next_ALU_port_2;
  always @(posedge clock) begin
    if (reset) begin
      next_ALU_port_0 <= 2'h0;
      next_ALU_port_1 <= 2'h1;
      next_ALU_port_2 <= 2'h2;
    end
    else if (needs_ALU) begin
      next_ALU_port_0 <= next_ALU_port_1;
      next_ALU_port_1 <= next_ALU_port_2;
      next_ALU_port_2 <= next_ALU_port_0;
    end
  end // always @(posedge)
  assign io_decoded_instruction_bits_RDold = io_instruction_bits_instruction[11:7];
  assign io_decoded_instruction_bits_RD = {2'h0, io_instruction_bits_instruction[11:7]};
  assign io_decoded_instruction_bits_RD_valid =
    (_is_INT_T | _is_INT_T_1 | _is_MEM_T | _is_INT_T_5 | _is_INT_T_7 | _is_INT_T_9
     | _is_INT_T_11 | _io_decoded_instruction_bits_RD_valid_T_13) & io_instruction_valid;
  assign io_decoded_instruction_bits_RS1 = {2'h0, io_instruction_bits_instruction[19:15]};
  assign io_decoded_instruction_bits_RS1_valid =
    (_is_INT_T | _is_INT_T_1 | _is_MEM_T | _is_MEM_T_1 | _is_INT_T_7 | _is_INT_T_3)
    & io_instruction_valid;
  assign io_decoded_instruction_bits_RS2 = {2'h0, io_instruction_bits_instruction[24:20]};
  assign io_decoded_instruction_bits_RS2_valid =
    (_is_INT_T | _is_MEM_T_1 | _is_INT_T_3) & io_instruction_valid;
  assign io_decoded_instruction_bits_IMM =
    io_instruction_bits_instruction[6:0] == 7'h63
      ? {{9{io_instruction_bits_instruction[31]}},
         io_instruction_bits_instruction[7],
         io_instruction_bits_instruction[30:25],
         io_instruction_bits_instruction[11:8],
         1'h0}
      : io_instruction_bits_instruction[6:0] == 7'h6F
          ? {io_instruction_bits_instruction[31],
             io_instruction_bits_instruction[19:12],
             io_instruction_bits_instruction[20],
             io_instruction_bits_instruction[30:21],
             1'h0}
          : io_instruction_bits_instruction[6:0] == 7'h13
            | io_instruction_bits_instruction[6:0] == 7'h3
            | io_instruction_bits_instruction[6:0] == 7'h67
              ? {_GEN, io_instruction_bits_instruction[31:20]}
              : io_instruction_bits_instruction[6:0] == 7'h23
                  ? {_GEN,
                     io_instruction_bits_instruction[31:25],
                     io_instruction_bits_instruction[11:7]}
                  : io_instruction_bits_instruction[6:0] == 7'h17
                    | io_instruction_bits_instruction[6:0] == 7'h37
                      ? {io_instruction_bits_instruction[31],
                         io_instruction_bits_instruction[31:12]}
                      : 21'h0;
  assign io_decoded_instruction_bits_FUNCT3 = io_instruction_bits_instruction[14:12];
  assign io_decoded_instruction_bits_packet_index = io_instruction_bits_packet_index[1:0];
  assign io_decoded_instruction_bits_instructionType = instructionType;
  assign io_decoded_instruction_bits_portID =
    needs_ALU
      ? next_ALU_port_0
      : needs_branch_unit
          ? 2'h0
          : _is_INT_T
            & (io_instruction_bits_instruction[14:12] == 3'h4
               | io_instruction_bits_instruction[14:12] == 3'h5
               | io_instruction_bits_instruction[14:12] == 3'h6
               | (&(io_instruction_bits_instruction[14:12])))
            & io_instruction_bits_instruction[25]
              ? 2'h1
              : {2{_is_MEM_T_1 | _is_MEM_T}};
  assign io_decoded_instruction_bits_RS_type =
    _is_INT_T | _is_INT_T_1 | _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7 | _is_INT_T_9
    | _is_INT_T_11
      ? 2'h0
      : _is_MEM_T | _is_MEM_T_1 ? 2'h1 : 2'h2;
  assign io_decoded_instruction_bits_needs_ALU = needs_ALU;
  assign io_decoded_instruction_bits_needs_branch_unit = needs_branch_unit;
  assign io_decoded_instruction_bits_SUBTRACT =
    (_is_INT_T | _is_INT_T_1) & _needs_ALU_T_1;
  assign io_decoded_instruction_bits_MULTIPLY =
    _is_INT_T & io_instruction_bits_instruction[31:25] == 7'h1;
  assign io_decoded_instruction_bits_IS_IMM =
    _is_INT_T_1 | _is_INT_T_9 | _is_INT_T_11 | _is_MEM_T_1 | _is_MEM_T | _is_INT_T_3
    | _is_INT_T_5 | _is_INT_T_7;
  assign io_decoded_instruction_bits_memory_type = _is_MEM_T ? 2'h1 : {_is_MEM_T_1, 1'h0};
  assign io_decoded_instruction_bits_access_width =
    io_instruction_bits_instruction[14:12] == 3'h0
      ? 2'h1
      : io_instruction_bits_instruction[14:12] == 3'h1
          ? 2'h2
          : {2{io_instruction_bits_instruction[14:12] == 3'h2}};
endmodule

// VCS coverage exclude_file
module ram_2x434(
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [433:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [433:0] W0_data
);

  reg [433:0] Memory[0:1];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 434'bx;
endmodule

module Queue2_decoded_fetch_packet(
  input         clock,
                reset,
                io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_0_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RD,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_0_MOB_index,
                io_enq_bits_decoded_instruction_0_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_0_memory_type,
                io_enq_bits_decoded_instruction_0_access_width,
  input         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_1_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RD,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_1_MOB_index,
                io_enq_bits_decoded_instruction_1_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_1_memory_type,
                io_enq_bits_decoded_instruction_1_access_width,
  input         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_2_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RD,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_2_MOB_index,
                io_enq_bits_decoded_instruction_2_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_2_memory_type,
                io_enq_bits_decoded_instruction_2_access_width,
  input         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_3_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RD,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_3_MOB_index,
                io_enq_bits_decoded_instruction_3_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_3_memory_type,
                io_enq_bits_decoded_instruction_3_access_width,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_TOS,
                io_enq_bits_NEXT,
  input  [7:0]  io_enq_bits_free_list_front_pointer,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_0_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_0_RD,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_0_MOB_index,
                io_deq_bits_decoded_instruction_0_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_0_memory_type,
                io_deq_bits_decoded_instruction_0_access_width,
  output        io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_1_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_1_RD,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_1_MOB_index,
                io_deq_bits_decoded_instruction_1_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_1_memory_type,
                io_deq_bits_decoded_instruction_1_access_width,
  output        io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_2_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_2_RD,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_2_MOB_index,
                io_deq_bits_decoded_instruction_2_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_2_memory_type,
                io_deq_bits_decoded_instruction_2_access_width,
  output        io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_3_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_3_RD,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_3_MOB_index,
                io_deq_bits_decoded_instruction_3_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_3_memory_type,
                io_deq_bits_decoded_instruction_3_access_width,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_TOS,
                io_deq_bits_NEXT,
  output [7:0]  io_deq_bits_free_list_front_pointer,
  input         io_flush
);

  wire         io_enq_ready;
  wire [433:0] _ram_ext_R0_data;
  reg          wrap;
  reg          wrap_1;
  reg          maybe_full;
  wire         ptr_match = wrap == wrap_1;
  wire         empty = ptr_match & ~maybe_full;
  wire         do_enq = io_enq_ready & io_enq_valid;
  assign io_enq_ready = ~(ptr_match & maybe_full);
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      wrap <= ~io_flush & (do_enq ? wrap - 1'h1 : wrap);
      wrap_1 <= ~io_flush & (do_deq ? wrap_1 - 1'h1 : wrap_1);
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_2x434 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_free_list_front_pointer,
        io_enq_bits_NEXT,
        io_enq_bits_TOS,
        io_enq_bits_GHR,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_access_width,
        io_enq_bits_decoded_instruction_3_memory_type,
        io_enq_bits_decoded_instruction_3_IS_IMM,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_FTQ_index,
        io_enq_bits_decoded_instruction_3_MOB_index,
        io_enq_bits_decoded_instruction_3_ROB_index,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_3_RDold,
        io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_2_access_width,
        io_enq_bits_decoded_instruction_2_memory_type,
        io_enq_bits_decoded_instruction_2_IS_IMM,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_FTQ_index,
        io_enq_bits_decoded_instruction_2_MOB_index,
        io_enq_bits_decoded_instruction_2_ROB_index,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_2_RDold,
        io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_1_access_width,
        io_enq_bits_decoded_instruction_1_memory_type,
        io_enq_bits_decoded_instruction_1_IS_IMM,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_FTQ_index,
        io_enq_bits_decoded_instruction_1_MOB_index,
        io_enq_bits_decoded_instruction_1_ROB_index,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_1_RDold,
        io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_0_access_width,
        io_enq_bits_decoded_instruction_0_memory_type,
        io_enq_bits_decoded_instruction_0_IS_IMM,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_FTQ_index,
        io_enq_bits_decoded_instruction_0_MOB_index,
        io_enq_bits_decoded_instruction_0_ROB_index,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_decoded_instruction_0_RDold,
        io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
        io_enq_bits_fetch_PC})
  );
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready = _ram_ext_R0_data[32];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready = _ram_ext_R0_data[33];
  assign io_deq_bits_decoded_instruction_0_RDold = _ram_ext_R0_data[38:34];
  assign io_deq_bits_decoded_instruction_0_RD = _ram_ext_R0_data[45:39];
  assign io_deq_bits_decoded_instruction_0_RD_valid = _ram_ext_R0_data[46];
  assign io_deq_bits_decoded_instruction_0_RS1 = _ram_ext_R0_data[53:47];
  assign io_deq_bits_decoded_instruction_0_RS1_valid = _ram_ext_R0_data[54];
  assign io_deq_bits_decoded_instruction_0_RS2 = _ram_ext_R0_data[61:55];
  assign io_deq_bits_decoded_instruction_0_RS2_valid = _ram_ext_R0_data[62];
  assign io_deq_bits_decoded_instruction_0_IMM = _ram_ext_R0_data[83:63];
  assign io_deq_bits_decoded_instruction_0_FUNCT3 = _ram_ext_R0_data[86:84];
  assign io_deq_bits_decoded_instruction_0_packet_index = _ram_ext_R0_data[88:87];
  assign io_deq_bits_decoded_instruction_0_ROB_index = _ram_ext_R0_data[94:89];
  assign io_deq_bits_decoded_instruction_0_MOB_index = _ram_ext_R0_data[98:95];
  assign io_deq_bits_decoded_instruction_0_FTQ_index = _ram_ext_R0_data[102:99];
  assign io_deq_bits_decoded_instruction_0_instructionType = _ram_ext_R0_data[107:103];
  assign io_deq_bits_decoded_instruction_0_portID = _ram_ext_R0_data[109:108];
  assign io_deq_bits_decoded_instruction_0_RS_type = _ram_ext_R0_data[111:110];
  assign io_deq_bits_decoded_instruction_0_needs_ALU = _ram_ext_R0_data[112];
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit = _ram_ext_R0_data[113];
  assign io_deq_bits_decoded_instruction_0_needs_CSRs = _ram_ext_R0_data[114];
  assign io_deq_bits_decoded_instruction_0_SUBTRACT = _ram_ext_R0_data[115];
  assign io_deq_bits_decoded_instruction_0_MULTIPLY = _ram_ext_R0_data[116];
  assign io_deq_bits_decoded_instruction_0_IS_IMM = _ram_ext_R0_data[117];
  assign io_deq_bits_decoded_instruction_0_memory_type = _ram_ext_R0_data[119:118];
  assign io_deq_bits_decoded_instruction_0_access_width = _ram_ext_R0_data[121:120];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready = _ram_ext_R0_data[122];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready = _ram_ext_R0_data[123];
  assign io_deq_bits_decoded_instruction_1_RDold = _ram_ext_R0_data[128:124];
  assign io_deq_bits_decoded_instruction_1_RD = _ram_ext_R0_data[135:129];
  assign io_deq_bits_decoded_instruction_1_RD_valid = _ram_ext_R0_data[136];
  assign io_deq_bits_decoded_instruction_1_RS1 = _ram_ext_R0_data[143:137];
  assign io_deq_bits_decoded_instruction_1_RS1_valid = _ram_ext_R0_data[144];
  assign io_deq_bits_decoded_instruction_1_RS2 = _ram_ext_R0_data[151:145];
  assign io_deq_bits_decoded_instruction_1_RS2_valid = _ram_ext_R0_data[152];
  assign io_deq_bits_decoded_instruction_1_IMM = _ram_ext_R0_data[173:153];
  assign io_deq_bits_decoded_instruction_1_FUNCT3 = _ram_ext_R0_data[176:174];
  assign io_deq_bits_decoded_instruction_1_packet_index = _ram_ext_R0_data[178:177];
  assign io_deq_bits_decoded_instruction_1_ROB_index = _ram_ext_R0_data[184:179];
  assign io_deq_bits_decoded_instruction_1_MOB_index = _ram_ext_R0_data[188:185];
  assign io_deq_bits_decoded_instruction_1_FTQ_index = _ram_ext_R0_data[192:189];
  assign io_deq_bits_decoded_instruction_1_instructionType = _ram_ext_R0_data[197:193];
  assign io_deq_bits_decoded_instruction_1_portID = _ram_ext_R0_data[199:198];
  assign io_deq_bits_decoded_instruction_1_RS_type = _ram_ext_R0_data[201:200];
  assign io_deq_bits_decoded_instruction_1_needs_ALU = _ram_ext_R0_data[202];
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit = _ram_ext_R0_data[203];
  assign io_deq_bits_decoded_instruction_1_needs_CSRs = _ram_ext_R0_data[204];
  assign io_deq_bits_decoded_instruction_1_SUBTRACT = _ram_ext_R0_data[205];
  assign io_deq_bits_decoded_instruction_1_MULTIPLY = _ram_ext_R0_data[206];
  assign io_deq_bits_decoded_instruction_1_IS_IMM = _ram_ext_R0_data[207];
  assign io_deq_bits_decoded_instruction_1_memory_type = _ram_ext_R0_data[209:208];
  assign io_deq_bits_decoded_instruction_1_access_width = _ram_ext_R0_data[211:210];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready = _ram_ext_R0_data[212];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready = _ram_ext_R0_data[213];
  assign io_deq_bits_decoded_instruction_2_RDold = _ram_ext_R0_data[218:214];
  assign io_deq_bits_decoded_instruction_2_RD = _ram_ext_R0_data[225:219];
  assign io_deq_bits_decoded_instruction_2_RD_valid = _ram_ext_R0_data[226];
  assign io_deq_bits_decoded_instruction_2_RS1 = _ram_ext_R0_data[233:227];
  assign io_deq_bits_decoded_instruction_2_RS1_valid = _ram_ext_R0_data[234];
  assign io_deq_bits_decoded_instruction_2_RS2 = _ram_ext_R0_data[241:235];
  assign io_deq_bits_decoded_instruction_2_RS2_valid = _ram_ext_R0_data[242];
  assign io_deq_bits_decoded_instruction_2_IMM = _ram_ext_R0_data[263:243];
  assign io_deq_bits_decoded_instruction_2_FUNCT3 = _ram_ext_R0_data[266:264];
  assign io_deq_bits_decoded_instruction_2_packet_index = _ram_ext_R0_data[268:267];
  assign io_deq_bits_decoded_instruction_2_ROB_index = _ram_ext_R0_data[274:269];
  assign io_deq_bits_decoded_instruction_2_MOB_index = _ram_ext_R0_data[278:275];
  assign io_deq_bits_decoded_instruction_2_FTQ_index = _ram_ext_R0_data[282:279];
  assign io_deq_bits_decoded_instruction_2_instructionType = _ram_ext_R0_data[287:283];
  assign io_deq_bits_decoded_instruction_2_portID = _ram_ext_R0_data[289:288];
  assign io_deq_bits_decoded_instruction_2_RS_type = _ram_ext_R0_data[291:290];
  assign io_deq_bits_decoded_instruction_2_needs_ALU = _ram_ext_R0_data[292];
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit = _ram_ext_R0_data[293];
  assign io_deq_bits_decoded_instruction_2_needs_CSRs = _ram_ext_R0_data[294];
  assign io_deq_bits_decoded_instruction_2_SUBTRACT = _ram_ext_R0_data[295];
  assign io_deq_bits_decoded_instruction_2_MULTIPLY = _ram_ext_R0_data[296];
  assign io_deq_bits_decoded_instruction_2_IS_IMM = _ram_ext_R0_data[297];
  assign io_deq_bits_decoded_instruction_2_memory_type = _ram_ext_R0_data[299:298];
  assign io_deq_bits_decoded_instruction_2_access_width = _ram_ext_R0_data[301:300];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready = _ram_ext_R0_data[302];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready = _ram_ext_R0_data[303];
  assign io_deq_bits_decoded_instruction_3_RDold = _ram_ext_R0_data[308:304];
  assign io_deq_bits_decoded_instruction_3_RD = _ram_ext_R0_data[315:309];
  assign io_deq_bits_decoded_instruction_3_RD_valid = _ram_ext_R0_data[316];
  assign io_deq_bits_decoded_instruction_3_RS1 = _ram_ext_R0_data[323:317];
  assign io_deq_bits_decoded_instruction_3_RS1_valid = _ram_ext_R0_data[324];
  assign io_deq_bits_decoded_instruction_3_RS2 = _ram_ext_R0_data[331:325];
  assign io_deq_bits_decoded_instruction_3_RS2_valid = _ram_ext_R0_data[332];
  assign io_deq_bits_decoded_instruction_3_IMM = _ram_ext_R0_data[353:333];
  assign io_deq_bits_decoded_instruction_3_FUNCT3 = _ram_ext_R0_data[356:354];
  assign io_deq_bits_decoded_instruction_3_packet_index = _ram_ext_R0_data[358:357];
  assign io_deq_bits_decoded_instruction_3_ROB_index = _ram_ext_R0_data[364:359];
  assign io_deq_bits_decoded_instruction_3_MOB_index = _ram_ext_R0_data[368:365];
  assign io_deq_bits_decoded_instruction_3_FTQ_index = _ram_ext_R0_data[372:369];
  assign io_deq_bits_decoded_instruction_3_instructionType = _ram_ext_R0_data[377:373];
  assign io_deq_bits_decoded_instruction_3_portID = _ram_ext_R0_data[379:378];
  assign io_deq_bits_decoded_instruction_3_RS_type = _ram_ext_R0_data[381:380];
  assign io_deq_bits_decoded_instruction_3_needs_ALU = _ram_ext_R0_data[382];
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit = _ram_ext_R0_data[383];
  assign io_deq_bits_decoded_instruction_3_needs_CSRs = _ram_ext_R0_data[384];
  assign io_deq_bits_decoded_instruction_3_SUBTRACT = _ram_ext_R0_data[385];
  assign io_deq_bits_decoded_instruction_3_MULTIPLY = _ram_ext_R0_data[386];
  assign io_deq_bits_decoded_instruction_3_IS_IMM = _ram_ext_R0_data[387];
  assign io_deq_bits_decoded_instruction_3_memory_type = _ram_ext_R0_data[389:388];
  assign io_deq_bits_decoded_instruction_3_access_width = _ram_ext_R0_data[391:390];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[392];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[393];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[394];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[395];
  assign io_deq_bits_GHR = _ram_ext_R0_data[411:396];
  assign io_deq_bits_TOS = _ram_ext_R0_data[418:412];
  assign io_deq_bits_NEXT = _ram_ext_R0_data[425:419];
  assign io_deq_bits_free_list_front_pointer = _ram_ext_R0_data[433:426];
endmodule

module fetch_packet_decoder(
  input         clock,
                reset,
                io_flush,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_fetch_PC,
  input         io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [15:0] io_fetch_packet_bits_GHR,
  input  [6:0]  io_fetch_packet_bits_NEXT,
                io_fetch_packet_bits_TOS,
  output        io_predictions_in_ready,
  input         io_predictions_in_valid,
                io_predictions_in_bits_valid,
  input  [31:0] io_predictions_in_bits_fetch_PC,
  input         io_predictions_in_bits_is_misprediction,
  input  [31:0] io_predictions_in_bits_predicted_PC,
  input  [5:0]  io_predictions_in_bits_ROB_index,
  input         io_predictions_in_bits_T_NT,
  input  [2:0]  io_predictions_in_bits_br_type,
  input  [1:0]  io_predictions_in_bits_dominant_index,
  input  [31:0] io_predictions_in_bits_resolved_PC,
  input         io_decoded_fetch_packet_ready,
  output        io_decoded_fetch_packet_valid,
  output [31:0] io_decoded_fetch_packet_bits_fetch_PC,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RDold,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_0_access_width,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RDold,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_1_access_width,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RDold,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_2_access_width,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RDold,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_3_access_width,
  output        io_decoded_fetch_packet_bits_valid_bits_0,
                io_decoded_fetch_packet_bits_valid_bits_1,
                io_decoded_fetch_packet_bits_valid_bits_2,
                io_decoded_fetch_packet_bits_valid_bits_3,
  output [15:0] io_decoded_fetch_packet_bits_GHR,
  output [6:0]  io_decoded_fetch_packet_bits_TOS,
                io_decoded_fetch_packet_bits_NEXT,
  output [7:0]  io_decoded_fetch_packet_bits_free_list_front_pointer,
  input         io_predictions_out_ready,
  output        io_predictions_out_valid,
                io_predictions_out_bits_valid,
  output [31:0] io_predictions_out_bits_fetch_PC,
  output        io_predictions_out_bits_is_misprediction,
  output [31:0] io_predictions_out_bits_predicted_PC,
  output [5:0]  io_predictions_out_bits_ROB_index,
  output        io_predictions_out_bits_T_NT,
  output [2:0]  io_predictions_out_bits_br_type,
  output [1:0]  io_predictions_out_bits_dominant_index,
  output [31:0] io_predictions_out_bits_resolved_PC
);

  reg         io_predictions_in_ready_REG;
  reg         io_fetch_packet_ready_REG;
  wire [4:0]  _decoders_3_io_decoded_instruction_bits_RDold;
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RD;
  wire        _decoders_3_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RS1;
  wire        _decoders_3_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RS2;
  wire        _decoders_3_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_3_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_3_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_packet_index;
  wire [4:0]  _decoders_3_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_RS_type;
  wire        _decoders_3_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_3_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_3_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_3_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_3_io_decoded_instruction_bits_IS_IMM;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_memory_type;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_access_width;
  wire [4:0]  _decoders_2_io_decoded_instruction_bits_RDold;
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RD;
  wire        _decoders_2_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RS1;
  wire        _decoders_2_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RS2;
  wire        _decoders_2_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_2_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_2_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_packet_index;
  wire [4:0]  _decoders_2_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_RS_type;
  wire        _decoders_2_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_2_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_2_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_2_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_2_io_decoded_instruction_bits_IS_IMM;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_memory_type;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_access_width;
  wire [4:0]  _decoders_1_io_decoded_instruction_bits_RDold;
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RD;
  wire        _decoders_1_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RS1;
  wire        _decoders_1_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RS2;
  wire        _decoders_1_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_1_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_1_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_packet_index;
  wire [4:0]  _decoders_1_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_RS_type;
  wire        _decoders_1_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_1_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_1_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_1_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_1_io_decoded_instruction_bits_IS_IMM;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_memory_type;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_access_width;
  wire [4:0]  _decoders_0_io_decoded_instruction_bits_RDold;
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RD;
  wire        _decoders_0_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RS1;
  wire        _decoders_0_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RS2;
  wire        _decoders_0_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_0_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_0_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_packet_index;
  wire [4:0]  _decoders_0_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_RS_type;
  wire        _decoders_0_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_0_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_0_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_0_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_0_io_decoded_instruction_bits_IS_IMM;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_memory_type;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_access_width;
  wire        _predictions_out_valid_T_1 =
    io_fetch_packet_ready_REG & io_fetch_packet_valid;
  wire        _predictions_out_valid_T =
    io_predictions_in_ready_REG & io_predictions_in_valid;
  wire        _io_predictions_in_ready_T =
    io_decoded_fetch_packet_ready & io_predictions_out_ready;
  reg         monitor_output_REG;
  wire        monitor_output = monitor_output_REG;
  always @(posedge clock) begin
    io_fetch_packet_ready_REG <= _io_predictions_in_ready_T;
    io_predictions_in_ready_REG <= _io_predictions_in_ready_T;
    monitor_output_REG <= io_fetch_packet_valid;
  end // always @(posedge)
  decoder decoders_0 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_0),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_0_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_0_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_0_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_0_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_0_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_0_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_0_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_0_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_0_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_0_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_0_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_0_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_0_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_0_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_0_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_0_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_0_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_0_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_0_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_0_io_decoded_instruction_bits_access_width)
  );
  decoder decoders_1 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_1),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_1_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_1_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_1_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_1_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_1_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_1_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_1_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_1_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_1_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_1_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_1_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_1_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_1_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_1_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_1_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_1_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_1_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_1_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_1_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_1_io_decoded_instruction_bits_access_width)
  );
  decoder decoders_2 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_2),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_2_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_2_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_2_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_2_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_2_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_2_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_2_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_2_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_2_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_2_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_2_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_2_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_2_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_2_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_2_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_2_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_2_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_2_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_2_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_2_io_decoded_instruction_bits_access_width)
  );
  decoder decoders_3 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_3),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_decoded_instruction_bits_RDold
      (_decoders_3_io_decoded_instruction_bits_RDold),
    .io_decoded_instruction_bits_RD
      (_decoders_3_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_3_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_3_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_3_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_3_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_3_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_3_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_3_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_3_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_3_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_3_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_3_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_3_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_3_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_3_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_3_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_3_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_memory_type
      (_decoders_3_io_decoded_instruction_bits_memory_type),
    .io_decoded_instruction_bits_access_width
      (_decoders_3_io_decoded_instruction_bits_access_width)
  );
  Queue2_decoded_fetch_packet decoded_fetch_packet_out_Q (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_valid
      (_predictions_out_valid_T_1 & (_predictions_out_valid_T | ~io_predictions_in_valid)
       & ~io_flush),
    .io_enq_bits_fetch_PC
      (io_fetch_packet_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_0_RDold
      (_decoders_0_io_decoded_instruction_bits_RDold),
    .io_enq_bits_decoded_instruction_0_RD
      (_decoders_0_io_decoded_instruction_bits_RD),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (_decoders_0_io_decoded_instruction_bits_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1
      (_decoders_0_io_decoded_instruction_bits_RS1),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (_decoders_0_io_decoded_instruction_bits_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2
      (_decoders_0_io_decoded_instruction_bits_RS2),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (_decoders_0_io_decoded_instruction_bits_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (_decoders_0_io_decoded_instruction_bits_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (_decoders_0_io_decoded_instruction_bits_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (_decoders_0_io_decoded_instruction_bits_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index            (6'h0),
    .io_enq_bits_decoded_instruction_0_MOB_index            (4'h0),
    .io_enq_bits_decoded_instruction_0_FTQ_index            (4'h0),
    .io_enq_bits_decoded_instruction_0_instructionType
      (_decoders_0_io_decoded_instruction_bits_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (_decoders_0_io_decoded_instruction_bits_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (_decoders_0_io_decoded_instruction_bits_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (_decoders_0_io_decoded_instruction_bits_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_0_io_decoded_instruction_bits_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (_decoders_0_io_decoded_instruction_bits_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (_decoders_0_io_decoded_instruction_bits_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (_decoders_0_io_decoded_instruction_bits_IS_IMM),
    .io_enq_bits_decoded_instruction_0_memory_type
      (_decoders_0_io_decoded_instruction_bits_memory_type),
    .io_enq_bits_decoded_instruction_0_access_width
      (_decoders_0_io_decoded_instruction_bits_access_width),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_1_RDold
      (_decoders_1_io_decoded_instruction_bits_RDold),
    .io_enq_bits_decoded_instruction_1_RD
      (_decoders_1_io_decoded_instruction_bits_RD),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (_decoders_1_io_decoded_instruction_bits_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (_decoders_1_io_decoded_instruction_bits_RS1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (_decoders_1_io_decoded_instruction_bits_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (_decoders_1_io_decoded_instruction_bits_RS2),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (_decoders_1_io_decoded_instruction_bits_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (_decoders_1_io_decoded_instruction_bits_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (_decoders_1_io_decoded_instruction_bits_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (_decoders_1_io_decoded_instruction_bits_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index            (6'h0),
    .io_enq_bits_decoded_instruction_1_MOB_index            (4'h0),
    .io_enq_bits_decoded_instruction_1_FTQ_index            (4'h0),
    .io_enq_bits_decoded_instruction_1_instructionType
      (_decoders_1_io_decoded_instruction_bits_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (_decoders_1_io_decoded_instruction_bits_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (_decoders_1_io_decoded_instruction_bits_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (_decoders_1_io_decoded_instruction_bits_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_1_io_decoded_instruction_bits_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (_decoders_1_io_decoded_instruction_bits_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (_decoders_1_io_decoded_instruction_bits_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (_decoders_1_io_decoded_instruction_bits_IS_IMM),
    .io_enq_bits_decoded_instruction_1_memory_type
      (_decoders_1_io_decoded_instruction_bits_memory_type),
    .io_enq_bits_decoded_instruction_1_access_width
      (_decoders_1_io_decoded_instruction_bits_access_width),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_2_RDold
      (_decoders_2_io_decoded_instruction_bits_RDold),
    .io_enq_bits_decoded_instruction_2_RD
      (_decoders_2_io_decoded_instruction_bits_RD),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (_decoders_2_io_decoded_instruction_bits_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (_decoders_2_io_decoded_instruction_bits_RS1),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (_decoders_2_io_decoded_instruction_bits_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (_decoders_2_io_decoded_instruction_bits_RS2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (_decoders_2_io_decoded_instruction_bits_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (_decoders_2_io_decoded_instruction_bits_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (_decoders_2_io_decoded_instruction_bits_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (_decoders_2_io_decoded_instruction_bits_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index            (6'h0),
    .io_enq_bits_decoded_instruction_2_MOB_index            (4'h0),
    .io_enq_bits_decoded_instruction_2_FTQ_index            (4'h0),
    .io_enq_bits_decoded_instruction_2_instructionType
      (_decoders_2_io_decoded_instruction_bits_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (_decoders_2_io_decoded_instruction_bits_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (_decoders_2_io_decoded_instruction_bits_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (_decoders_2_io_decoded_instruction_bits_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_2_io_decoded_instruction_bits_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (_decoders_2_io_decoded_instruction_bits_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (_decoders_2_io_decoded_instruction_bits_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (_decoders_2_io_decoded_instruction_bits_IS_IMM),
    .io_enq_bits_decoded_instruction_2_memory_type
      (_decoders_2_io_decoded_instruction_bits_memory_type),
    .io_enq_bits_decoded_instruction_2_access_width
      (_decoders_2_io_decoded_instruction_bits_access_width),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_3_RDold
      (_decoders_3_io_decoded_instruction_bits_RDold),
    .io_enq_bits_decoded_instruction_3_RD
      (_decoders_3_io_decoded_instruction_bits_RD),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (_decoders_3_io_decoded_instruction_bits_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (_decoders_3_io_decoded_instruction_bits_RS1),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (_decoders_3_io_decoded_instruction_bits_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (_decoders_3_io_decoded_instruction_bits_RS2),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (_decoders_3_io_decoded_instruction_bits_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (_decoders_3_io_decoded_instruction_bits_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (_decoders_3_io_decoded_instruction_bits_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (_decoders_3_io_decoded_instruction_bits_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index            (6'h0),
    .io_enq_bits_decoded_instruction_3_MOB_index            (4'h0),
    .io_enq_bits_decoded_instruction_3_FTQ_index            (4'h0),
    .io_enq_bits_decoded_instruction_3_instructionType
      (_decoders_3_io_decoded_instruction_bits_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (_decoders_3_io_decoded_instruction_bits_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (_decoders_3_io_decoded_instruction_bits_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (_decoders_3_io_decoded_instruction_bits_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_3_io_decoded_instruction_bits_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (_decoders_3_io_decoded_instruction_bits_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (_decoders_3_io_decoded_instruction_bits_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (_decoders_3_io_decoded_instruction_bits_IS_IMM),
    .io_enq_bits_decoded_instruction_3_memory_type
      (_decoders_3_io_decoded_instruction_bits_memory_type),
    .io_enq_bits_decoded_instruction_3_access_width
      (_decoders_3_io_decoded_instruction_bits_access_width),
    .io_enq_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3),
    .io_enq_bits_GHR                                        (io_fetch_packet_bits_GHR),
    .io_enq_bits_TOS                                        (io_fetch_packet_bits_TOS),
    .io_enq_bits_NEXT                                       (io_fetch_packet_bits_NEXT),
    .io_enq_bits_free_list_front_pointer                    (8'h0),
    .io_deq_ready                                           (_io_predictions_in_ready_T),
    .io_deq_valid
      (io_decoded_fetch_packet_valid),
    .io_deq_bits_fetch_PC
      (io_decoded_fetch_packet_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_0_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_deq_bits_decoded_instruction_0_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_deq_bits_decoded_instruction_0_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_deq_bits_decoded_instruction_0_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_1_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_deq_bits_decoded_instruction_1_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_deq_bits_decoded_instruction_1_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_deq_bits_decoded_instruction_1_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_2_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_deq_bits_decoded_instruction_2_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_deq_bits_decoded_instruction_2_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_deq_bits_decoded_instruction_2_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_3_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_deq_bits_decoded_instruction_3_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_deq_bits_decoded_instruction_3_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_deq_bits_decoded_instruction_3_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_deq_bits_valid_bits_0
      (io_decoded_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1
      (io_decoded_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2
      (io_decoded_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3
      (io_decoded_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_GHR
      (io_decoded_fetch_packet_bits_GHR),
    .io_deq_bits_TOS
      (io_decoded_fetch_packet_bits_TOS),
    .io_deq_bits_NEXT
      (io_decoded_fetch_packet_bits_NEXT),
    .io_deq_bits_free_list_front_pointer
      (io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
  Queue2_FTQ_entry predictions_out_Q (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid
      (_predictions_out_valid_T & _predictions_out_valid_T_1 & ~io_flush),
    .io_enq_bits_valid            (io_predictions_in_bits_valid),
    .io_enq_bits_fetch_PC         (io_predictions_in_bits_fetch_PC),
    .io_enq_bits_is_misprediction (io_predictions_in_bits_is_misprediction),
    .io_enq_bits_predicted_PC     (io_predictions_in_bits_predicted_PC),
    .io_enq_bits_ROB_index        (io_predictions_in_bits_ROB_index),
    .io_enq_bits_T_NT             (io_predictions_in_bits_T_NT),
    .io_enq_bits_br_type          (io_predictions_in_bits_br_type),
    .io_enq_bits_dominant_index   (io_predictions_in_bits_dominant_index),
    .io_enq_bits_resolved_PC      (io_predictions_in_bits_resolved_PC),
    .io_deq_ready                 (_io_predictions_in_ready_T),
    .io_deq_valid                 (io_predictions_out_valid),
    .io_deq_bits_valid            (io_predictions_out_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_out_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_out_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_out_bits_predicted_PC),
    .io_deq_bits_ROB_index        (io_predictions_out_bits_ROB_index),
    .io_deq_bits_T_NT             (io_predictions_out_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_out_bits_br_type),
    .io_deq_bits_dominant_index   (io_predictions_out_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_out_bits_resolved_PC),
    .io_flush                     (io_flush)
  );
  assign io_fetch_packet_ready = io_fetch_packet_ready_REG;
  assign io_predictions_in_ready = io_predictions_in_ready_REG;
endmodule

// VCS coverage exclude_file
module ram_16x434(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [433:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [433:0] W0_data
);

  reg [433:0] Memory[0:15];
  reg         _R0_en_d0;
  reg [3:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 434'bx;
endmodule

module Queue16_decoded_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_0_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RD,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_0_MOB_index,
                io_enq_bits_decoded_instruction_0_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_0_memory_type,
                io_enq_bits_decoded_instruction_0_access_width,
  input         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_1_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RD,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_1_MOB_index,
                io_enq_bits_decoded_instruction_1_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_1_memory_type,
                io_enq_bits_decoded_instruction_1_access_width,
  input         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_2_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RD,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_2_MOB_index,
                io_enq_bits_decoded_instruction_2_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_2_memory_type,
                io_enq_bits_decoded_instruction_2_access_width,
  input         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_3_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RD,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_3_MOB_index,
                io_enq_bits_decoded_instruction_3_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_3_memory_type,
                io_enq_bits_decoded_instruction_3_access_width,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_TOS,
                io_enq_bits_NEXT,
  input  [7:0]  io_enq_bits_free_list_front_pointer,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_0_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_0_RD,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_0_MOB_index,
                io_deq_bits_decoded_instruction_0_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_0_memory_type,
                io_deq_bits_decoded_instruction_0_access_width,
  output        io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_1_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_1_RD,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_1_MOB_index,
                io_deq_bits_decoded_instruction_1_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_1_memory_type,
                io_deq_bits_decoded_instruction_1_access_width,
  output        io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_2_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_2_RD,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_2_MOB_index,
                io_deq_bits_decoded_instruction_2_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_2_memory_type,
                io_deq_bits_decoded_instruction_2_access_width,
  output        io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_3_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_3_RD,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_3_MOB_index,
                io_deq_bits_decoded_instruction_3_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_3_memory_type,
                io_deq_bits_decoded_instruction_3_access_width,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_TOS,
                io_deq_bits_NEXT,
  output [7:0]  io_deq_bits_free_list_front_pointer,
  input         io_flush
);

  wire [433:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x434 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_free_list_front_pointer,
        io_enq_bits_NEXT,
        io_enq_bits_TOS,
        io_enq_bits_GHR,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_access_width,
        io_enq_bits_decoded_instruction_3_memory_type,
        io_enq_bits_decoded_instruction_3_IS_IMM,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_FTQ_index,
        io_enq_bits_decoded_instruction_3_MOB_index,
        io_enq_bits_decoded_instruction_3_ROB_index,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_3_RDold,
        io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_2_access_width,
        io_enq_bits_decoded_instruction_2_memory_type,
        io_enq_bits_decoded_instruction_2_IS_IMM,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_FTQ_index,
        io_enq_bits_decoded_instruction_2_MOB_index,
        io_enq_bits_decoded_instruction_2_ROB_index,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_2_RDold,
        io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_1_access_width,
        io_enq_bits_decoded_instruction_1_memory_type,
        io_enq_bits_decoded_instruction_1_IS_IMM,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_FTQ_index,
        io_enq_bits_decoded_instruction_1_MOB_index,
        io_enq_bits_decoded_instruction_1_ROB_index,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_1_RDold,
        io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_0_access_width,
        io_enq_bits_decoded_instruction_0_memory_type,
        io_enq_bits_decoded_instruction_0_IS_IMM,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_FTQ_index,
        io_enq_bits_decoded_instruction_0_MOB_index,
        io_enq_bits_decoded_instruction_0_ROB_index,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_decoded_instruction_0_RDold,
        io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready = _ram_ext_R0_data[32];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready = _ram_ext_R0_data[33];
  assign io_deq_bits_decoded_instruction_0_RDold = _ram_ext_R0_data[38:34];
  assign io_deq_bits_decoded_instruction_0_RD = _ram_ext_R0_data[45:39];
  assign io_deq_bits_decoded_instruction_0_RD_valid = _ram_ext_R0_data[46];
  assign io_deq_bits_decoded_instruction_0_RS1 = _ram_ext_R0_data[53:47];
  assign io_deq_bits_decoded_instruction_0_RS1_valid = _ram_ext_R0_data[54];
  assign io_deq_bits_decoded_instruction_0_RS2 = _ram_ext_R0_data[61:55];
  assign io_deq_bits_decoded_instruction_0_RS2_valid = _ram_ext_R0_data[62];
  assign io_deq_bits_decoded_instruction_0_IMM = _ram_ext_R0_data[83:63];
  assign io_deq_bits_decoded_instruction_0_FUNCT3 = _ram_ext_R0_data[86:84];
  assign io_deq_bits_decoded_instruction_0_packet_index = _ram_ext_R0_data[88:87];
  assign io_deq_bits_decoded_instruction_0_ROB_index = _ram_ext_R0_data[94:89];
  assign io_deq_bits_decoded_instruction_0_MOB_index = _ram_ext_R0_data[98:95];
  assign io_deq_bits_decoded_instruction_0_FTQ_index = _ram_ext_R0_data[102:99];
  assign io_deq_bits_decoded_instruction_0_instructionType = _ram_ext_R0_data[107:103];
  assign io_deq_bits_decoded_instruction_0_portID = _ram_ext_R0_data[109:108];
  assign io_deq_bits_decoded_instruction_0_RS_type = _ram_ext_R0_data[111:110];
  assign io_deq_bits_decoded_instruction_0_needs_ALU = _ram_ext_R0_data[112];
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit = _ram_ext_R0_data[113];
  assign io_deq_bits_decoded_instruction_0_needs_CSRs = _ram_ext_R0_data[114];
  assign io_deq_bits_decoded_instruction_0_SUBTRACT = _ram_ext_R0_data[115];
  assign io_deq_bits_decoded_instruction_0_MULTIPLY = _ram_ext_R0_data[116];
  assign io_deq_bits_decoded_instruction_0_IS_IMM = _ram_ext_R0_data[117];
  assign io_deq_bits_decoded_instruction_0_memory_type = _ram_ext_R0_data[119:118];
  assign io_deq_bits_decoded_instruction_0_access_width = _ram_ext_R0_data[121:120];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready = _ram_ext_R0_data[122];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready = _ram_ext_R0_data[123];
  assign io_deq_bits_decoded_instruction_1_RDold = _ram_ext_R0_data[128:124];
  assign io_deq_bits_decoded_instruction_1_RD = _ram_ext_R0_data[135:129];
  assign io_deq_bits_decoded_instruction_1_RD_valid = _ram_ext_R0_data[136];
  assign io_deq_bits_decoded_instruction_1_RS1 = _ram_ext_R0_data[143:137];
  assign io_deq_bits_decoded_instruction_1_RS1_valid = _ram_ext_R0_data[144];
  assign io_deq_bits_decoded_instruction_1_RS2 = _ram_ext_R0_data[151:145];
  assign io_deq_bits_decoded_instruction_1_RS2_valid = _ram_ext_R0_data[152];
  assign io_deq_bits_decoded_instruction_1_IMM = _ram_ext_R0_data[173:153];
  assign io_deq_bits_decoded_instruction_1_FUNCT3 = _ram_ext_R0_data[176:174];
  assign io_deq_bits_decoded_instruction_1_packet_index = _ram_ext_R0_data[178:177];
  assign io_deq_bits_decoded_instruction_1_ROB_index = _ram_ext_R0_data[184:179];
  assign io_deq_bits_decoded_instruction_1_MOB_index = _ram_ext_R0_data[188:185];
  assign io_deq_bits_decoded_instruction_1_FTQ_index = _ram_ext_R0_data[192:189];
  assign io_deq_bits_decoded_instruction_1_instructionType = _ram_ext_R0_data[197:193];
  assign io_deq_bits_decoded_instruction_1_portID = _ram_ext_R0_data[199:198];
  assign io_deq_bits_decoded_instruction_1_RS_type = _ram_ext_R0_data[201:200];
  assign io_deq_bits_decoded_instruction_1_needs_ALU = _ram_ext_R0_data[202];
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit = _ram_ext_R0_data[203];
  assign io_deq_bits_decoded_instruction_1_needs_CSRs = _ram_ext_R0_data[204];
  assign io_deq_bits_decoded_instruction_1_SUBTRACT = _ram_ext_R0_data[205];
  assign io_deq_bits_decoded_instruction_1_MULTIPLY = _ram_ext_R0_data[206];
  assign io_deq_bits_decoded_instruction_1_IS_IMM = _ram_ext_R0_data[207];
  assign io_deq_bits_decoded_instruction_1_memory_type = _ram_ext_R0_data[209:208];
  assign io_deq_bits_decoded_instruction_1_access_width = _ram_ext_R0_data[211:210];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready = _ram_ext_R0_data[212];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready = _ram_ext_R0_data[213];
  assign io_deq_bits_decoded_instruction_2_RDold = _ram_ext_R0_data[218:214];
  assign io_deq_bits_decoded_instruction_2_RD = _ram_ext_R0_data[225:219];
  assign io_deq_bits_decoded_instruction_2_RD_valid = _ram_ext_R0_data[226];
  assign io_deq_bits_decoded_instruction_2_RS1 = _ram_ext_R0_data[233:227];
  assign io_deq_bits_decoded_instruction_2_RS1_valid = _ram_ext_R0_data[234];
  assign io_deq_bits_decoded_instruction_2_RS2 = _ram_ext_R0_data[241:235];
  assign io_deq_bits_decoded_instruction_2_RS2_valid = _ram_ext_R0_data[242];
  assign io_deq_bits_decoded_instruction_2_IMM = _ram_ext_R0_data[263:243];
  assign io_deq_bits_decoded_instruction_2_FUNCT3 = _ram_ext_R0_data[266:264];
  assign io_deq_bits_decoded_instruction_2_packet_index = _ram_ext_R0_data[268:267];
  assign io_deq_bits_decoded_instruction_2_ROB_index = _ram_ext_R0_data[274:269];
  assign io_deq_bits_decoded_instruction_2_MOB_index = _ram_ext_R0_data[278:275];
  assign io_deq_bits_decoded_instruction_2_FTQ_index = _ram_ext_R0_data[282:279];
  assign io_deq_bits_decoded_instruction_2_instructionType = _ram_ext_R0_data[287:283];
  assign io_deq_bits_decoded_instruction_2_portID = _ram_ext_R0_data[289:288];
  assign io_deq_bits_decoded_instruction_2_RS_type = _ram_ext_R0_data[291:290];
  assign io_deq_bits_decoded_instruction_2_needs_ALU = _ram_ext_R0_data[292];
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit = _ram_ext_R0_data[293];
  assign io_deq_bits_decoded_instruction_2_needs_CSRs = _ram_ext_R0_data[294];
  assign io_deq_bits_decoded_instruction_2_SUBTRACT = _ram_ext_R0_data[295];
  assign io_deq_bits_decoded_instruction_2_MULTIPLY = _ram_ext_R0_data[296];
  assign io_deq_bits_decoded_instruction_2_IS_IMM = _ram_ext_R0_data[297];
  assign io_deq_bits_decoded_instruction_2_memory_type = _ram_ext_R0_data[299:298];
  assign io_deq_bits_decoded_instruction_2_access_width = _ram_ext_R0_data[301:300];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready = _ram_ext_R0_data[302];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready = _ram_ext_R0_data[303];
  assign io_deq_bits_decoded_instruction_3_RDold = _ram_ext_R0_data[308:304];
  assign io_deq_bits_decoded_instruction_3_RD = _ram_ext_R0_data[315:309];
  assign io_deq_bits_decoded_instruction_3_RD_valid = _ram_ext_R0_data[316];
  assign io_deq_bits_decoded_instruction_3_RS1 = _ram_ext_R0_data[323:317];
  assign io_deq_bits_decoded_instruction_3_RS1_valid = _ram_ext_R0_data[324];
  assign io_deq_bits_decoded_instruction_3_RS2 = _ram_ext_R0_data[331:325];
  assign io_deq_bits_decoded_instruction_3_RS2_valid = _ram_ext_R0_data[332];
  assign io_deq_bits_decoded_instruction_3_IMM = _ram_ext_R0_data[353:333];
  assign io_deq_bits_decoded_instruction_3_FUNCT3 = _ram_ext_R0_data[356:354];
  assign io_deq_bits_decoded_instruction_3_packet_index = _ram_ext_R0_data[358:357];
  assign io_deq_bits_decoded_instruction_3_ROB_index = _ram_ext_R0_data[364:359];
  assign io_deq_bits_decoded_instruction_3_MOB_index = _ram_ext_R0_data[368:365];
  assign io_deq_bits_decoded_instruction_3_FTQ_index = _ram_ext_R0_data[372:369];
  assign io_deq_bits_decoded_instruction_3_instructionType = _ram_ext_R0_data[377:373];
  assign io_deq_bits_decoded_instruction_3_portID = _ram_ext_R0_data[379:378];
  assign io_deq_bits_decoded_instruction_3_RS_type = _ram_ext_R0_data[381:380];
  assign io_deq_bits_decoded_instruction_3_needs_ALU = _ram_ext_R0_data[382];
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit = _ram_ext_R0_data[383];
  assign io_deq_bits_decoded_instruction_3_needs_CSRs = _ram_ext_R0_data[384];
  assign io_deq_bits_decoded_instruction_3_SUBTRACT = _ram_ext_R0_data[385];
  assign io_deq_bits_decoded_instruction_3_MULTIPLY = _ram_ext_R0_data[386];
  assign io_deq_bits_decoded_instruction_3_IS_IMM = _ram_ext_R0_data[387];
  assign io_deq_bits_decoded_instruction_3_memory_type = _ram_ext_R0_data[389:388];
  assign io_deq_bits_decoded_instruction_3_access_width = _ram_ext_R0_data[391:390];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[392];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[393];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[394];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[395];
  assign io_deq_bits_GHR = _ram_ext_R0_data[411:396];
  assign io_deq_bits_TOS = _ram_ext_R0_data[418:412];
  assign io_deq_bits_NEXT = _ram_ext_R0_data[425:419];
  assign io_deq_bits_free_list_front_pointer = _ram_ext_R0_data[433:426];
endmodule

// VCS coverage exclude_file
module ram_16x110(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [109:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [109:0] W0_data
);

  reg [109:0] Memory[0:15];
  reg         _R0_en_d0;
  reg [3:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 110'bx;
endmodule

module Queue16_FTQ_entry(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
                io_enq_bits_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_is_misprediction,
  input  [31:0] io_enq_bits_predicted_PC,
  input  [5:0]  io_enq_bits_ROB_index,
  input         io_enq_bits_T_NT,
  input  [2:0]  io_enq_bits_br_type,
  input  [1:0]  io_enq_bits_dominant_index,
  input  [31:0] io_enq_bits_resolved_PC,
  input         io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_is_misprediction,
  output [31:0] io_deq_bits_predicted_PC,
  output [5:0]  io_deq_bits_ROB_index,
  output        io_deq_bits_T_NT,
  output [2:0]  io_deq_bits_br_type,
  output [1:0]  io_deq_bits_dominant_index,
  output [31:0] io_deq_bits_resolved_PC,
  input         io_flush
);

  wire [109:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x110 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_resolved_PC,
        io_enq_bits_dominant_index,
        io_enq_bits_br_type,
        io_enq_bits_T_NT,
        io_enq_bits_ROB_index,
        io_enq_bits_predicted_PC,
        io_enq_bits_is_misprediction,
        io_enq_bits_fetch_PC,
        io_enq_bits_valid})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_valid = _ram_ext_R0_data[0];
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[32:1];
  assign io_deq_bits_is_misprediction = _ram_ext_R0_data[33];
  assign io_deq_bits_predicted_PC = _ram_ext_R0_data[65:34];
  assign io_deq_bits_ROB_index = _ram_ext_R0_data[71:66];
  assign io_deq_bits_T_NT = _ram_ext_R0_data[72];
  assign io_deq_bits_br_type = _ram_ext_R0_data[75:73];
  assign io_deq_bits_dominant_index = _ram_ext_R0_data[77:76];
  assign io_deq_bits_resolved_PC = _ram_ext_R0_data[109:78];
endmodule

module free_list(
  input         clock,
                reset,
                io_rename_valid_0,
                io_rename_valid_1,
                io_rename_valid_2,
                io_rename_valid_3,
  output [6:0]  io_renamed_values_0,
                io_renamed_values_1,
                io_renamed_values_2,
                io_renamed_values_3,
  output        io_renamed_valid_0,
                io_renamed_valid_1,
                io_renamed_valid_2,
                io_renamed_valid_3,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output [6:0]  io_free_list_front_pointer,
  output        io_can_reallocate,
                io_can_allocate
);

  wire [4:0]       _available_elemets_6to2;
  wire [63:0][6:0] _GEN =
    '{7'h40,
      7'h3F,
      7'h3E,
      7'h3D,
      7'h3C,
      7'h3B,
      7'h3A,
      7'h39,
      7'h38,
      7'h37,
      7'h36,
      7'h35,
      7'h34,
      7'h33,
      7'h32,
      7'h31,
      7'h30,
      7'h2F,
      7'h2E,
      7'h2D,
      7'h2C,
      7'h2B,
      7'h2A,
      7'h29,
      7'h28,
      7'h27,
      7'h26,
      7'h25,
      7'h24,
      7'h23,
      7'h22,
      7'h21,
      7'h20,
      7'h1F,
      7'h1E,
      7'h1D,
      7'h1C,
      7'h1B,
      7'h1A,
      7'h19,
      7'h18,
      7'h17,
      7'h16,
      7'h15,
      7'h14,
      7'h13,
      7'h12,
      7'h11,
      7'h10,
      7'hF,
      7'hE,
      7'hD,
      7'hC,
      7'hB,
      7'hA,
      7'h9,
      7'h8,
      7'h7,
      7'h6,
      7'h5,
      7'h4,
      7'h3,
      7'h2,
      7'h1};
  wire             flush = io_commit_valid & io_commit_bits_is_misprediction;
  reg  [6:0]       front_pointer;
  reg  [6:0]       back_pointer;
  wire [5:0]       front_index = front_pointer[5:0];
  wire [5:0]       back_index = back_pointer[5:0];
  wire [1:0]       _GEN_0 = {1'h0, io_rename_valid_0};
  wire             valid = io_rename_valid_0 & ~flush & (|_available_elemets_6to2);
  wire [1:0]       _GEN_1 = {1'h0, io_rename_valid_1};
  wire [1:0]       _front_pointer_T_1 = _GEN_0 + _GEN_1;
  wire [2:0]       _GEN_2 = {1'h0, _front_pointer_T_1};
  wire             valid_1 = io_rename_valid_1 & ~flush & (|_available_elemets_6to2);
  wire [1:0]       _GEN_3 = {1'h0, io_rename_valid_2};
  wire             valid_2 = io_rename_valid_2 & ~flush & (|_available_elemets_6to2);
  wire [2:0]       _GEN_4 = {1'h0, _GEN_3 + {1'h0, io_rename_valid_3}};
  wire             valid_3 = io_rename_valid_3 & ~flush & (|_available_elemets_6to2);
  wire             allocate_valid_0 =
    io_commit_bits_RD_valid_0 & (|io_commit_bits_RD_0) & io_commit_valid;
  wire             allocate_valid_1 =
    io_commit_bits_RD_valid_1 & (|io_commit_bits_RD_1) & io_commit_valid;
  wire             allocate_valid_2 =
    io_commit_bits_RD_valid_2 & (|io_commit_bits_RD_2) & io_commit_valid;
  wire             allocate_valid_3 =
    io_commit_bits_RD_valid_3 & (|io_commit_bits_RD_3) & io_commit_valid;
  wire [6:0]       available_elemets = back_pointer - front_pointer;
  wire             io_can_reallocate_0 = available_elemets + 7'h4 < 7'h41;
  assign _available_elemets_6to2 = available_elemets[6:2];
  reg              hasBeenResetReg;
  initial
    hasBeenResetReg = 1'bx;
  wire             hasBeenReset = hasBeenResetReg === 1'h1 & reset === 1'h0;
  assert property (@(posedge clock) disable iff (~hasBeenReset)
                   available_elemets < 7'h41);
  assert property (@(posedge clock) disable iff (~hasBeenReset)
                   available_elemets < 7'h3D == io_can_reallocate_0);
  assert property (@(posedge clock) disable iff (~hasBeenReset)
                   (|(available_elemets[6:2])) == (|_available_elemets_6to2));
  assume property (@(posedge clock) disable iff (~hasBeenReset) ~io_commit_valid);
  always @(posedge clock) begin
    if (reset) begin
      hasBeenResetReg <= 1'h1;
      front_pointer <= 7'h0;
      back_pointer <= 7'h40;
    end
    else begin
      if (~flush & (|_available_elemets_6to2))
        front_pointer <= front_pointer + {4'h0, _GEN_2 + _GEN_4};
      else if (flush)
        front_pointer <= io_commit_bits_free_list_front_pointer[6:0];
      if (io_commit_valid & io_can_reallocate_0 & ~flush)
        back_pointer <=
          back_pointer
          + {4'h0,
             {1'h0, {1'h0, allocate_valid_0} + {1'h0, allocate_valid_1}}
               + {1'h0, {1'h0, allocate_valid_2} + {1'h0, allocate_valid_3}}};
    end
  end // always @(posedge)
  assign io_renamed_values_0 =
    valid ? _GEN[front_index + {5'h0, io_rename_valid_0 - 1'h1}] : 7'h0;
  assign io_renamed_values_1 =
    valid_1 ? _GEN[front_index + {4'h0, _front_pointer_T_1 - 2'h1}] : 7'h0;
  assign io_renamed_values_2 =
    valid_2 ? _GEN[front_index + {4'h0, _GEN_0 + _GEN_1 + _GEN_3 - 2'h1}] : 7'h0;
  assign io_renamed_values_3 =
    valid_3 ? _GEN[front_index + {3'h0, _GEN_2 + _GEN_4 - 3'h1}] : 7'h0;
  assign io_renamed_valid_0 = valid;
  assign io_renamed_valid_1 = valid_1;
  assign io_renamed_valid_2 = valid_2;
  assign io_renamed_valid_3 = valid_3;
  assign io_free_list_front_pointer = front_pointer;
  assign io_can_reallocate = io_can_reallocate_0;
  assign io_can_allocate = |_available_elemets_6to2;
endmodule

module WAW_handler(
  input        io_decoder_RD_valid_bits_0,
               io_decoder_RD_valid_bits_1,
               io_decoder_RD_valid_bits_2,
               io_decoder_RD_valid_bits_3,
  input  [4:0] io_decoder_RD_values_0,
               io_decoder_RD_values_1,
               io_decoder_RD_values_2,
               io_decoder_RD_values_3,
  input  [6:0] io_free_list_RD_values_0,
               io_free_list_RD_values_1,
               io_free_list_RD_values_2,
               io_free_list_RD_values_3,
  output       io_RAT_wr_en_0,
               io_RAT_wr_en_1,
               io_RAT_wr_en_2,
               io_RAT_wr_en_3,
  output [4:0] io_RAT_RD_values_0,
               io_RAT_RD_values_1,
               io_RAT_RD_values_2,
               io_RAT_RD_values_3,
  output [6:0] io_FL_RD_values_0,
               io_FL_RD_values_1,
               io_FL_RD_values_2,
               io_FL_RD_values_3
);

  assign io_RAT_wr_en_0 =
    io_decoder_RD_valid_bits_0
    & (io_decoder_RD_values_0 != io_decoder_RD_values_1 | ~io_decoder_RD_valid_bits_1)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_1 =
    io_decoder_RD_valid_bits_1
    & (io_decoder_RD_values_1 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_1 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_2 =
    io_decoder_RD_valid_bits_2
    & (io_decoder_RD_values_2 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_3 = io_decoder_RD_valid_bits_3;
  assign io_RAT_RD_values_0 = io_decoder_RD_values_0;
  assign io_RAT_RD_values_1 = io_decoder_RD_values_1;
  assign io_RAT_RD_values_2 = io_decoder_RD_values_2;
  assign io_RAT_RD_values_3 = io_decoder_RD_values_3;
  assign io_FL_RD_values_0 = io_free_list_RD_values_0;
  assign io_FL_RD_values_1 = io_free_list_RD_values_1;
  assign io_FL_RD_values_2 = io_free_list_RD_values_2;
  assign io_FL_RD_values_3 = io_free_list_RD_values_3;
endmodule

module RAT(
  input        clock,
               reset,
  input  [4:0] io_instruction_RS1_0,
               io_instruction_RS1_1,
               io_instruction_RS1_2,
               io_instruction_RS1_3,
               io_instruction_RS2_0,
               io_instruction_RS2_1,
               io_instruction_RS2_2,
               io_instruction_RS2_3,
               io_instruction_RD_0,
               io_instruction_RD_1,
               io_instruction_RD_2,
               io_instruction_RD_3,
  input        io_free_list_wr_en_0,
               io_free_list_wr_en_1,
               io_free_list_wr_en_2,
               io_free_list_wr_en_3,
  input  [6:0] io_free_list_RD_0,
               io_free_list_RD_1,
               io_free_list_RD_2,
               io_free_list_RD_3,
  input        io_commit_valid,
               io_commit_bits_is_misprediction,
               io_commit_bits_exception,
  input  [4:0] io_commit_bits_RDold_0,
               io_commit_bits_RDold_1,
               io_commit_bits_RDold_2,
               io_commit_bits_RDold_3,
  input  [6:0] io_commit_bits_RD_0,
               io_commit_bits_RD_1,
               io_commit_bits_RD_2,
               io_commit_bits_RD_3,
  input        io_commit_bits_RD_valid_0,
               io_commit_bits_RD_valid_1,
               io_commit_bits_RD_valid_2,
               io_commit_bits_RD_valid_3,
  output [6:0] io_RAT_RS1_0,
               io_RAT_RS1_1,
               io_RAT_RS1_2,
               io_RAT_RS1_3,
               io_RAT_RS2_0,
               io_RAT_RS2_1,
               io_RAT_RS2_2,
               io_RAT_RS2_3
);

  reg  [6:0]       commit_RAT_0;
  reg  [6:0]       commit_RAT_1;
  reg  [6:0]       commit_RAT_2;
  reg  [6:0]       commit_RAT_3;
  reg  [6:0]       commit_RAT_4;
  reg  [6:0]       commit_RAT_5;
  reg  [6:0]       commit_RAT_6;
  reg  [6:0]       commit_RAT_7;
  reg  [6:0]       commit_RAT_8;
  reg  [6:0]       commit_RAT_9;
  reg  [6:0]       commit_RAT_10;
  reg  [6:0]       commit_RAT_11;
  reg  [6:0]       commit_RAT_12;
  reg  [6:0]       commit_RAT_13;
  reg  [6:0]       commit_RAT_14;
  reg  [6:0]       commit_RAT_15;
  reg  [6:0]       commit_RAT_16;
  reg  [6:0]       commit_RAT_17;
  reg  [6:0]       commit_RAT_18;
  reg  [6:0]       commit_RAT_19;
  reg  [6:0]       commit_RAT_20;
  reg  [6:0]       commit_RAT_21;
  reg  [6:0]       commit_RAT_22;
  reg  [6:0]       commit_RAT_23;
  reg  [6:0]       commit_RAT_24;
  reg  [6:0]       commit_RAT_25;
  reg  [6:0]       commit_RAT_26;
  reg  [6:0]       commit_RAT_27;
  reg  [6:0]       commit_RAT_28;
  reg  [6:0]       commit_RAT_29;
  reg  [6:0]       commit_RAT_30;
  reg  [6:0]       commit_RAT_31;
  reg  [6:0]       speculative_RAT_0;
  reg  [6:0]       speculative_RAT_1;
  reg  [6:0]       speculative_RAT_2;
  reg  [6:0]       speculative_RAT_3;
  reg  [6:0]       speculative_RAT_4;
  reg  [6:0]       speculative_RAT_5;
  reg  [6:0]       speculative_RAT_6;
  reg  [6:0]       speculative_RAT_7;
  reg  [6:0]       speculative_RAT_8;
  reg  [6:0]       speculative_RAT_9;
  reg  [6:0]       speculative_RAT_10;
  reg  [6:0]       speculative_RAT_11;
  reg  [6:0]       speculative_RAT_12;
  reg  [6:0]       speculative_RAT_13;
  reg  [6:0]       speculative_RAT_14;
  reg  [6:0]       speculative_RAT_15;
  reg  [6:0]       speculative_RAT_16;
  reg  [6:0]       speculative_RAT_17;
  reg  [6:0]       speculative_RAT_18;
  reg  [6:0]       speculative_RAT_19;
  reg  [6:0]       speculative_RAT_20;
  reg  [6:0]       speculative_RAT_21;
  reg  [6:0]       speculative_RAT_22;
  reg  [6:0]       speculative_RAT_23;
  reg  [6:0]       speculative_RAT_24;
  reg  [6:0]       speculative_RAT_25;
  reg  [6:0]       speculative_RAT_26;
  reg  [6:0]       speculative_RAT_27;
  reg  [6:0]       speculative_RAT_28;
  reg  [6:0]       speculative_RAT_29;
  reg  [6:0]       speculative_RAT_30;
  reg  [6:0]       speculative_RAT_31;
  wire [31:0][6:0] _GEN =
    {{speculative_RAT_31},
     {speculative_RAT_30},
     {speculative_RAT_29},
     {speculative_RAT_28},
     {speculative_RAT_27},
     {speculative_RAT_26},
     {speculative_RAT_25},
     {speculative_RAT_24},
     {speculative_RAT_23},
     {speculative_RAT_22},
     {speculative_RAT_21},
     {speculative_RAT_20},
     {speculative_RAT_19},
     {speculative_RAT_18},
     {speculative_RAT_17},
     {speculative_RAT_16},
     {speculative_RAT_15},
     {speculative_RAT_14},
     {speculative_RAT_13},
     {speculative_RAT_12},
     {speculative_RAT_11},
     {speculative_RAT_10},
     {speculative_RAT_9},
     {speculative_RAT_8},
     {speculative_RAT_7},
     {speculative_RAT_6},
     {speculative_RAT_5},
     {speculative_RAT_4},
     {speculative_RAT_3},
     {speculative_RAT_2},
     {speculative_RAT_1},
     {speculative_RAT_0}};
  always @(posedge clock) begin
    if (reset) begin
      commit_RAT_0 <= 7'h0;
      commit_RAT_1 <= 7'h0;
      commit_RAT_2 <= 7'h0;
      commit_RAT_3 <= 7'h0;
      commit_RAT_4 <= 7'h0;
      commit_RAT_5 <= 7'h0;
      commit_RAT_6 <= 7'h0;
      commit_RAT_7 <= 7'h0;
      commit_RAT_8 <= 7'h0;
      commit_RAT_9 <= 7'h0;
      commit_RAT_10 <= 7'h0;
      commit_RAT_11 <= 7'h0;
      commit_RAT_12 <= 7'h0;
      commit_RAT_13 <= 7'h0;
      commit_RAT_14 <= 7'h0;
      commit_RAT_15 <= 7'h0;
      commit_RAT_16 <= 7'h0;
      commit_RAT_17 <= 7'h0;
      commit_RAT_18 <= 7'h0;
      commit_RAT_19 <= 7'h0;
      commit_RAT_20 <= 7'h0;
      commit_RAT_21 <= 7'h0;
      commit_RAT_22 <= 7'h0;
      commit_RAT_23 <= 7'h0;
      commit_RAT_24 <= 7'h0;
      commit_RAT_25 <= 7'h0;
      commit_RAT_26 <= 7'h0;
      commit_RAT_27 <= 7'h0;
      commit_RAT_28 <= 7'h0;
      commit_RAT_29 <= 7'h0;
      commit_RAT_30 <= 7'h0;
      commit_RAT_31 <= 7'h0;
      speculative_RAT_0 <= 7'h0;
      speculative_RAT_1 <= 7'h0;
      speculative_RAT_2 <= 7'h0;
      speculative_RAT_3 <= 7'h0;
      speculative_RAT_4 <= 7'h0;
      speculative_RAT_5 <= 7'h0;
      speculative_RAT_6 <= 7'h0;
      speculative_RAT_7 <= 7'h0;
      speculative_RAT_8 <= 7'h0;
      speculative_RAT_9 <= 7'h0;
      speculative_RAT_10 <= 7'h0;
      speculative_RAT_11 <= 7'h0;
      speculative_RAT_12 <= 7'h0;
      speculative_RAT_13 <= 7'h0;
      speculative_RAT_14 <= 7'h0;
      speculative_RAT_15 <= 7'h0;
      speculative_RAT_16 <= 7'h0;
      speculative_RAT_17 <= 7'h0;
      speculative_RAT_18 <= 7'h0;
      speculative_RAT_19 <= 7'h0;
      speculative_RAT_20 <= 7'h0;
      speculative_RAT_21 <= 7'h0;
      speculative_RAT_22 <= 7'h0;
      speculative_RAT_23 <= 7'h0;
      speculative_RAT_24 <= 7'h0;
      speculative_RAT_25 <= 7'h0;
      speculative_RAT_26 <= 7'h0;
      speculative_RAT_27 <= 7'h0;
      speculative_RAT_28 <= 7'h0;
      speculative_RAT_29 <= 7'h0;
      speculative_RAT_30 <= 7'h0;
      speculative_RAT_31 <= 7'h0;
    end
    else begin
      automatic logic _GEN_0 =
        io_commit_valid & (io_commit_bits_is_misprediction | io_commit_bits_exception);
      automatic logic _GEN_1;
      automatic logic _GEN_2;
      automatic logic _GEN_3;
      automatic logic _GEN_4 = io_commit_valid & io_commit_bits_RD_valid_3 & ~_GEN_0;
      _GEN_1 = io_commit_valid & io_commit_bits_RD_valid_0 & ~_GEN_0;
      _GEN_2 = io_commit_valid & io_commit_bits_RD_valid_1 & ~_GEN_0;
      _GEN_3 = io_commit_valid & io_commit_bits_RD_valid_2 & ~_GEN_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h0)
        commit_RAT_0 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h0)
        commit_RAT_0 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h0)
        commit_RAT_0 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h0)
        commit_RAT_0 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h1)
        commit_RAT_1 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h1)
        commit_RAT_1 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h1)
        commit_RAT_1 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h1)
        commit_RAT_1 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h2)
        commit_RAT_2 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h2)
        commit_RAT_2 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h2)
        commit_RAT_2 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h2)
        commit_RAT_2 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h3)
        commit_RAT_3 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h3)
        commit_RAT_3 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h3)
        commit_RAT_3 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h3)
        commit_RAT_3 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h4)
        commit_RAT_4 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h4)
        commit_RAT_4 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h4)
        commit_RAT_4 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h4)
        commit_RAT_4 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h5)
        commit_RAT_5 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h5)
        commit_RAT_5 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h5)
        commit_RAT_5 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h5)
        commit_RAT_5 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h6)
        commit_RAT_6 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h6)
        commit_RAT_6 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h6)
        commit_RAT_6 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h6)
        commit_RAT_6 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h7)
        commit_RAT_7 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h7)
        commit_RAT_7 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h7)
        commit_RAT_7 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h7)
        commit_RAT_7 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h8)
        commit_RAT_8 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h8)
        commit_RAT_8 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h8)
        commit_RAT_8 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h8)
        commit_RAT_8 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h9)
        commit_RAT_9 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h9)
        commit_RAT_9 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h9)
        commit_RAT_9 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h9)
        commit_RAT_9 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'hA)
        commit_RAT_10 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'hA)
        commit_RAT_10 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'hA)
        commit_RAT_10 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'hA)
        commit_RAT_10 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'hB)
        commit_RAT_11 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'hB)
        commit_RAT_11 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'hB)
        commit_RAT_11 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'hB)
        commit_RAT_11 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'hC)
        commit_RAT_12 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'hC)
        commit_RAT_12 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'hC)
        commit_RAT_12 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'hC)
        commit_RAT_12 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'hD)
        commit_RAT_13 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'hD)
        commit_RAT_13 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'hD)
        commit_RAT_13 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'hD)
        commit_RAT_13 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'hE)
        commit_RAT_14 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'hE)
        commit_RAT_14 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'hE)
        commit_RAT_14 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'hE)
        commit_RAT_14 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'hF)
        commit_RAT_15 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'hF)
        commit_RAT_15 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'hF)
        commit_RAT_15 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'hF)
        commit_RAT_15 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h10)
        commit_RAT_16 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h10)
        commit_RAT_16 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h10)
        commit_RAT_16 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h10)
        commit_RAT_16 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h11)
        commit_RAT_17 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h11)
        commit_RAT_17 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h11)
        commit_RAT_17 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h11)
        commit_RAT_17 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h12)
        commit_RAT_18 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h12)
        commit_RAT_18 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h12)
        commit_RAT_18 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h12)
        commit_RAT_18 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h13)
        commit_RAT_19 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h13)
        commit_RAT_19 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h13)
        commit_RAT_19 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h13)
        commit_RAT_19 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h14)
        commit_RAT_20 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h14)
        commit_RAT_20 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h14)
        commit_RAT_20 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h14)
        commit_RAT_20 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h15)
        commit_RAT_21 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h15)
        commit_RAT_21 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h15)
        commit_RAT_21 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h15)
        commit_RAT_21 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h16)
        commit_RAT_22 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h16)
        commit_RAT_22 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h16)
        commit_RAT_22 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h16)
        commit_RAT_22 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h17)
        commit_RAT_23 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h17)
        commit_RAT_23 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h17)
        commit_RAT_23 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h17)
        commit_RAT_23 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h18)
        commit_RAT_24 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h18)
        commit_RAT_24 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h18)
        commit_RAT_24 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h18)
        commit_RAT_24 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h19)
        commit_RAT_25 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h19)
        commit_RAT_25 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h19)
        commit_RAT_25 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h19)
        commit_RAT_25 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h1A)
        commit_RAT_26 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h1A)
        commit_RAT_26 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h1A)
        commit_RAT_26 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h1A)
        commit_RAT_26 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h1B)
        commit_RAT_27 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h1B)
        commit_RAT_27 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h1B)
        commit_RAT_27 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h1B)
        commit_RAT_27 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h1C)
        commit_RAT_28 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h1C)
        commit_RAT_28 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h1C)
        commit_RAT_28 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h1C)
        commit_RAT_28 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h1D)
        commit_RAT_29 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h1D)
        commit_RAT_29 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h1D)
        commit_RAT_29 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h1D)
        commit_RAT_29 <= io_commit_bits_RD_0;
      if (_GEN_4 & io_commit_bits_RDold_3 == 5'h1E)
        commit_RAT_30 <= io_commit_bits_RD_3;
      else if (_GEN_3 & io_commit_bits_RDold_2 == 5'h1E)
        commit_RAT_30 <= io_commit_bits_RD_2;
      else if (_GEN_2 & io_commit_bits_RDold_1 == 5'h1E)
        commit_RAT_30 <= io_commit_bits_RD_1;
      else if (_GEN_1 & io_commit_bits_RDold_0 == 5'h1E)
        commit_RAT_30 <= io_commit_bits_RD_0;
      if (_GEN_4 & (&io_commit_bits_RDold_3))
        commit_RAT_31 <= io_commit_bits_RD_3;
      else if (_GEN_3 & (&io_commit_bits_RDold_2))
        commit_RAT_31 <= io_commit_bits_RD_2;
      else if (_GEN_2 & (&io_commit_bits_RDold_1))
        commit_RAT_31 <= io_commit_bits_RD_1;
      else if (_GEN_1 & (&io_commit_bits_RDold_0))
        commit_RAT_31 <= io_commit_bits_RD_0;
      if (_GEN_0) begin
        speculative_RAT_0 <= commit_RAT_0;
        speculative_RAT_1 <= commit_RAT_1;
        speculative_RAT_2 <= commit_RAT_2;
        speculative_RAT_3 <= commit_RAT_3;
        speculative_RAT_4 <= commit_RAT_4;
        speculative_RAT_5 <= commit_RAT_5;
        speculative_RAT_6 <= commit_RAT_6;
        speculative_RAT_7 <= commit_RAT_7;
        speculative_RAT_8 <= commit_RAT_8;
        speculative_RAT_9 <= commit_RAT_9;
        speculative_RAT_10 <= commit_RAT_10;
        speculative_RAT_11 <= commit_RAT_11;
        speculative_RAT_12 <= commit_RAT_12;
        speculative_RAT_13 <= commit_RAT_13;
        speculative_RAT_14 <= commit_RAT_14;
        speculative_RAT_15 <= commit_RAT_15;
        speculative_RAT_16 <= commit_RAT_16;
        speculative_RAT_17 <= commit_RAT_17;
        speculative_RAT_18 <= commit_RAT_18;
        speculative_RAT_19 <= commit_RAT_19;
        speculative_RAT_20 <= commit_RAT_20;
        speculative_RAT_21 <= commit_RAT_21;
        speculative_RAT_22 <= commit_RAT_22;
        speculative_RAT_23 <= commit_RAT_23;
        speculative_RAT_24 <= commit_RAT_24;
        speculative_RAT_25 <= commit_RAT_25;
        speculative_RAT_26 <= commit_RAT_26;
        speculative_RAT_27 <= commit_RAT_27;
        speculative_RAT_28 <= commit_RAT_28;
        speculative_RAT_29 <= commit_RAT_29;
        speculative_RAT_30 <= commit_RAT_30;
        speculative_RAT_31 <= commit_RAT_31;
      end
      else begin
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h0)
          speculative_RAT_0 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h0)
          speculative_RAT_0 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h0)
          speculative_RAT_0 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h0)
          speculative_RAT_0 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1)
          speculative_RAT_1 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1)
          speculative_RAT_1 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1)
          speculative_RAT_1 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1)
          speculative_RAT_1 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h2)
          speculative_RAT_2 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h2)
          speculative_RAT_2 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h2)
          speculative_RAT_2 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h2)
          speculative_RAT_2 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h3)
          speculative_RAT_3 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h3)
          speculative_RAT_3 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h3)
          speculative_RAT_3 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h3)
          speculative_RAT_3 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h4)
          speculative_RAT_4 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h4)
          speculative_RAT_4 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h4)
          speculative_RAT_4 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h4)
          speculative_RAT_4 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h5)
          speculative_RAT_5 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h5)
          speculative_RAT_5 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h5)
          speculative_RAT_5 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h5)
          speculative_RAT_5 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h6)
          speculative_RAT_6 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h6)
          speculative_RAT_6 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h6)
          speculative_RAT_6 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h6)
          speculative_RAT_6 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h7)
          speculative_RAT_7 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h7)
          speculative_RAT_7 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h7)
          speculative_RAT_7 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h7)
          speculative_RAT_7 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h8)
          speculative_RAT_8 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h8)
          speculative_RAT_8 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h8)
          speculative_RAT_8 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h8)
          speculative_RAT_8 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h9)
          speculative_RAT_9 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h9)
          speculative_RAT_9 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h9)
          speculative_RAT_9 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h9)
          speculative_RAT_9 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hA)
          speculative_RAT_10 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hA)
          speculative_RAT_10 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hA)
          speculative_RAT_10 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hA)
          speculative_RAT_10 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hB)
          speculative_RAT_11 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hB)
          speculative_RAT_11 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hB)
          speculative_RAT_11 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hB)
          speculative_RAT_11 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hC)
          speculative_RAT_12 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hC)
          speculative_RAT_12 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hC)
          speculative_RAT_12 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hC)
          speculative_RAT_12 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hD)
          speculative_RAT_13 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hD)
          speculative_RAT_13 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hD)
          speculative_RAT_13 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hD)
          speculative_RAT_13 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hE)
          speculative_RAT_14 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hE)
          speculative_RAT_14 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hE)
          speculative_RAT_14 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hE)
          speculative_RAT_14 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hF)
          speculative_RAT_15 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'hF)
          speculative_RAT_15 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hF)
          speculative_RAT_15 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'hF)
          speculative_RAT_15 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h10)
          speculative_RAT_16 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h10)
          speculative_RAT_16 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h10)
          speculative_RAT_16 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h10)
          speculative_RAT_16 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h11)
          speculative_RAT_17 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h11)
          speculative_RAT_17 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h11)
          speculative_RAT_17 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h11)
          speculative_RAT_17 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h12)
          speculative_RAT_18 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h12)
          speculative_RAT_18 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h12)
          speculative_RAT_18 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h12)
          speculative_RAT_18 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h13)
          speculative_RAT_19 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h13)
          speculative_RAT_19 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h13)
          speculative_RAT_19 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h13)
          speculative_RAT_19 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h14)
          speculative_RAT_20 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h14)
          speculative_RAT_20 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h14)
          speculative_RAT_20 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h14)
          speculative_RAT_20 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h15)
          speculative_RAT_21 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h15)
          speculative_RAT_21 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h15)
          speculative_RAT_21 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h15)
          speculative_RAT_21 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h16)
          speculative_RAT_22 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h16)
          speculative_RAT_22 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h16)
          speculative_RAT_22 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h16)
          speculative_RAT_22 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h17)
          speculative_RAT_23 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h17)
          speculative_RAT_23 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h17)
          speculative_RAT_23 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h17)
          speculative_RAT_23 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h18)
          speculative_RAT_24 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h18)
          speculative_RAT_24 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h18)
          speculative_RAT_24 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h18)
          speculative_RAT_24 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h19)
          speculative_RAT_25 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h19)
          speculative_RAT_25 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h19)
          speculative_RAT_25 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h19)
          speculative_RAT_25 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1A)
          speculative_RAT_26 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1A)
          speculative_RAT_26 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1A)
          speculative_RAT_26 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1A)
          speculative_RAT_26 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1B)
          speculative_RAT_27 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1B)
          speculative_RAT_27 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1B)
          speculative_RAT_27 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1B)
          speculative_RAT_27 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1C)
          speculative_RAT_28 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1C)
          speculative_RAT_28 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1C)
          speculative_RAT_28 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1C)
          speculative_RAT_28 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1D)
          speculative_RAT_29 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1D)
          speculative_RAT_29 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1D)
          speculative_RAT_29 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1D)
          speculative_RAT_29 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1E)
          speculative_RAT_30 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & io_instruction_RD_2 == 5'h1E)
          speculative_RAT_30 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1E)
          speculative_RAT_30 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & io_instruction_RD_0 == 5'h1E)
          speculative_RAT_30 <= io_free_list_RD_0;
        if (io_free_list_wr_en_3 & (&io_instruction_RD_3))
          speculative_RAT_31 <= io_free_list_RD_3;
        else if (io_free_list_wr_en_2 & (&io_instruction_RD_2))
          speculative_RAT_31 <= io_free_list_RD_2;
        else if (io_free_list_wr_en_1 & (&io_instruction_RD_1))
          speculative_RAT_31 <= io_free_list_RD_1;
        else if (io_free_list_wr_en_0 & (&io_instruction_RD_0))
          speculative_RAT_31 <= io_free_list_RD_0;
      end
    end
  end // always @(posedge)
  assign io_RAT_RS1_0 = _GEN[io_instruction_RS1_0];
  assign io_RAT_RS1_1 = _GEN[io_instruction_RS1_1];
  assign io_RAT_RS1_2 = _GEN[io_instruction_RS1_2];
  assign io_RAT_RS1_3 = _GEN[io_instruction_RS1_3];
  assign io_RAT_RS2_0 = _GEN[io_instruction_RS2_0];
  assign io_RAT_RS2_1 = _GEN[io_instruction_RS2_1];
  assign io_RAT_RS2_2 = _GEN[io_instruction_RS2_2];
  assign io_RAT_RS2_3 = _GEN[io_instruction_RS2_3];
endmodule

module rename(
  input         clock,
                reset,
                io_flush,
                io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output        io_predictions_in_ready,
  input         io_predictions_in_valid,
                io_predictions_in_bits_valid,
  input  [31:0] io_predictions_in_bits_fetch_PC,
  input         io_predictions_in_bits_is_misprediction,
  input  [31:0] io_predictions_in_bits_predicted_PC,
  input  [5:0]  io_predictions_in_bits_ROB_index,
  input         io_predictions_in_bits_T_NT,
  input  [2:0]  io_predictions_in_bits_br_type,
  input  [1:0]  io_predictions_in_bits_dominant_index,
  input  [31:0] io_predictions_in_bits_resolved_PC,
  input         io_predictions_out_ready,
  output        io_predictions_out_valid,
                io_predictions_out_bits_valid,
  output [31:0] io_predictions_out_bits_fetch_PC,
  output        io_predictions_out_bits_is_misprediction,
  output [31:0] io_predictions_out_bits_predicted_PC,
  output [5:0]  io_predictions_out_bits_ROB_index,
  output        io_predictions_out_bits_T_NT,
  output [2:0]  io_predictions_out_bits_br_type,
  output [1:0]  io_predictions_out_bits_dominant_index,
  output [31:0] io_predictions_out_bits_resolved_PC,
  output        io_decoded_fetch_packet_ready,
  input         io_decoded_fetch_packet_valid,
  input  [31:0] io_decoded_fetch_packet_bits_fetch_PC,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_0_access_width,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_1_access_width,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_2_access_width,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_3_access_width,
  input         io_decoded_fetch_packet_bits_valid_bits_0,
                io_decoded_fetch_packet_bits_valid_bits_1,
                io_decoded_fetch_packet_bits_valid_bits_2,
                io_decoded_fetch_packet_bits_valid_bits_3,
  input  [15:0] io_decoded_fetch_packet_bits_GHR,
  input  [6:0]  io_decoded_fetch_packet_bits_TOS,
                io_decoded_fetch_packet_bits_NEXT,
  input  [7:0]  io_decoded_fetch_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [31:0] io_FU_outputs_0_bits_address,
  input  [1:0]  io_FU_outputs_0_bits_memory_type,
                io_FU_outputs_0_bits_access_width,
  input         io_FU_outputs_0_bits_is_unsigned,
  input  [31:0] io_FU_outputs_0_bits_wr_data,
  input  [3:0]  io_FU_outputs_0_bits_MOB_index,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [3:0]  io_FU_outputs_0_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_0_bits_exception,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [31:0] io_FU_outputs_1_bits_address,
  input  [1:0]  io_FU_outputs_1_bits_memory_type,
                io_FU_outputs_1_bits_access_width,
  input         io_FU_outputs_1_bits_is_unsigned,
  input  [31:0] io_FU_outputs_1_bits_wr_data,
  input  [3:0]  io_FU_outputs_1_bits_MOB_index,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [3:0]  io_FU_outputs_1_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_1_bits_exception,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [31:0] io_FU_outputs_2_bits_address,
  input  [1:0]  io_FU_outputs_2_bits_memory_type,
                io_FU_outputs_2_bits_access_width,
  input         io_FU_outputs_2_bits_is_unsigned,
  input  [31:0] io_FU_outputs_2_bits_wr_data,
  input  [3:0]  io_FU_outputs_2_bits_MOB_index,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [3:0]  io_FU_outputs_2_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_2_bits_exception,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [31:0] io_FU_outputs_3_bits_address,
  input  [1:0]  io_FU_outputs_3_bits_memory_type,
                io_FU_outputs_3_bits_access_width,
  input         io_FU_outputs_3_bits_is_unsigned,
  input  [31:0] io_FU_outputs_3_bits_wr_data,
  input  [3:0]  io_FU_outputs_3_bits_MOB_index,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [3:0]  io_FU_outputs_3_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  input         io_FU_outputs_3_bits_exception,
                io_renamed_decoded_fetch_packet_ready,
  output        io_renamed_decoded_fetch_packet_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_fetch_PC,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width,
  output        io_renamed_decoded_fetch_packet_bits_valid_bits_0,
                io_renamed_decoded_fetch_packet_bits_valid_bits_1,
                io_renamed_decoded_fetch_packet_bits_valid_bits_2,
                io_renamed_decoded_fetch_packet_bits_valid_bits_3,
  output [15:0] io_renamed_decoded_fetch_packet_bits_GHR,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_TOS,
                io_renamed_decoded_fetch_packet_bits_NEXT,
  output [7:0]  io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
);

  reg          io_predictions_in_ready_REG;
  reg          io_decoded_fetch_packet_ready_REG;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2;
  wire [6:0]   _RAT_io_RAT_RS1_0;
  wire [6:0]   _RAT_io_RAT_RS1_1;
  wire [6:0]   _RAT_io_RAT_RS1_2;
  wire [6:0]   _RAT_io_RAT_RS1_3;
  wire [6:0]   _RAT_io_RAT_RS2_0;
  wire [6:0]   _RAT_io_RAT_RS2_1;
  wire [6:0]   _RAT_io_RAT_RS2_2;
  wire [6:0]   _RAT_io_RAT_RS2_3;
  wire         _WAW_handler_io_RAT_wr_en_0;
  wire         _WAW_handler_io_RAT_wr_en_1;
  wire         _WAW_handler_io_RAT_wr_en_2;
  wire         _WAW_handler_io_RAT_wr_en_3;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_0;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_1;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_2;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_3;
  wire [6:0]   _WAW_handler_io_FL_RD_values_0;
  wire [6:0]   _WAW_handler_io_FL_RD_values_1;
  wire [6:0]   _WAW_handler_io_FL_RD_values_2;
  wire [6:0]   _WAW_handler_io_FL_RD_values_3;
  wire [6:0]   _free_list_io_renamed_values_0;
  wire [6:0]   _free_list_io_renamed_values_1;
  wire [6:0]   _free_list_io_renamed_values_2;
  wire [6:0]   _free_list_io_renamed_values_3;
  wire [6:0]   _free_list_io_free_list_front_pointer;
  wire         _free_list_io_can_allocate;
  wire [62:0]  _GEN =
    '{1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1};
  wire         _predictions_out_Q_io_enq_valid_T =
    io_predictions_in_ready_REG & io_predictions_in_valid;
  wire         _predictions_out_Q_io_enq_valid_T_1 =
    io_decoded_fetch_packet_ready_REG & io_decoded_fetch_packet_valid;
  wire         fire =
    (_predictions_out_Q_io_enq_valid_T | ~io_predictions_in_valid)
    & _predictions_out_Q_io_enq_valid_T_1;
  reg          ready_memory_1;
  reg          ready_memory_2;
  reg          ready_memory_3;
  reg          ready_memory_4;
  reg          ready_memory_5;
  reg          ready_memory_6;
  reg          ready_memory_7;
  reg          ready_memory_8;
  reg          ready_memory_9;
  reg          ready_memory_10;
  reg          ready_memory_11;
  reg          ready_memory_12;
  reg          ready_memory_13;
  reg          ready_memory_14;
  reg          ready_memory_15;
  reg          ready_memory_16;
  reg          ready_memory_17;
  reg          ready_memory_18;
  reg          ready_memory_19;
  reg          ready_memory_20;
  reg          ready_memory_21;
  reg          ready_memory_22;
  reg          ready_memory_23;
  reg          ready_memory_24;
  reg          ready_memory_25;
  reg          ready_memory_26;
  reg          ready_memory_27;
  reg          ready_memory_28;
  reg          ready_memory_29;
  reg          ready_memory_30;
  reg          ready_memory_31;
  reg          ready_memory_32;
  reg          ready_memory_33;
  reg          ready_memory_34;
  reg          ready_memory_35;
  reg          ready_memory_36;
  reg          ready_memory_37;
  reg          ready_memory_38;
  reg          ready_memory_39;
  reg          ready_memory_40;
  reg          ready_memory_41;
  reg          ready_memory_42;
  reg          ready_memory_43;
  reg          ready_memory_44;
  reg          ready_memory_45;
  reg          ready_memory_46;
  reg          ready_memory_47;
  reg          ready_memory_48;
  reg          ready_memory_49;
  reg          ready_memory_50;
  reg          ready_memory_51;
  reg          ready_memory_52;
  reg          ready_memory_53;
  reg          ready_memory_54;
  reg          ready_memory_55;
  reg          ready_memory_56;
  reg          ready_memory_57;
  reg          ready_memory_58;
  reg          ready_memory_59;
  reg          ready_memory_60;
  reg          ready_memory_61;
  reg          ready_memory_62;
  reg          ready_memory_63;
  reg          ready_memory_64;
  wire         RD_valid = io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid;
  wire         _GEN_0 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1;
  wire         _GEN_1 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2;
  wire         _GEN_2 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3;
  wire         _GEN_3 = RD_valid & io_FU_outputs_0_bits_RD == 7'h4;
  wire         _GEN_4 = RD_valid & io_FU_outputs_0_bits_RD == 7'h5;
  wire         _GEN_5 = RD_valid & io_FU_outputs_0_bits_RD == 7'h6;
  wire         _GEN_6 = RD_valid & io_FU_outputs_0_bits_RD == 7'h7;
  wire         _GEN_7 = RD_valid & io_FU_outputs_0_bits_RD == 7'h8;
  wire         _GEN_8 = RD_valid & io_FU_outputs_0_bits_RD == 7'h9;
  wire         _GEN_9 = RD_valid & io_FU_outputs_0_bits_RD == 7'hA;
  wire         _GEN_10 = RD_valid & io_FU_outputs_0_bits_RD == 7'hB;
  wire         _GEN_11 = RD_valid & io_FU_outputs_0_bits_RD == 7'hC;
  wire         _GEN_12 = RD_valid & io_FU_outputs_0_bits_RD == 7'hD;
  wire         _GEN_13 = RD_valid & io_FU_outputs_0_bits_RD == 7'hE;
  wire         _GEN_14 = RD_valid & io_FU_outputs_0_bits_RD == 7'hF;
  wire         _GEN_15 = RD_valid & io_FU_outputs_0_bits_RD == 7'h10;
  wire         _GEN_16 = RD_valid & io_FU_outputs_0_bits_RD == 7'h11;
  wire         _GEN_17 = RD_valid & io_FU_outputs_0_bits_RD == 7'h12;
  wire         _GEN_18 = RD_valid & io_FU_outputs_0_bits_RD == 7'h13;
  wire         _GEN_19 = RD_valid & io_FU_outputs_0_bits_RD == 7'h14;
  wire         _GEN_20 = RD_valid & io_FU_outputs_0_bits_RD == 7'h15;
  wire         _GEN_21 = RD_valid & io_FU_outputs_0_bits_RD == 7'h16;
  wire         _GEN_22 = RD_valid & io_FU_outputs_0_bits_RD == 7'h17;
  wire         _GEN_23 = RD_valid & io_FU_outputs_0_bits_RD == 7'h18;
  wire         _GEN_24 = RD_valid & io_FU_outputs_0_bits_RD == 7'h19;
  wire         _GEN_25 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1A;
  wire         _GEN_26 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1B;
  wire         _GEN_27 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1C;
  wire         _GEN_28 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1D;
  wire         _GEN_29 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1E;
  wire         _GEN_30 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1F;
  wire         _GEN_31 = RD_valid & io_FU_outputs_0_bits_RD == 7'h20;
  wire         _GEN_32 = RD_valid & io_FU_outputs_0_bits_RD == 7'h21;
  wire         _GEN_33 = RD_valid & io_FU_outputs_0_bits_RD == 7'h22;
  wire         _GEN_34 = RD_valid & io_FU_outputs_0_bits_RD == 7'h23;
  wire         _GEN_35 = RD_valid & io_FU_outputs_0_bits_RD == 7'h24;
  wire         _GEN_36 = RD_valid & io_FU_outputs_0_bits_RD == 7'h25;
  wire         _GEN_37 = RD_valid & io_FU_outputs_0_bits_RD == 7'h26;
  wire         _GEN_38 = RD_valid & io_FU_outputs_0_bits_RD == 7'h27;
  wire         _GEN_39 = RD_valid & io_FU_outputs_0_bits_RD == 7'h28;
  wire         _GEN_40 = RD_valid & io_FU_outputs_0_bits_RD == 7'h29;
  wire         _GEN_41 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2A;
  wire         _GEN_42 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2B;
  wire         _GEN_43 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2C;
  wire         _GEN_44 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2D;
  wire         _GEN_45 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2E;
  wire         _GEN_46 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2F;
  wire         _GEN_47 = RD_valid & io_FU_outputs_0_bits_RD == 7'h30;
  wire         _GEN_48 = RD_valid & io_FU_outputs_0_bits_RD == 7'h31;
  wire         _GEN_49 = RD_valid & io_FU_outputs_0_bits_RD == 7'h32;
  wire         _GEN_50 = RD_valid & io_FU_outputs_0_bits_RD == 7'h33;
  wire         _GEN_51 = RD_valid & io_FU_outputs_0_bits_RD == 7'h34;
  wire         _GEN_52 = RD_valid & io_FU_outputs_0_bits_RD == 7'h35;
  wire         _GEN_53 = RD_valid & io_FU_outputs_0_bits_RD == 7'h36;
  wire         _GEN_54 = RD_valid & io_FU_outputs_0_bits_RD == 7'h37;
  wire         _GEN_55 = RD_valid & io_FU_outputs_0_bits_RD == 7'h38;
  wire         _GEN_56 = RD_valid & io_FU_outputs_0_bits_RD == 7'h39;
  wire         _GEN_57 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3A;
  wire         _GEN_58 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3B;
  wire         _GEN_59 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3C;
  wire         _GEN_60 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3D;
  wire         _GEN_61 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3E;
  wire         _GEN_62 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3F;
  wire         _GEN_63 = RD_valid & io_FU_outputs_0_bits_RD == 7'h40;
  wire         RD_valid_1 = io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid;
  wire         _GEN_64 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1 | _GEN_0 | ready_memory_1
      : _GEN_0 | ready_memory_1;
  wire         _GEN_65 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2 | _GEN_1 | ready_memory_2
      : _GEN_1 | ready_memory_2;
  wire         _GEN_66 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3 | _GEN_2 | ready_memory_3
      : _GEN_2 | ready_memory_3;
  wire         _GEN_67 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h4 | _GEN_3 | ready_memory_4
      : _GEN_3 | ready_memory_4;
  wire         _GEN_68 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h5 | _GEN_4 | ready_memory_5
      : _GEN_4 | ready_memory_5;
  wire         _GEN_69 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h6 | _GEN_5 | ready_memory_6
      : _GEN_5 | ready_memory_6;
  wire         _GEN_70 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h7 | _GEN_6 | ready_memory_7
      : _GEN_6 | ready_memory_7;
  wire         _GEN_71 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h8 | _GEN_7 | ready_memory_8
      : _GEN_7 | ready_memory_8;
  wire         _GEN_72 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h9 | _GEN_8 | ready_memory_9
      : _GEN_8 | ready_memory_9;
  wire         _GEN_73 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hA | _GEN_9 | ready_memory_10
      : _GEN_9 | ready_memory_10;
  wire         _GEN_74 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hB | _GEN_10 | ready_memory_11
      : _GEN_10 | ready_memory_11;
  wire         _GEN_75 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hC | _GEN_11 | ready_memory_12
      : _GEN_11 | ready_memory_12;
  wire         _GEN_76 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hD | _GEN_12 | ready_memory_13
      : _GEN_12 | ready_memory_13;
  wire         _GEN_77 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hE | _GEN_13 | ready_memory_14
      : _GEN_13 | ready_memory_14;
  wire         _GEN_78 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hF | _GEN_14 | ready_memory_15
      : _GEN_14 | ready_memory_15;
  wire         _GEN_79 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h10 | _GEN_15 | ready_memory_16
      : _GEN_15 | ready_memory_16;
  wire         _GEN_80 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h11 | _GEN_16 | ready_memory_17
      : _GEN_16 | ready_memory_17;
  wire         _GEN_81 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h12 | _GEN_17 | ready_memory_18
      : _GEN_17 | ready_memory_18;
  wire         _GEN_82 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h13 | _GEN_18 | ready_memory_19
      : _GEN_18 | ready_memory_19;
  wire         _GEN_83 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h14 | _GEN_19 | ready_memory_20
      : _GEN_19 | ready_memory_20;
  wire         _GEN_84 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h15 | _GEN_20 | ready_memory_21
      : _GEN_20 | ready_memory_21;
  wire         _GEN_85 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h16 | _GEN_21 | ready_memory_22
      : _GEN_21 | ready_memory_22;
  wire         _GEN_86 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h17 | _GEN_22 | ready_memory_23
      : _GEN_22 | ready_memory_23;
  wire         _GEN_87 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h18 | _GEN_23 | ready_memory_24
      : _GEN_23 | ready_memory_24;
  wire         _GEN_88 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h19 | _GEN_24 | ready_memory_25
      : _GEN_24 | ready_memory_25;
  wire         _GEN_89 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1A | _GEN_25 | ready_memory_26
      : _GEN_25 | ready_memory_26;
  wire         _GEN_90 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1B | _GEN_26 | ready_memory_27
      : _GEN_26 | ready_memory_27;
  wire         _GEN_91 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1C | _GEN_27 | ready_memory_28
      : _GEN_27 | ready_memory_28;
  wire         _GEN_92 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1D | _GEN_28 | ready_memory_29
      : _GEN_28 | ready_memory_29;
  wire         _GEN_93 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1E | _GEN_29 | ready_memory_30
      : _GEN_29 | ready_memory_30;
  wire         _GEN_94 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1F | _GEN_30 | ready_memory_31
      : _GEN_30 | ready_memory_31;
  wire         _GEN_95 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h20 | _GEN_31 | ready_memory_32
      : _GEN_31 | ready_memory_32;
  wire         _GEN_96 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h21 | _GEN_32 | ready_memory_33
      : _GEN_32 | ready_memory_33;
  wire         _GEN_97 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h22 | _GEN_33 | ready_memory_34
      : _GEN_33 | ready_memory_34;
  wire         _GEN_98 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h23 | _GEN_34 | ready_memory_35
      : _GEN_34 | ready_memory_35;
  wire         _GEN_99 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h24 | _GEN_35 | ready_memory_36
      : _GEN_35 | ready_memory_36;
  wire         _GEN_100 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h25 | _GEN_36 | ready_memory_37
      : _GEN_36 | ready_memory_37;
  wire         _GEN_101 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h26 | _GEN_37 | ready_memory_38
      : _GEN_37 | ready_memory_38;
  wire         _GEN_102 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h27 | _GEN_38 | ready_memory_39
      : _GEN_38 | ready_memory_39;
  wire         _GEN_103 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h28 | _GEN_39 | ready_memory_40
      : _GEN_39 | ready_memory_40;
  wire         _GEN_104 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h29 | _GEN_40 | ready_memory_41
      : _GEN_40 | ready_memory_41;
  wire         _GEN_105 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2A | _GEN_41 | ready_memory_42
      : _GEN_41 | ready_memory_42;
  wire         _GEN_106 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2B | _GEN_42 | ready_memory_43
      : _GEN_42 | ready_memory_43;
  wire         _GEN_107 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2C | _GEN_43 | ready_memory_44
      : _GEN_43 | ready_memory_44;
  wire         _GEN_108 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2D | _GEN_44 | ready_memory_45
      : _GEN_44 | ready_memory_45;
  wire         _GEN_109 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2E | _GEN_45 | ready_memory_46
      : _GEN_45 | ready_memory_46;
  wire         _GEN_110 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2F | _GEN_46 | ready_memory_47
      : _GEN_46 | ready_memory_47;
  wire         _GEN_111 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h30 | _GEN_47 | ready_memory_48
      : _GEN_47 | ready_memory_48;
  wire         _GEN_112 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h31 | _GEN_48 | ready_memory_49
      : _GEN_48 | ready_memory_49;
  wire         _GEN_113 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h32 | _GEN_49 | ready_memory_50
      : _GEN_49 | ready_memory_50;
  wire         _GEN_114 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h33 | _GEN_50 | ready_memory_51
      : _GEN_50 | ready_memory_51;
  wire         _GEN_115 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h34 | _GEN_51 | ready_memory_52
      : _GEN_51 | ready_memory_52;
  wire         _GEN_116 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h35 | _GEN_52 | ready_memory_53
      : _GEN_52 | ready_memory_53;
  wire         _GEN_117 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h36 | _GEN_53 | ready_memory_54
      : _GEN_53 | ready_memory_54;
  wire         _GEN_118 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h37 | _GEN_54 | ready_memory_55
      : _GEN_54 | ready_memory_55;
  wire         _GEN_119 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h38 | _GEN_55 | ready_memory_56
      : _GEN_55 | ready_memory_56;
  wire         _GEN_120 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h39 | _GEN_56 | ready_memory_57
      : _GEN_56 | ready_memory_57;
  wire         _GEN_121 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3A | _GEN_57 | ready_memory_58
      : _GEN_57 | ready_memory_58;
  wire         _GEN_122 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3B | _GEN_58 | ready_memory_59
      : _GEN_58 | ready_memory_59;
  wire         _GEN_123 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3C | _GEN_59 | ready_memory_60
      : _GEN_59 | ready_memory_60;
  wire         _GEN_124 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3D | _GEN_60 | ready_memory_61
      : _GEN_60 | ready_memory_61;
  wire         _GEN_125 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3E | _GEN_61 | ready_memory_62
      : _GEN_61 | ready_memory_62;
  wire         _GEN_126 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3F | _GEN_62 | ready_memory_63
      : _GEN_62 | ready_memory_63;
  wire         _GEN_127 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h40 | _GEN_63 | ready_memory_64
      : _GEN_63 | ready_memory_64;
  wire         RD_valid_2 = io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid;
  wire         _GEN_128 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1;
  wire         _GEN_129 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2;
  wire         _GEN_130 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3;
  wire         _GEN_131 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h4;
  wire         _GEN_132 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h5;
  wire         _GEN_133 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h6;
  wire         _GEN_134 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h7;
  wire         _GEN_135 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h8;
  wire         _GEN_136 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h9;
  wire         _GEN_137 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hA;
  wire         _GEN_138 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hB;
  wire         _GEN_139 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hC;
  wire         _GEN_140 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hD;
  wire         _GEN_141 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hE;
  wire         _GEN_142 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hF;
  wire         _GEN_143 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h10;
  wire         _GEN_144 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h11;
  wire         _GEN_145 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h12;
  wire         _GEN_146 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h13;
  wire         _GEN_147 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h14;
  wire         _GEN_148 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h15;
  wire         _GEN_149 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h16;
  wire         _GEN_150 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h17;
  wire         _GEN_151 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h18;
  wire         _GEN_152 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h19;
  wire         _GEN_153 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1A;
  wire         _GEN_154 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1B;
  wire         _GEN_155 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1C;
  wire         _GEN_156 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1D;
  wire         _GEN_157 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1E;
  wire         _GEN_158 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1F;
  wire         _GEN_159 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h20;
  wire         _GEN_160 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h21;
  wire         _GEN_161 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h22;
  wire         _GEN_162 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h23;
  wire         _GEN_163 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h24;
  wire         _GEN_164 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h25;
  wire         _GEN_165 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h26;
  wire         _GEN_166 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h27;
  wire         _GEN_167 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h28;
  wire         _GEN_168 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h29;
  wire         _GEN_169 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2A;
  wire         _GEN_170 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2B;
  wire         _GEN_171 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2C;
  wire         _GEN_172 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2D;
  wire         _GEN_173 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2E;
  wire         _GEN_174 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2F;
  wire         _GEN_175 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h30;
  wire         _GEN_176 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h31;
  wire         _GEN_177 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h32;
  wire         _GEN_178 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h33;
  wire         _GEN_179 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h34;
  wire         _GEN_180 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h35;
  wire         _GEN_181 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h36;
  wire         _GEN_182 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h37;
  wire         _GEN_183 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h38;
  wire         _GEN_184 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h39;
  wire         _GEN_185 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3A;
  wire         _GEN_186 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3B;
  wire         _GEN_187 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3C;
  wire         _GEN_188 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3D;
  wire         _GEN_189 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3E;
  wire         _GEN_190 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3F;
  wire         _GEN_191 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h40;
  wire         RD_valid_3 = io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire         _GEN_192 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1 | _GEN_128 | _GEN_64
      : _GEN_128 | _GEN_64;
  wire         _GEN_193 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2 | _GEN_129 | _GEN_65
      : _GEN_129 | _GEN_65;
  wire         _GEN_194 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3 | _GEN_130 | _GEN_66
      : _GEN_130 | _GEN_66;
  wire         _GEN_195 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h4 | _GEN_131 | _GEN_67
      : _GEN_131 | _GEN_67;
  wire         _GEN_196 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h5 | _GEN_132 | _GEN_68
      : _GEN_132 | _GEN_68;
  wire         _GEN_197 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h6 | _GEN_133 | _GEN_69
      : _GEN_133 | _GEN_69;
  wire         _GEN_198 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h7 | _GEN_134 | _GEN_70
      : _GEN_134 | _GEN_70;
  wire         _GEN_199 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h8 | _GEN_135 | _GEN_71
      : _GEN_135 | _GEN_71;
  wire         _GEN_200 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h9 | _GEN_136 | _GEN_72
      : _GEN_136 | _GEN_72;
  wire         _GEN_201 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hA | _GEN_137 | _GEN_73
      : _GEN_137 | _GEN_73;
  wire         _GEN_202 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hB | _GEN_138 | _GEN_74
      : _GEN_138 | _GEN_74;
  wire         _GEN_203 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hC | _GEN_139 | _GEN_75
      : _GEN_139 | _GEN_75;
  wire         _GEN_204 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hD | _GEN_140 | _GEN_76
      : _GEN_140 | _GEN_76;
  wire         _GEN_205 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hE | _GEN_141 | _GEN_77
      : _GEN_141 | _GEN_77;
  wire         _GEN_206 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hF | _GEN_142 | _GEN_78
      : _GEN_142 | _GEN_78;
  wire         _GEN_207 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h10 | _GEN_143 | _GEN_79
      : _GEN_143 | _GEN_79;
  wire         _GEN_208 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h11 | _GEN_144 | _GEN_80
      : _GEN_144 | _GEN_80;
  wire         _GEN_209 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h12 | _GEN_145 | _GEN_81
      : _GEN_145 | _GEN_81;
  wire         _GEN_210 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h13 | _GEN_146 | _GEN_82
      : _GEN_146 | _GEN_82;
  wire         _GEN_211 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h14 | _GEN_147 | _GEN_83
      : _GEN_147 | _GEN_83;
  wire         _GEN_212 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h15 | _GEN_148 | _GEN_84
      : _GEN_148 | _GEN_84;
  wire         _GEN_213 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h16 | _GEN_149 | _GEN_85
      : _GEN_149 | _GEN_85;
  wire         _GEN_214 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h17 | _GEN_150 | _GEN_86
      : _GEN_150 | _GEN_86;
  wire         _GEN_215 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h18 | _GEN_151 | _GEN_87
      : _GEN_151 | _GEN_87;
  wire         _GEN_216 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h19 | _GEN_152 | _GEN_88
      : _GEN_152 | _GEN_88;
  wire         _GEN_217 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1A | _GEN_153 | _GEN_89
      : _GEN_153 | _GEN_89;
  wire         _GEN_218 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1B | _GEN_154 | _GEN_90
      : _GEN_154 | _GEN_90;
  wire         _GEN_219 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1C | _GEN_155 | _GEN_91
      : _GEN_155 | _GEN_91;
  wire         _GEN_220 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1D | _GEN_156 | _GEN_92
      : _GEN_156 | _GEN_92;
  wire         _GEN_221 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1E | _GEN_157 | _GEN_93
      : _GEN_157 | _GEN_93;
  wire         _GEN_222 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1F | _GEN_158 | _GEN_94
      : _GEN_158 | _GEN_94;
  wire         _GEN_223 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h20 | _GEN_159 | _GEN_95
      : _GEN_159 | _GEN_95;
  wire         _GEN_224 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h21 | _GEN_160 | _GEN_96
      : _GEN_160 | _GEN_96;
  wire         _GEN_225 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h22 | _GEN_161 | _GEN_97
      : _GEN_161 | _GEN_97;
  wire         _GEN_226 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h23 | _GEN_162 | _GEN_98
      : _GEN_162 | _GEN_98;
  wire         _GEN_227 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h24 | _GEN_163 | _GEN_99
      : _GEN_163 | _GEN_99;
  wire         _GEN_228 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h25 | _GEN_164 | _GEN_100
      : _GEN_164 | _GEN_100;
  wire         _GEN_229 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h26 | _GEN_165 | _GEN_101
      : _GEN_165 | _GEN_101;
  wire         _GEN_230 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h27 | _GEN_166 | _GEN_102
      : _GEN_166 | _GEN_102;
  wire         _GEN_231 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h28 | _GEN_167 | _GEN_103
      : _GEN_167 | _GEN_103;
  wire         _GEN_232 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h29 | _GEN_168 | _GEN_104
      : _GEN_168 | _GEN_104;
  wire         _GEN_233 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2A | _GEN_169 | _GEN_105
      : _GEN_169 | _GEN_105;
  wire         _GEN_234 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2B | _GEN_170 | _GEN_106
      : _GEN_170 | _GEN_106;
  wire         _GEN_235 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2C | _GEN_171 | _GEN_107
      : _GEN_171 | _GEN_107;
  wire         _GEN_236 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2D | _GEN_172 | _GEN_108
      : _GEN_172 | _GEN_108;
  wire         _GEN_237 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2E | _GEN_173 | _GEN_109
      : _GEN_173 | _GEN_109;
  wire         _GEN_238 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2F | _GEN_174 | _GEN_110
      : _GEN_174 | _GEN_110;
  wire         _GEN_239 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h30 | _GEN_175 | _GEN_111
      : _GEN_175 | _GEN_111;
  wire         _GEN_240 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h31 | _GEN_176 | _GEN_112
      : _GEN_176 | _GEN_112;
  wire         _GEN_241 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h32 | _GEN_177 | _GEN_113
      : _GEN_177 | _GEN_113;
  wire         _GEN_242 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h33 | _GEN_178 | _GEN_114
      : _GEN_178 | _GEN_114;
  wire         _GEN_243 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h34 | _GEN_179 | _GEN_115
      : _GEN_179 | _GEN_115;
  wire         _GEN_244 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h35 | _GEN_180 | _GEN_116
      : _GEN_180 | _GEN_116;
  wire         _GEN_245 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h36 | _GEN_181 | _GEN_117
      : _GEN_181 | _GEN_117;
  wire         _GEN_246 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h37 | _GEN_182 | _GEN_118
      : _GEN_182 | _GEN_118;
  wire         _GEN_247 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h38 | _GEN_183 | _GEN_119
      : _GEN_183 | _GEN_119;
  wire         _GEN_248 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h39 | _GEN_184 | _GEN_120
      : _GEN_184 | _GEN_120;
  wire         _GEN_249 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3A | _GEN_185 | _GEN_121
      : _GEN_185 | _GEN_121;
  wire         _GEN_250 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3B | _GEN_186 | _GEN_122
      : _GEN_186 | _GEN_122;
  wire         _GEN_251 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3C | _GEN_187 | _GEN_123
      : _GEN_187 | _GEN_123;
  wire         _GEN_252 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3D | _GEN_188 | _GEN_124
      : _GEN_188 | _GEN_124;
  wire         _GEN_253 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3E | _GEN_189 | _GEN_125
      : _GEN_189 | _GEN_125;
  wire         _GEN_254 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3F | _GEN_190 | _GEN_126
      : _GEN_190 | _GEN_126;
  wire         _GEN_255 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h40 | _GEN_191 | _GEN_127
      : _GEN_191 | _GEN_127;
  wire         _GEN_256 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_257 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1;
  wire         _GEN_258 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2;
  wire         _GEN_259 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3;
  wire         _GEN_260 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h4;
  wire         _GEN_261 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h5;
  wire         _GEN_262 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h6;
  wire         _GEN_263 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h7;
  wire         _GEN_264 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h8;
  wire         _GEN_265 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h9;
  wire         _GEN_266 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hA;
  wire         _GEN_267 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hB;
  wire         _GEN_268 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hC;
  wire         _GEN_269 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hD;
  wire         _GEN_270 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hE;
  wire         _GEN_271 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hF;
  wire         _GEN_272 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h10;
  wire         _GEN_273 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h11;
  wire         _GEN_274 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h12;
  wire         _GEN_275 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h13;
  wire         _GEN_276 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h14;
  wire         _GEN_277 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h15;
  wire         _GEN_278 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h16;
  wire         _GEN_279 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h17;
  wire         _GEN_280 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h18;
  wire         _GEN_281 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h19;
  wire         _GEN_282 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1A;
  wire         _GEN_283 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1B;
  wire         _GEN_284 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1C;
  wire         _GEN_285 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1D;
  wire         _GEN_286 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1E;
  wire         _GEN_287 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1F;
  wire         _GEN_288 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h20;
  wire         _GEN_289 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h21;
  wire         _GEN_290 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h22;
  wire         _GEN_291 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h23;
  wire         _GEN_292 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h24;
  wire         _GEN_293 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h25;
  wire         _GEN_294 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h26;
  wire         _GEN_295 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h27;
  wire         _GEN_296 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h28;
  wire         _GEN_297 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h29;
  wire         _GEN_298 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2A;
  wire         _GEN_299 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2B;
  wire         _GEN_300 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2C;
  wire         _GEN_301 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2D;
  wire         _GEN_302 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2E;
  wire         _GEN_303 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2F;
  wire         _GEN_304 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h30;
  wire         _GEN_305 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h31;
  wire         _GEN_306 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h32;
  wire         _GEN_307 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h33;
  wire         _GEN_308 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h34;
  wire         _GEN_309 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h35;
  wire         _GEN_310 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h36;
  wire         _GEN_311 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h37;
  wire         _GEN_312 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h38;
  wire         _GEN_313 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h39;
  wire         _GEN_314 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3A;
  wire         _GEN_315 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3B;
  wire         _GEN_316 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3C;
  wire         _GEN_317 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3D;
  wire         _GEN_318 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3E;
  wire         _GEN_319 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3F;
  wire         _GEN_320 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h40;
  wire         _GEN_321 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_322 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1
          | _GEN_257) & _GEN_192
      : ~_GEN_257 & _GEN_192;
  wire         _GEN_323 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2
          | _GEN_258) & _GEN_193
      : ~_GEN_258 & _GEN_193;
  wire         _GEN_324 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3
          | _GEN_259) & _GEN_194
      : ~_GEN_259 & _GEN_194;
  wire         _GEN_325 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h4
          | _GEN_260) & _GEN_195
      : ~_GEN_260 & _GEN_195;
  wire         _GEN_326 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h5
          | _GEN_261) & _GEN_196
      : ~_GEN_261 & _GEN_196;
  wire         _GEN_327 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h6
          | _GEN_262) & _GEN_197
      : ~_GEN_262 & _GEN_197;
  wire         _GEN_328 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h7
          | _GEN_263) & _GEN_198
      : ~_GEN_263 & _GEN_198;
  wire         _GEN_329 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h8
          | _GEN_264) & _GEN_199
      : ~_GEN_264 & _GEN_199;
  wire         _GEN_330 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h9
          | _GEN_265) & _GEN_200
      : ~_GEN_265 & _GEN_200;
  wire         _GEN_331 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hA
          | _GEN_266) & _GEN_201
      : ~_GEN_266 & _GEN_201;
  wire         _GEN_332 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hB
          | _GEN_267) & _GEN_202
      : ~_GEN_267 & _GEN_202;
  wire         _GEN_333 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hC
          | _GEN_268) & _GEN_203
      : ~_GEN_268 & _GEN_203;
  wire         _GEN_334 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hD
          | _GEN_269) & _GEN_204
      : ~_GEN_269 & _GEN_204;
  wire         _GEN_335 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hE
          | _GEN_270) & _GEN_205
      : ~_GEN_270 & _GEN_205;
  wire         _GEN_336 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hF
          | _GEN_271) & _GEN_206
      : ~_GEN_271 & _GEN_206;
  wire         _GEN_337 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h10
          | _GEN_272) & _GEN_207
      : ~_GEN_272 & _GEN_207;
  wire         _GEN_338 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h11
          | _GEN_273) & _GEN_208
      : ~_GEN_273 & _GEN_208;
  wire         _GEN_339 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h12
          | _GEN_274) & _GEN_209
      : ~_GEN_274 & _GEN_209;
  wire         _GEN_340 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h13
          | _GEN_275) & _GEN_210
      : ~_GEN_275 & _GEN_210;
  wire         _GEN_341 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h14
          | _GEN_276) & _GEN_211
      : ~_GEN_276 & _GEN_211;
  wire         _GEN_342 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h15
          | _GEN_277) & _GEN_212
      : ~_GEN_277 & _GEN_212;
  wire         _GEN_343 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h16
          | _GEN_278) & _GEN_213
      : ~_GEN_278 & _GEN_213;
  wire         _GEN_344 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h17
          | _GEN_279) & _GEN_214
      : ~_GEN_279 & _GEN_214;
  wire         _GEN_345 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h18
          | _GEN_280) & _GEN_215
      : ~_GEN_280 & _GEN_215;
  wire         _GEN_346 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h19
          | _GEN_281) & _GEN_216
      : ~_GEN_281 & _GEN_216;
  wire         _GEN_347 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1A
          | _GEN_282) & _GEN_217
      : ~_GEN_282 & _GEN_217;
  wire         _GEN_348 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1B
          | _GEN_283) & _GEN_218
      : ~_GEN_283 & _GEN_218;
  wire         _GEN_349 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1C
          | _GEN_284) & _GEN_219
      : ~_GEN_284 & _GEN_219;
  wire         _GEN_350 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1D
          | _GEN_285) & _GEN_220
      : ~_GEN_285 & _GEN_220;
  wire         _GEN_351 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1E
          | _GEN_286) & _GEN_221
      : ~_GEN_286 & _GEN_221;
  wire         _GEN_352 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1F
          | _GEN_287) & _GEN_222
      : ~_GEN_287 & _GEN_222;
  wire         _GEN_353 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h20
          | _GEN_288) & _GEN_223
      : ~_GEN_288 & _GEN_223;
  wire         _GEN_354 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h21
          | _GEN_289) & _GEN_224
      : ~_GEN_289 & _GEN_224;
  wire         _GEN_355 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h22
          | _GEN_290) & _GEN_225
      : ~_GEN_290 & _GEN_225;
  wire         _GEN_356 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h23
          | _GEN_291) & _GEN_226
      : ~_GEN_291 & _GEN_226;
  wire         _GEN_357 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h24
          | _GEN_292) & _GEN_227
      : ~_GEN_292 & _GEN_227;
  wire         _GEN_358 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h25
          | _GEN_293) & _GEN_228
      : ~_GEN_293 & _GEN_228;
  wire         _GEN_359 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h26
          | _GEN_294) & _GEN_229
      : ~_GEN_294 & _GEN_229;
  wire         _GEN_360 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h27
          | _GEN_295) & _GEN_230
      : ~_GEN_295 & _GEN_230;
  wire         _GEN_361 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h28
          | _GEN_296) & _GEN_231
      : ~_GEN_296 & _GEN_231;
  wire         _GEN_362 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h29
          | _GEN_297) & _GEN_232
      : ~_GEN_297 & _GEN_232;
  wire         _GEN_363 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2A
          | _GEN_298) & _GEN_233
      : ~_GEN_298 & _GEN_233;
  wire         _GEN_364 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2B
          | _GEN_299) & _GEN_234
      : ~_GEN_299 & _GEN_234;
  wire         _GEN_365 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2C
          | _GEN_300) & _GEN_235
      : ~_GEN_300 & _GEN_235;
  wire         _GEN_366 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2D
          | _GEN_301) & _GEN_236
      : ~_GEN_301 & _GEN_236;
  wire         _GEN_367 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2E
          | _GEN_302) & _GEN_237
      : ~_GEN_302 & _GEN_237;
  wire         _GEN_368 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2F
          | _GEN_303) & _GEN_238
      : ~_GEN_303 & _GEN_238;
  wire         _GEN_369 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h30
          | _GEN_304) & _GEN_239
      : ~_GEN_304 & _GEN_239;
  wire         _GEN_370 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h31
          | _GEN_305) & _GEN_240
      : ~_GEN_305 & _GEN_240;
  wire         _GEN_371 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h32
          | _GEN_306) & _GEN_241
      : ~_GEN_306 & _GEN_241;
  wire         _GEN_372 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h33
          | _GEN_307) & _GEN_242
      : ~_GEN_307 & _GEN_242;
  wire         _GEN_373 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h34
          | _GEN_308) & _GEN_243
      : ~_GEN_308 & _GEN_243;
  wire         _GEN_374 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h35
          | _GEN_309) & _GEN_244
      : ~_GEN_309 & _GEN_244;
  wire         _GEN_375 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h36
          | _GEN_310) & _GEN_245
      : ~_GEN_310 & _GEN_245;
  wire         _GEN_376 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h37
          | _GEN_311) & _GEN_246
      : ~_GEN_311 & _GEN_246;
  wire         _GEN_377 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h38
          | _GEN_312) & _GEN_247
      : ~_GEN_312 & _GEN_247;
  wire         _GEN_378 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h39
          | _GEN_313) & _GEN_248
      : ~_GEN_313 & _GEN_248;
  wire         _GEN_379 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3A
          | _GEN_314) & _GEN_249
      : ~_GEN_314 & _GEN_249;
  wire         _GEN_380 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3B
          | _GEN_315) & _GEN_250
      : ~_GEN_315 & _GEN_250;
  wire         _GEN_381 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3C
          | _GEN_316) & _GEN_251
      : ~_GEN_316 & _GEN_251;
  wire         _GEN_382 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3D
          | _GEN_317) & _GEN_252
      : ~_GEN_317 & _GEN_252;
  wire         _GEN_383 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3E
          | _GEN_318) & _GEN_253
      : ~_GEN_318 & _GEN_253;
  wire         _GEN_384 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3F
          | _GEN_319) & _GEN_254
      : ~_GEN_319 & _GEN_254;
  wire         _GEN_385 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h40
          | _GEN_320) & _GEN_255
      : ~_GEN_320 & _GEN_255;
  wire         _GEN_386 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_387 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1;
  wire         _GEN_388 = ~_GEN_387 & _GEN_322;
  wire         _GEN_389 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2;
  wire         _GEN_390 = ~_GEN_389 & _GEN_323;
  wire         _GEN_391 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3;
  wire         _GEN_392 = ~_GEN_391 & _GEN_324;
  wire         _GEN_393 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h4;
  wire         _GEN_394 = ~_GEN_393 & _GEN_325;
  wire         _GEN_395 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h5;
  wire         _GEN_396 = ~_GEN_395 & _GEN_326;
  wire         _GEN_397 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h6;
  wire         _GEN_398 = ~_GEN_397 & _GEN_327;
  wire         _GEN_399 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h7;
  wire         _GEN_400 = ~_GEN_399 & _GEN_328;
  wire         _GEN_401 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h8;
  wire         _GEN_402 = ~_GEN_401 & _GEN_329;
  wire         _GEN_403 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h9;
  wire         _GEN_404 = ~_GEN_403 & _GEN_330;
  wire         _GEN_405 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hA;
  wire         _GEN_406 = ~_GEN_405 & _GEN_331;
  wire         _GEN_407 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hB;
  wire         _GEN_408 = ~_GEN_407 & _GEN_332;
  wire         _GEN_409 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hC;
  wire         _GEN_410 = ~_GEN_409 & _GEN_333;
  wire         _GEN_411 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hD;
  wire         _GEN_412 = ~_GEN_411 & _GEN_334;
  wire         _GEN_413 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hE;
  wire         _GEN_414 = ~_GEN_413 & _GEN_335;
  wire         _GEN_415 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hF;
  wire         _GEN_416 = ~_GEN_415 & _GEN_336;
  wire         _GEN_417 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h10;
  wire         _GEN_418 = ~_GEN_417 & _GEN_337;
  wire         _GEN_419 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h11;
  wire         _GEN_420 = ~_GEN_419 & _GEN_338;
  wire         _GEN_421 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h12;
  wire         _GEN_422 = ~_GEN_421 & _GEN_339;
  wire         _GEN_423 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h13;
  wire         _GEN_424 = ~_GEN_423 & _GEN_340;
  wire         _GEN_425 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h14;
  wire         _GEN_426 = ~_GEN_425 & _GEN_341;
  wire         _GEN_427 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h15;
  wire         _GEN_428 = ~_GEN_427 & _GEN_342;
  wire         _GEN_429 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h16;
  wire         _GEN_430 = ~_GEN_429 & _GEN_343;
  wire         _GEN_431 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h17;
  wire         _GEN_432 = ~_GEN_431 & _GEN_344;
  wire         _GEN_433 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h18;
  wire         _GEN_434 = ~_GEN_433 & _GEN_345;
  wire         _GEN_435 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h19;
  wire         _GEN_436 = ~_GEN_435 & _GEN_346;
  wire         _GEN_437 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1A;
  wire         _GEN_438 = ~_GEN_437 & _GEN_347;
  wire         _GEN_439 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1B;
  wire         _GEN_440 = ~_GEN_439 & _GEN_348;
  wire         _GEN_441 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1C;
  wire         _GEN_442 = ~_GEN_441 & _GEN_349;
  wire         _GEN_443 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1D;
  wire         _GEN_444 = ~_GEN_443 & _GEN_350;
  wire         _GEN_445 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1E;
  wire         _GEN_446 = ~_GEN_445 & _GEN_351;
  wire         _GEN_447 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1F;
  wire         _GEN_448 = ~_GEN_447 & _GEN_352;
  wire         _GEN_449 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h20;
  wire         _GEN_450 = ~_GEN_449 & _GEN_353;
  wire         _GEN_451 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h21;
  wire         _GEN_452 = ~_GEN_451 & _GEN_354;
  wire         _GEN_453 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h22;
  wire         _GEN_454 = ~_GEN_453 & _GEN_355;
  wire         _GEN_455 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h23;
  wire         _GEN_456 = ~_GEN_455 & _GEN_356;
  wire         _GEN_457 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h24;
  wire         _GEN_458 = ~_GEN_457 & _GEN_357;
  wire         _GEN_459 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h25;
  wire         _GEN_460 = ~_GEN_459 & _GEN_358;
  wire         _GEN_461 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h26;
  wire         _GEN_462 = ~_GEN_461 & _GEN_359;
  wire         _GEN_463 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h27;
  wire         _GEN_464 = ~_GEN_463 & _GEN_360;
  wire         _GEN_465 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h28;
  wire         _GEN_466 = ~_GEN_465 & _GEN_361;
  wire         _GEN_467 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h29;
  wire         _GEN_468 = ~_GEN_467 & _GEN_362;
  wire         _GEN_469 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2A;
  wire         _GEN_470 = ~_GEN_469 & _GEN_363;
  wire         _GEN_471 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2B;
  wire         _GEN_472 = ~_GEN_471 & _GEN_364;
  wire         _GEN_473 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2C;
  wire         _GEN_474 = ~_GEN_473 & _GEN_365;
  wire         _GEN_475 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2D;
  wire         _GEN_476 = ~_GEN_475 & _GEN_366;
  wire         _GEN_477 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2E;
  wire         _GEN_478 = ~_GEN_477 & _GEN_367;
  wire         _GEN_479 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2F;
  wire         _GEN_480 = ~_GEN_479 & _GEN_368;
  wire         _GEN_481 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h30;
  wire         _GEN_482 = ~_GEN_481 & _GEN_369;
  wire         _GEN_483 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h31;
  wire         _GEN_484 = ~_GEN_483 & _GEN_370;
  wire         _GEN_485 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h32;
  wire         _GEN_486 = ~_GEN_485 & _GEN_371;
  wire         _GEN_487 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h33;
  wire         _GEN_488 = ~_GEN_487 & _GEN_372;
  wire         _GEN_489 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h34;
  wire         _GEN_490 = ~_GEN_489 & _GEN_373;
  wire         _GEN_491 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h35;
  wire         _GEN_492 = ~_GEN_491 & _GEN_374;
  wire         _GEN_493 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h36;
  wire         _GEN_494 = ~_GEN_493 & _GEN_375;
  wire         _GEN_495 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h37;
  wire         _GEN_496 = ~_GEN_495 & _GEN_376;
  wire         _GEN_497 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h38;
  wire         _GEN_498 = ~_GEN_497 & _GEN_377;
  wire         _GEN_499 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h39;
  wire         _GEN_500 = ~_GEN_499 & _GEN_378;
  wire         _GEN_501 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3A;
  wire         _GEN_502 = ~_GEN_501 & _GEN_379;
  wire         _GEN_503 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3B;
  wire         _GEN_504 = ~_GEN_503 & _GEN_380;
  wire         _GEN_505 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3C;
  wire         _GEN_506 = ~_GEN_505 & _GEN_381;
  wire         _GEN_507 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3D;
  wire         _GEN_508 = ~_GEN_507 & _GEN_382;
  wire         _GEN_509 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3E;
  wire         _GEN_510 = ~_GEN_509 & _GEN_383;
  wire         _GEN_511 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3F;
  wire         _GEN_512 = ~_GEN_511 & _GEN_384;
  wire         _GEN_513 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h40;
  wire         _GEN_514 = ~_GEN_513 & _GEN_385;
  wire         _GEN_515 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_516 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1
      | _GEN_387) & _GEN_322;
  wire         _GEN_517 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2
      | _GEN_389) & _GEN_323;
  wire         _GEN_518 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3
      | _GEN_391) & _GEN_324;
  wire         _GEN_519 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h4
      | _GEN_393) & _GEN_325;
  wire         _GEN_520 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h5
      | _GEN_395) & _GEN_326;
  wire         _GEN_521 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h6
      | _GEN_397) & _GEN_327;
  wire         _GEN_522 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h7
      | _GEN_399) & _GEN_328;
  wire         _GEN_523 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h8
      | _GEN_401) & _GEN_329;
  wire         _GEN_524 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h9
      | _GEN_403) & _GEN_330;
  wire         _GEN_525 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hA
      | _GEN_405) & _GEN_331;
  wire         _GEN_526 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hB
      | _GEN_407) & _GEN_332;
  wire         _GEN_527 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hC
      | _GEN_409) & _GEN_333;
  wire         _GEN_528 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hD
      | _GEN_411) & _GEN_334;
  wire         _GEN_529 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hE
      | _GEN_413) & _GEN_335;
  wire         _GEN_530 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hF
      | _GEN_415) & _GEN_336;
  wire         _GEN_531 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h10
      | _GEN_417) & _GEN_337;
  wire         _GEN_532 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h11
      | _GEN_419) & _GEN_338;
  wire         _GEN_533 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h12
      | _GEN_421) & _GEN_339;
  wire         _GEN_534 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h13
      | _GEN_423) & _GEN_340;
  wire         _GEN_535 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h14
      | _GEN_425) & _GEN_341;
  wire         _GEN_536 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h15
      | _GEN_427) & _GEN_342;
  wire         _GEN_537 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h16
      | _GEN_429) & _GEN_343;
  wire         _GEN_538 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h17
      | _GEN_431) & _GEN_344;
  wire         _GEN_539 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h18
      | _GEN_433) & _GEN_345;
  wire         _GEN_540 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h19
      | _GEN_435) & _GEN_346;
  wire         _GEN_541 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1A
      | _GEN_437) & _GEN_347;
  wire         _GEN_542 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1B
      | _GEN_439) & _GEN_348;
  wire         _GEN_543 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1C
      | _GEN_441) & _GEN_349;
  wire         _GEN_544 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1D
      | _GEN_443) & _GEN_350;
  wire         _GEN_545 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1E
      | _GEN_445) & _GEN_351;
  wire         _GEN_546 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1F
      | _GEN_447) & _GEN_352;
  wire         _GEN_547 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h20
      | _GEN_449) & _GEN_353;
  wire         _GEN_548 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h21
      | _GEN_451) & _GEN_354;
  wire         _GEN_549 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h22
      | _GEN_453) & _GEN_355;
  wire         _GEN_550 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h23
      | _GEN_455) & _GEN_356;
  wire         _GEN_551 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h24
      | _GEN_457) & _GEN_357;
  wire         _GEN_552 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h25
      | _GEN_459) & _GEN_358;
  wire         _GEN_553 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h26
      | _GEN_461) & _GEN_359;
  wire         _GEN_554 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h27
      | _GEN_463) & _GEN_360;
  wire         _GEN_555 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h28
      | _GEN_465) & _GEN_361;
  wire         _GEN_556 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h29
      | _GEN_467) & _GEN_362;
  wire         _GEN_557 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2A
      | _GEN_469) & _GEN_363;
  wire         _GEN_558 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2B
      | _GEN_471) & _GEN_364;
  wire         _GEN_559 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2C
      | _GEN_473) & _GEN_365;
  wire         _GEN_560 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2D
      | _GEN_475) & _GEN_366;
  wire         _GEN_561 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2E
      | _GEN_477) & _GEN_367;
  wire         _GEN_562 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2F
      | _GEN_479) & _GEN_368;
  wire         _GEN_563 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h30
      | _GEN_481) & _GEN_369;
  wire         _GEN_564 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h31
      | _GEN_483) & _GEN_370;
  wire         _GEN_565 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h32
      | _GEN_485) & _GEN_371;
  wire         _GEN_566 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h33
      | _GEN_487) & _GEN_372;
  wire         _GEN_567 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h34
      | _GEN_489) & _GEN_373;
  wire         _GEN_568 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h35
      | _GEN_491) & _GEN_374;
  wire         _GEN_569 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h36
      | _GEN_493) & _GEN_375;
  wire         _GEN_570 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h37
      | _GEN_495) & _GEN_376;
  wire         _GEN_571 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h38
      | _GEN_497) & _GEN_377;
  wire         _GEN_572 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h39
      | _GEN_499) & _GEN_378;
  wire         _GEN_573 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3A
      | _GEN_501) & _GEN_379;
  wire         _GEN_574 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3B
      | _GEN_503) & _GEN_380;
  wire         _GEN_575 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3C
      | _GEN_505) & _GEN_381;
  wire         _GEN_576 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3D
      | _GEN_507) & _GEN_382;
  wire         _GEN_577 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3E
      | _GEN_509) & _GEN_383;
  wire         _GEN_578 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3F
      | _GEN_511) & _GEN_384;
  wire         _GEN_579 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h40
      | _GEN_513) & _GEN_385;
  wire [127:0] _GEN_580 =
    {_GEN,
     {{_GEN_515 ? _GEN_579 : _GEN_514},
      {_GEN_515 ? _GEN_578 : _GEN_512},
      {_GEN_515 ? _GEN_577 : _GEN_510},
      {_GEN_515 ? _GEN_576 : _GEN_508},
      {_GEN_515 ? _GEN_575 : _GEN_506},
      {_GEN_515 ? _GEN_574 : _GEN_504},
      {_GEN_515 ? _GEN_573 : _GEN_502},
      {_GEN_515 ? _GEN_572 : _GEN_500},
      {_GEN_515 ? _GEN_571 : _GEN_498},
      {_GEN_515 ? _GEN_570 : _GEN_496},
      {_GEN_515 ? _GEN_569 : _GEN_494},
      {_GEN_515 ? _GEN_568 : _GEN_492},
      {_GEN_515 ? _GEN_567 : _GEN_490},
      {_GEN_515 ? _GEN_566 : _GEN_488},
      {_GEN_515 ? _GEN_565 : _GEN_486},
      {_GEN_515 ? _GEN_564 : _GEN_484},
      {_GEN_515 ? _GEN_563 : _GEN_482},
      {_GEN_515 ? _GEN_562 : _GEN_480},
      {_GEN_515 ? _GEN_561 : _GEN_478},
      {_GEN_515 ? _GEN_560 : _GEN_476},
      {_GEN_515 ? _GEN_559 : _GEN_474},
      {_GEN_515 ? _GEN_558 : _GEN_472},
      {_GEN_515 ? _GEN_557 : _GEN_470},
      {_GEN_515 ? _GEN_556 : _GEN_468},
      {_GEN_515 ? _GEN_555 : _GEN_466},
      {_GEN_515 ? _GEN_554 : _GEN_464},
      {_GEN_515 ? _GEN_553 : _GEN_462},
      {_GEN_515 ? _GEN_552 : _GEN_460},
      {_GEN_515 ? _GEN_551 : _GEN_458},
      {_GEN_515 ? _GEN_550 : _GEN_456},
      {_GEN_515 ? _GEN_549 : _GEN_454},
      {_GEN_515 ? _GEN_548 : _GEN_452},
      {_GEN_515 ? _GEN_547 : _GEN_450},
      {_GEN_515 ? _GEN_546 : _GEN_448},
      {_GEN_515 ? _GEN_545 : _GEN_446},
      {_GEN_515 ? _GEN_544 : _GEN_444},
      {_GEN_515 ? _GEN_543 : _GEN_442},
      {_GEN_515 ? _GEN_542 : _GEN_440},
      {_GEN_515 ? _GEN_541 : _GEN_438},
      {_GEN_515 ? _GEN_540 : _GEN_436},
      {_GEN_515 ? _GEN_539 : _GEN_434},
      {_GEN_515 ? _GEN_538 : _GEN_432},
      {_GEN_515 ? _GEN_537 : _GEN_430},
      {_GEN_515 ? _GEN_536 : _GEN_428},
      {_GEN_515 ? _GEN_535 : _GEN_426},
      {_GEN_515 ? _GEN_534 : _GEN_424},
      {_GEN_515 ? _GEN_533 : _GEN_422},
      {_GEN_515 ? _GEN_532 : _GEN_420},
      {_GEN_515 ? _GEN_531 : _GEN_418},
      {_GEN_515 ? _GEN_530 : _GEN_416},
      {_GEN_515 ? _GEN_529 : _GEN_414},
      {_GEN_515 ? _GEN_528 : _GEN_412},
      {_GEN_515 ? _GEN_527 : _GEN_410},
      {_GEN_515 ? _GEN_526 : _GEN_408},
      {_GEN_515 ? _GEN_525 : _GEN_406},
      {_GEN_515 ? _GEN_524 : _GEN_404},
      {_GEN_515 ? _GEN_523 : _GEN_402},
      {_GEN_515 ? _GEN_522 : _GEN_400},
      {_GEN_515 ? _GEN_521 : _GEN_398},
      {_GEN_515 ? _GEN_520 : _GEN_396},
      {_GEN_515 ? _GEN_519 : _GEN_394},
      {_GEN_515 ? _GEN_518 : _GEN_392},
      {_GEN_515 ? _GEN_517 : _GEN_390},
      {_GEN_515 ? _GEN_516 : _GEN_388},
      {1'h1}}};
  always @(posedge clock) begin
    automatic logic outputs_ready =
      _free_list_io_can_allocate & io_renamed_decoded_fetch_packet_ready
      & io_predictions_out_ready;
    if (reset) begin
      ready_memory_1 <= 1'h0;
      ready_memory_2 <= 1'h0;
      ready_memory_3 <= 1'h0;
      ready_memory_4 <= 1'h0;
      ready_memory_5 <= 1'h0;
      ready_memory_6 <= 1'h0;
      ready_memory_7 <= 1'h0;
      ready_memory_8 <= 1'h0;
      ready_memory_9 <= 1'h0;
      ready_memory_10 <= 1'h0;
      ready_memory_11 <= 1'h0;
      ready_memory_12 <= 1'h0;
      ready_memory_13 <= 1'h0;
      ready_memory_14 <= 1'h0;
      ready_memory_15 <= 1'h0;
      ready_memory_16 <= 1'h0;
      ready_memory_17 <= 1'h0;
      ready_memory_18 <= 1'h0;
      ready_memory_19 <= 1'h0;
      ready_memory_20 <= 1'h0;
      ready_memory_21 <= 1'h0;
      ready_memory_22 <= 1'h0;
      ready_memory_23 <= 1'h0;
      ready_memory_24 <= 1'h0;
      ready_memory_25 <= 1'h0;
      ready_memory_26 <= 1'h0;
      ready_memory_27 <= 1'h0;
      ready_memory_28 <= 1'h0;
      ready_memory_29 <= 1'h0;
      ready_memory_30 <= 1'h0;
      ready_memory_31 <= 1'h0;
      ready_memory_32 <= 1'h0;
      ready_memory_33 <= 1'h0;
      ready_memory_34 <= 1'h0;
      ready_memory_35 <= 1'h0;
      ready_memory_36 <= 1'h0;
      ready_memory_37 <= 1'h0;
      ready_memory_38 <= 1'h0;
      ready_memory_39 <= 1'h0;
      ready_memory_40 <= 1'h0;
      ready_memory_41 <= 1'h0;
      ready_memory_42 <= 1'h0;
      ready_memory_43 <= 1'h0;
      ready_memory_44 <= 1'h0;
      ready_memory_45 <= 1'h0;
      ready_memory_46 <= 1'h0;
      ready_memory_47 <= 1'h0;
      ready_memory_48 <= 1'h0;
      ready_memory_49 <= 1'h0;
      ready_memory_50 <= 1'h0;
      ready_memory_51 <= 1'h0;
      ready_memory_52 <= 1'h0;
      ready_memory_53 <= 1'h0;
      ready_memory_54 <= 1'h0;
      ready_memory_55 <= 1'h0;
      ready_memory_56 <= 1'h0;
      ready_memory_57 <= 1'h0;
      ready_memory_58 <= 1'h0;
      ready_memory_59 <= 1'h0;
      ready_memory_60 <= 1'h0;
      ready_memory_61 <= 1'h0;
      ready_memory_62 <= 1'h0;
      ready_memory_63 <= 1'h0;
      ready_memory_64 <= 1'h0;
    end
    else if (_GEN_515) begin
      ready_memory_1 <= _GEN_516;
      ready_memory_2 <= _GEN_517;
      ready_memory_3 <= _GEN_518;
      ready_memory_4 <= _GEN_519;
      ready_memory_5 <= _GEN_520;
      ready_memory_6 <= _GEN_521;
      ready_memory_7 <= _GEN_522;
      ready_memory_8 <= _GEN_523;
      ready_memory_9 <= _GEN_524;
      ready_memory_10 <= _GEN_525;
      ready_memory_11 <= _GEN_526;
      ready_memory_12 <= _GEN_527;
      ready_memory_13 <= _GEN_528;
      ready_memory_14 <= _GEN_529;
      ready_memory_15 <= _GEN_530;
      ready_memory_16 <= _GEN_531;
      ready_memory_17 <= _GEN_532;
      ready_memory_18 <= _GEN_533;
      ready_memory_19 <= _GEN_534;
      ready_memory_20 <= _GEN_535;
      ready_memory_21 <= _GEN_536;
      ready_memory_22 <= _GEN_537;
      ready_memory_23 <= _GEN_538;
      ready_memory_24 <= _GEN_539;
      ready_memory_25 <= _GEN_540;
      ready_memory_26 <= _GEN_541;
      ready_memory_27 <= _GEN_542;
      ready_memory_28 <= _GEN_543;
      ready_memory_29 <= _GEN_544;
      ready_memory_30 <= _GEN_545;
      ready_memory_31 <= _GEN_546;
      ready_memory_32 <= _GEN_547;
      ready_memory_33 <= _GEN_548;
      ready_memory_34 <= _GEN_549;
      ready_memory_35 <= _GEN_550;
      ready_memory_36 <= _GEN_551;
      ready_memory_37 <= _GEN_552;
      ready_memory_38 <= _GEN_553;
      ready_memory_39 <= _GEN_554;
      ready_memory_40 <= _GEN_555;
      ready_memory_41 <= _GEN_556;
      ready_memory_42 <= _GEN_557;
      ready_memory_43 <= _GEN_558;
      ready_memory_44 <= _GEN_559;
      ready_memory_45 <= _GEN_560;
      ready_memory_46 <= _GEN_561;
      ready_memory_47 <= _GEN_562;
      ready_memory_48 <= _GEN_563;
      ready_memory_49 <= _GEN_564;
      ready_memory_50 <= _GEN_565;
      ready_memory_51 <= _GEN_566;
      ready_memory_52 <= _GEN_567;
      ready_memory_53 <= _GEN_568;
      ready_memory_54 <= _GEN_569;
      ready_memory_55 <= _GEN_570;
      ready_memory_56 <= _GEN_571;
      ready_memory_57 <= _GEN_572;
      ready_memory_58 <= _GEN_573;
      ready_memory_59 <= _GEN_574;
      ready_memory_60 <= _GEN_575;
      ready_memory_61 <= _GEN_576;
      ready_memory_62 <= _GEN_577;
      ready_memory_63 <= _GEN_578;
      ready_memory_64 <= _GEN_579;
    end
    else begin
      ready_memory_1 <= _GEN_388;
      ready_memory_2 <= _GEN_390;
      ready_memory_3 <= _GEN_392;
      ready_memory_4 <= _GEN_394;
      ready_memory_5 <= _GEN_396;
      ready_memory_6 <= _GEN_398;
      ready_memory_7 <= _GEN_400;
      ready_memory_8 <= _GEN_402;
      ready_memory_9 <= _GEN_404;
      ready_memory_10 <= _GEN_406;
      ready_memory_11 <= _GEN_408;
      ready_memory_12 <= _GEN_410;
      ready_memory_13 <= _GEN_412;
      ready_memory_14 <= _GEN_414;
      ready_memory_15 <= _GEN_416;
      ready_memory_16 <= _GEN_418;
      ready_memory_17 <= _GEN_420;
      ready_memory_18 <= _GEN_422;
      ready_memory_19 <= _GEN_424;
      ready_memory_20 <= _GEN_426;
      ready_memory_21 <= _GEN_428;
      ready_memory_22 <= _GEN_430;
      ready_memory_23 <= _GEN_432;
      ready_memory_24 <= _GEN_434;
      ready_memory_25 <= _GEN_436;
      ready_memory_26 <= _GEN_438;
      ready_memory_27 <= _GEN_440;
      ready_memory_28 <= _GEN_442;
      ready_memory_29 <= _GEN_444;
      ready_memory_30 <= _GEN_446;
      ready_memory_31 <= _GEN_448;
      ready_memory_32 <= _GEN_450;
      ready_memory_33 <= _GEN_452;
      ready_memory_34 <= _GEN_454;
      ready_memory_35 <= _GEN_456;
      ready_memory_36 <= _GEN_458;
      ready_memory_37 <= _GEN_460;
      ready_memory_38 <= _GEN_462;
      ready_memory_39 <= _GEN_464;
      ready_memory_40 <= _GEN_466;
      ready_memory_41 <= _GEN_468;
      ready_memory_42 <= _GEN_470;
      ready_memory_43 <= _GEN_472;
      ready_memory_44 <= _GEN_474;
      ready_memory_45 <= _GEN_476;
      ready_memory_46 <= _GEN_478;
      ready_memory_47 <= _GEN_480;
      ready_memory_48 <= _GEN_482;
      ready_memory_49 <= _GEN_484;
      ready_memory_50 <= _GEN_486;
      ready_memory_51 <= _GEN_488;
      ready_memory_52 <= _GEN_490;
      ready_memory_53 <= _GEN_492;
      ready_memory_54 <= _GEN_494;
      ready_memory_55 <= _GEN_496;
      ready_memory_56 <= _GEN_498;
      ready_memory_57 <= _GEN_500;
      ready_memory_58 <= _GEN_502;
      ready_memory_59 <= _GEN_504;
      ready_memory_60 <= _GEN_506;
      ready_memory_61 <= _GEN_508;
      ready_memory_62 <= _GEN_510;
      ready_memory_63 <= _GEN_512;
      ready_memory_64 <= _GEN_514;
    end
    io_decoded_fetch_packet_ready_REG <= outputs_ready;
    io_predictions_in_ready_REG <= outputs_ready;
  end // always @(posedge)
  free_list free_list (
    .clock                                  (clock),
    .reset                                  (reset),
    .io_rename_valid_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_0_RD) & fire),
    .io_rename_valid_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_1_RD) & fire),
    .io_rename_valid_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_2_RD) & fire),
    .io_rename_valid_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_3_RD) & fire),
    .io_renamed_values_0                    (_free_list_io_renamed_values_0),
    .io_renamed_values_1                    (_free_list_io_renamed_values_1),
    .io_renamed_values_2                    (_free_list_io_renamed_values_2),
    .io_renamed_values_3                    (_free_list_io_renamed_values_3),
    .io_renamed_valid_0                     (/* unused */),
    .io_renamed_valid_1                     (/* unused */),
    .io_renamed_valid_2                     (/* unused */),
    .io_renamed_valid_3                     (/* unused */),
    .io_commit_valid                        (io_commit_valid),
    .io_commit_bits_fetch_PC                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction        (io_commit_bits_is_misprediction),
    .io_commit_bits_exception               (io_commit_bits_exception),
    .io_commit_bits_expected_PC             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                    (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                 (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                 (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                 (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                 (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (io_commit_bits_RD_valid_3),
    .io_free_list_front_pointer             (_free_list_io_free_list_front_pointer),
    .io_can_reallocate                      (/* unused */),
    .io_can_allocate                        (_free_list_io_can_allocate)
  );
  WAW_handler WAW_handler (
    .io_decoder_RD_valid_bits_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid & fire),
    .io_decoder_RD_valid_bits_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid & fire),
    .io_decoder_RD_valid_bits_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid & fire),
    .io_decoder_RD_valid_bits_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid & fire),
    .io_decoder_RD_values_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD[4:0]),
    .io_decoder_RD_values_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD[4:0]),
    .io_decoder_RD_values_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD[4:0]),
    .io_decoder_RD_values_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD[4:0]),
    .io_free_list_RD_values_0   (_free_list_io_renamed_values_0),
    .io_free_list_RD_values_1   (_free_list_io_renamed_values_1),
    .io_free_list_RD_values_2   (_free_list_io_renamed_values_2),
    .io_free_list_RD_values_3   (_free_list_io_renamed_values_3),
    .io_RAT_wr_en_0             (_WAW_handler_io_RAT_wr_en_0),
    .io_RAT_wr_en_1             (_WAW_handler_io_RAT_wr_en_1),
    .io_RAT_wr_en_2             (_WAW_handler_io_RAT_wr_en_2),
    .io_RAT_wr_en_3             (_WAW_handler_io_RAT_wr_en_3),
    .io_RAT_RD_values_0         (_WAW_handler_io_RAT_RD_values_0),
    .io_RAT_RD_values_1         (_WAW_handler_io_RAT_RD_values_1),
    .io_RAT_RD_values_2         (_WAW_handler_io_RAT_RD_values_2),
    .io_RAT_RD_values_3         (_WAW_handler_io_RAT_RD_values_3),
    .io_FL_RD_values_0          (_WAW_handler_io_FL_RD_values_0),
    .io_FL_RD_values_1          (_WAW_handler_io_FL_RD_values_1),
    .io_FL_RD_values_2          (_WAW_handler_io_FL_RD_values_2),
    .io_FL_RD_values_3          (_WAW_handler_io_FL_RD_values_3)
  );
  RAT RAT (
    .clock                           (clock),
    .reset                           (reset),
    .io_instruction_RS1_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1[4:0]),
    .io_instruction_RS1_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1[4:0]),
    .io_instruction_RS1_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1[4:0]),
    .io_instruction_RS1_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1[4:0]),
    .io_instruction_RS2_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2[4:0]),
    .io_instruction_RS2_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2[4:0]),
    .io_instruction_RS2_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2[4:0]),
    .io_instruction_RS2_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2[4:0]),
    .io_instruction_RD_0             (_WAW_handler_io_RAT_RD_values_0),
    .io_instruction_RD_1             (_WAW_handler_io_RAT_RD_values_1),
    .io_instruction_RD_2             (_WAW_handler_io_RAT_RD_values_2),
    .io_instruction_RD_3             (_WAW_handler_io_RAT_RD_values_3),
    .io_free_list_wr_en_0            (_WAW_handler_io_RAT_wr_en_0),
    .io_free_list_wr_en_1            (_WAW_handler_io_RAT_wr_en_1),
    .io_free_list_wr_en_2            (_WAW_handler_io_RAT_wr_en_2),
    .io_free_list_wr_en_3            (_WAW_handler_io_RAT_wr_en_3),
    .io_free_list_RD_0               (_WAW_handler_io_FL_RD_values_0),
    .io_free_list_RD_1               (_WAW_handler_io_FL_RD_values_1),
    .io_free_list_RD_2               (_WAW_handler_io_FL_RD_values_2),
    .io_free_list_RD_3               (_WAW_handler_io_FL_RD_values_3),
    .io_commit_valid                 (io_commit_valid),
    .io_commit_bits_is_misprediction (io_commit_bits_is_misprediction),
    .io_commit_bits_exception        (io_commit_bits_exception),
    .io_commit_bits_RDold_0          (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1          (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2          (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3          (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0             (io_commit_bits_RD_0),
    .io_commit_bits_RD_1             (io_commit_bits_RD_1),
    .io_commit_bits_RD_2             (io_commit_bits_RD_2),
    .io_commit_bits_RD_3             (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0       (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1       (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2       (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3       (io_commit_bits_RD_valid_3),
    .io_RAT_RS1_0                    (_RAT_io_RAT_RS1_0),
    .io_RAT_RS1_1                    (_RAT_io_RAT_RS1_1),
    .io_RAT_RS1_2                    (_RAT_io_RAT_RS1_2),
    .io_RAT_RS1_3                    (_RAT_io_RAT_RS1_3),
    .io_RAT_RS2_0                    (_RAT_io_RAT_RS2_0),
    .io_RAT_RS2_1                    (_RAT_io_RAT_RS2_1),
    .io_RAT_RS2_2                    (_RAT_io_RAT_RS2_2),
    .io_RAT_RS2_3                    (_RAT_io_RAT_RS2_3)
  );
  Queue2_FTQ_entry predictions_out_Q (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid
      (_predictions_out_Q_io_enq_valid_T & _predictions_out_Q_io_enq_valid_T_1
       & ~io_flush),
    .io_enq_bits_valid            (io_predictions_in_bits_valid),
    .io_enq_bits_fetch_PC         (io_predictions_in_bits_fetch_PC),
    .io_enq_bits_is_misprediction (io_predictions_in_bits_is_misprediction),
    .io_enq_bits_predicted_PC     (io_predictions_in_bits_predicted_PC),
    .io_enq_bits_ROB_index        (io_predictions_in_bits_ROB_index),
    .io_enq_bits_T_NT             (io_predictions_in_bits_T_NT),
    .io_enq_bits_br_type          (io_predictions_in_bits_br_type),
    .io_enq_bits_dominant_index   (io_predictions_in_bits_dominant_index),
    .io_enq_bits_resolved_PC      (io_predictions_in_bits_resolved_PC),
    .io_deq_ready                 (io_predictions_out_ready),
    .io_deq_valid                 (io_predictions_out_valid),
    .io_deq_bits_valid            (io_predictions_out_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_out_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_out_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_out_bits_predicted_PC),
    .io_deq_bits_ROB_index        (io_predictions_out_bits_ROB_index),
    .io_deq_bits_T_NT             (io_predictions_out_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_out_bits_br_type),
    .io_deq_bits_dominant_index   (io_predictions_out_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_out_bits_resolved_PC),
    .io_flush                     (io_flush)
  );
  Queue2_decoded_fetch_packet renamed_decoded_fetch_packet_Q (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_valid
      (_predictions_out_Q_io_enq_valid_T_1
       & (_predictions_out_Q_io_enq_valid_T | ~io_predictions_in_valid) & ~io_flush),
    .io_enq_bits_fetch_PC
      (io_decoded_fetch_packet_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_0_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_enq_bits_decoded_instruction_0_RD
      (_free_list_io_renamed_values_0),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1                  (_RAT_io_RAT_RS1_0),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2                  (_RAT_io_RAT_RS2_0),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_enq_bits_decoded_instruction_0_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_enq_bits_decoded_instruction_0_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_enq_bits_decoded_instruction_0_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_enq_bits_decoded_instruction_0_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_1_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_enq_bits_decoded_instruction_1_RD
      (_free_list_io_renamed_values_1),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
         ? _free_list_io_renamed_values_0
         : _RAT_io_RAT_RS1_1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
         ? _free_list_io_renamed_values_0
         : _RAT_io_RAT_RS2_1),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_enq_bits_decoded_instruction_1_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_enq_bits_decoded_instruction_1_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_enq_bits_decoded_instruction_1_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_enq_bits_decoded_instruction_1_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_2_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_enq_bits_decoded_instruction_2_RD
      (_free_list_io_renamed_values_2),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
         ? _free_list_io_renamed_values_1
         : io_decoded_fetch_packet_bits_decoded_instruction_2_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
             ? _free_list_io_renamed_values_0
             : _RAT_io_RAT_RS1_2),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
         ? _free_list_io_renamed_values_1
         : io_decoded_fetch_packet_bits_decoded_instruction_2_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
             ? _free_list_io_renamed_values_0
             : _RAT_io_RAT_RS2_2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_enq_bits_decoded_instruction_2_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_enq_bits_decoded_instruction_2_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_enq_bits_decoded_instruction_2_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_enq_bits_decoded_instruction_2_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_3_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_enq_bits_decoded_instruction_3_RD
      (_free_list_io_renamed_values_3),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_2_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
         ? _free_list_io_renamed_values_2
         : io_decoded_fetch_packet_bits_decoded_instruction_3_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
             ? _free_list_io_renamed_values_1
             : io_decoded_fetch_packet_bits_decoded_instruction_3_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
               & io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
               & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
                 ? _free_list_io_renamed_values_0
                 : _RAT_io_RAT_RS1_3),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_2_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
         ? _free_list_io_renamed_values_2
         : io_decoded_fetch_packet_bits_decoded_instruction_3_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
             ? _free_list_io_renamed_values_1
             : io_decoded_fetch_packet_bits_decoded_instruction_3_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
               & io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
               & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
                 ? _free_list_io_renamed_values_0
                 : _RAT_io_RAT_RS2_3),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_enq_bits_decoded_instruction_3_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_enq_bits_decoded_instruction_3_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_enq_bits_decoded_instruction_3_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_enq_bits_decoded_instruction_3_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_enq_bits_valid_bits_0
      (io_decoded_fetch_packet_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1
      (io_decoded_fetch_packet_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2
      (io_decoded_fetch_packet_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3
      (io_decoded_fetch_packet_bits_valid_bits_3),
    .io_enq_bits_GHR
      (io_decoded_fetch_packet_bits_GHR),
    .io_enq_bits_TOS
      (io_decoded_fetch_packet_bits_TOS),
    .io_enq_bits_NEXT
      (io_decoded_fetch_packet_bits_NEXT),
    .io_enq_bits_free_list_front_pointer
      ({1'h0, _free_list_io_free_list_front_pointer}),
    .io_deq_ready
      (io_renamed_decoded_fetch_packet_ready),
    .io_deq_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_valid),
    .io_deq_bits_fetch_PC
      (io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_0_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_deq_bits_decoded_instruction_0_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_deq_bits_decoded_instruction_0_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_deq_bits_decoded_instruction_0_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_1_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_deq_bits_decoded_instruction_1_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_deq_bits_decoded_instruction_1_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_deq_bits_decoded_instruction_1_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_2_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_deq_bits_decoded_instruction_2_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_deq_bits_decoded_instruction_2_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_deq_bits_decoded_instruction_2_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_3_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_deq_bits_decoded_instruction_3_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_deq_bits_decoded_instruction_3_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_deq_bits_decoded_instruction_3_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_deq_bits_valid_bits_0
      (io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1
      (io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2
      (io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3
      (io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_GHR
      (io_renamed_decoded_fetch_packet_bits_GHR),
    .io_deq_bits_TOS
      (io_renamed_decoded_fetch_packet_bits_TOS),
    .io_deq_bits_NEXT
      (io_renamed_decoded_fetch_packet_bits_NEXT),
    .io_deq_bits_free_list_front_pointer
      (io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
  assign io_predictions_in_ready = io_predictions_in_ready_REG;
  assign io_decoded_fetch_packet_ready = io_decoded_fetch_packet_ready_REG;
  assign io_renamed_decoded_fetch_packet_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2;
endmodule

module frontend(
  input         clock,
                reset,
                io_flush,
                io_memory_request_ready,
  output        io_memory_request_valid,
  output [31:0] io_memory_request_bits_addr,
                io_memory_request_bits_wr_data,
  output        io_memory_request_bits_wr_en,
                io_memory_response_ready,
  input         io_memory_response_valid,
  input  [31:0] io_memory_response_bits_fetch_PC,
  input         io_memory_response_bits_valid_bits_0,
                io_memory_response_bits_valid_bits_1,
                io_memory_response_bits_valid_bits_2,
                io_memory_response_bits_valid_bits_3,
  input  [31:0] io_memory_response_bits_instructions_0_instruction,
  input  [3:0]  io_memory_response_bits_instructions_0_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_0_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_1_instruction,
  input  [3:0]  io_memory_response_bits_instructions_1_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_1_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_2_instruction,
  input  [3:0]  io_memory_response_bits_instructions_2_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_2_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_3_instruction,
  input  [3:0]  io_memory_response_bits_instructions_3_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_3_ROB_index,
  input  [15:0] io_memory_response_bits_GHR,
  input  [6:0]  io_memory_response_bits_NEXT,
                io_memory_response_bits_TOS,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_predictions_ready,
  output        io_predictions_valid,
                io_predictions_bits_valid,
  output [31:0] io_predictions_bits_fetch_PC,
                io_predictions_bits_predicted_PC,
  output [5:0]  io_predictions_bits_ROB_index,
  output        io_predictions_bits_T_NT,
  output [2:0]  io_predictions_bits_br_type,
  output [1:0]  io_predictions_bits_dominant_index,
  output [31:0] io_predictions_bits_resolved_PC,
  input         io_renamed_decoded_fetch_packet_ready,
  output        io_renamed_decoded_fetch_packet_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_fetch_PC,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width,
  output        io_renamed_decoded_fetch_packet_bits_valid_bits_0,
                io_renamed_decoded_fetch_packet_bits_valid_bits_1,
                io_renamed_decoded_fetch_packet_bits_valid_bits_2,
                io_renamed_decoded_fetch_packet_bits_valid_bits_3,
  output [15:0] io_renamed_decoded_fetch_packet_bits_GHR,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_TOS,
                io_renamed_decoded_fetch_packet_bits_NEXT,
  output [7:0]  io_renamed_decoded_fetch_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [31:0] io_FU_outputs_0_bits_address,
  input  [1:0]  io_FU_outputs_0_bits_memory_type,
                io_FU_outputs_0_bits_access_width,
  input         io_FU_outputs_0_bits_is_unsigned,
  input  [31:0] io_FU_outputs_0_bits_wr_data,
  input  [3:0]  io_FU_outputs_0_bits_MOB_index,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [3:0]  io_FU_outputs_0_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_0_bits_exception,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [31:0] io_FU_outputs_1_bits_address,
  input  [1:0]  io_FU_outputs_1_bits_memory_type,
                io_FU_outputs_1_bits_access_width,
  input         io_FU_outputs_1_bits_is_unsigned,
  input  [31:0] io_FU_outputs_1_bits_wr_data,
  input  [3:0]  io_FU_outputs_1_bits_MOB_index,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [3:0]  io_FU_outputs_1_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_1_bits_exception,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [31:0] io_FU_outputs_2_bits_address,
  input  [1:0]  io_FU_outputs_2_bits_memory_type,
                io_FU_outputs_2_bits_access_width,
  input         io_FU_outputs_2_bits_is_unsigned,
  input  [31:0] io_FU_outputs_2_bits_wr_data,
  input  [3:0]  io_FU_outputs_2_bits_MOB_index,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [3:0]  io_FU_outputs_2_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_2_bits_exception,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [31:0] io_FU_outputs_3_bits_address,
  input  [1:0]  io_FU_outputs_3_bits_memory_type,
                io_FU_outputs_3_bits_access_width,
  input         io_FU_outputs_3_bits_is_unsigned,
  input  [31:0] io_FU_outputs_3_bits_wr_data,
  input  [3:0]  io_FU_outputs_3_bits_MOB_index,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [3:0]  io_FU_outputs_3_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  input         io_FU_outputs_3_bits_exception,
  output        io_revert_valid,
  output [31:0] io_revert_bits_PC
);

  wire        _rename_io_predictions_in_ready;
  wire        _rename_io_decoded_fetch_packet_ready;
  wire        _FTQ_queue_io_enq_ready;
  wire        _FTQ_queue_io_deq_valid;
  wire        _FTQ_queue_io_deq_bits_valid;
  wire [31:0] _FTQ_queue_io_deq_bits_fetch_PC;
  wire        _FTQ_queue_io_deq_bits_is_misprediction;
  wire [31:0] _FTQ_queue_io_deq_bits_predicted_PC;
  wire [5:0]  _FTQ_queue_io_deq_bits_ROB_index;
  wire        _FTQ_queue_io_deq_bits_T_NT;
  wire [2:0]  _FTQ_queue_io_deq_bits_br_type;
  wire [1:0]  _FTQ_queue_io_deq_bits_dominant_index;
  wire [31:0] _FTQ_queue_io_deq_bits_resolved_PC;
  wire        _instruction_queue_io_enq_ready;
  wire        _instruction_queue_io_deq_valid;
  wire [31:0] _instruction_queue_io_deq_bits_fetch_PC;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_RDold;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_RD;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_RD_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_RS1;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_RS1_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_RS2;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_RS2_valid;
  wire [20:0] _instruction_queue_io_deq_bits_decoded_instruction_0_IMM;
  wire [2:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_FUNCT3;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_packet_index;
  wire [5:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_ROB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_MOB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_FTQ_index;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_portID;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_RS_type;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_needs_ALU;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_needs_branch_unit;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_needs_CSRs;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_SUBTRACT;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_MULTIPLY;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_0_IS_IMM;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_memory_type;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_0_access_width;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_RDold;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_RD;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_RD_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_RS1;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_RS1_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_RS2;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_RS2_valid;
  wire [20:0] _instruction_queue_io_deq_bits_decoded_instruction_1_IMM;
  wire [2:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_FUNCT3;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_packet_index;
  wire [5:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_ROB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_MOB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_FTQ_index;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_portID;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_RS_type;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_needs_ALU;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_needs_branch_unit;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_needs_CSRs;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_SUBTRACT;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_MULTIPLY;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_1_IS_IMM;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_memory_type;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_1_access_width;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_RDold;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_RD;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_RD_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_RS1;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_RS1_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_RS2;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_RS2_valid;
  wire [20:0] _instruction_queue_io_deq_bits_decoded_instruction_2_IMM;
  wire [2:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_FUNCT3;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_packet_index;
  wire [5:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_ROB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_MOB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_FTQ_index;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_portID;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_RS_type;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_needs_ALU;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_needs_branch_unit;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_needs_CSRs;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_SUBTRACT;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_MULTIPLY;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_2_IS_IMM;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_memory_type;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_2_access_width;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_RDold;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_RD;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_RD_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_RS1;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_RS1_valid;
  wire [6:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_RS2;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_RS2_valid;
  wire [20:0] _instruction_queue_io_deq_bits_decoded_instruction_3_IMM;
  wire [2:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_FUNCT3;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_packet_index;
  wire [5:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_ROB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_MOB_index;
  wire [3:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_FTQ_index;
  wire [4:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_portID;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_RS_type;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_needs_ALU;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_needs_branch_unit;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_needs_CSRs;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_SUBTRACT;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_MULTIPLY;
  wire        _instruction_queue_io_deq_bits_decoded_instruction_3_IS_IMM;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_memory_type;
  wire [1:0]  _instruction_queue_io_deq_bits_decoded_instruction_3_access_width;
  wire        _instruction_queue_io_deq_bits_valid_bits_0;
  wire        _instruction_queue_io_deq_bits_valid_bits_1;
  wire        _instruction_queue_io_deq_bits_valid_bits_2;
  wire        _instruction_queue_io_deq_bits_valid_bits_3;
  wire [15:0] _instruction_queue_io_deq_bits_GHR;
  wire [6:0]  _instruction_queue_io_deq_bits_TOS;
  wire [6:0]  _instruction_queue_io_deq_bits_NEXT;
  wire [7:0]  _instruction_queue_io_deq_bits_free_list_front_pointer;
  wire        _decoders_io_fetch_packet_ready;
  wire        _decoders_io_predictions_in_ready;
  wire        _decoders_io_decoded_fetch_packet_valid;
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_fetch_PC;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;
  wire [4:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RDold;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_access_width;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;
  wire [4:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RDold;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_access_width;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;
  wire [4:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RDold;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_access_width;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;
  wire [4:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RDold;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_access_width;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_0;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_1;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_2;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_3;
  wire [15:0] _decoders_io_decoded_fetch_packet_bits_GHR;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_TOS;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_NEXT;
  wire [7:0]  _decoders_io_decoded_fetch_packet_bits_free_list_front_pointer;
  wire        _decoders_io_predictions_out_valid;
  wire        _decoders_io_predictions_out_bits_valid;
  wire [31:0] _decoders_io_predictions_out_bits_fetch_PC;
  wire        _decoders_io_predictions_out_bits_is_misprediction;
  wire [31:0] _decoders_io_predictions_out_bits_predicted_PC;
  wire [5:0]  _decoders_io_predictions_out_bits_ROB_index;
  wire        _decoders_io_predictions_out_bits_T_NT;
  wire [2:0]  _decoders_io_predictions_out_bits_br_type;
  wire [1:0]  _decoders_io_predictions_out_bits_dominant_index;
  wire [31:0] _decoders_io_predictions_out_bits_resolved_PC;
  wire        _instruction_fetch_io_fetch_packet_valid;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_fetch_PC;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_0;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_1;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_2;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_3;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_0_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_1_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_2_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_3_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index;
  wire [15:0] _instruction_fetch_io_fetch_packet_bits_GHR;
  wire [6:0]  _instruction_fetch_io_fetch_packet_bits_NEXT;
  wire [6:0]  _instruction_fetch_io_fetch_packet_bits_TOS;
  wire        _instruction_fetch_io_predictions_valid;
  wire        _instruction_fetch_io_predictions_bits_valid;
  wire [31:0] _instruction_fetch_io_predictions_bits_fetch_PC;
  wire        _instruction_fetch_io_predictions_bits_is_misprediction;
  wire [31:0] _instruction_fetch_io_predictions_bits_predicted_PC;
  wire [5:0]  _instruction_fetch_io_predictions_bits_ROB_index;
  wire        _instruction_fetch_io_predictions_bits_T_NT;
  wire [2:0]  _instruction_fetch_io_predictions_bits_br_type;
  wire [1:0]  _instruction_fetch_io_predictions_bits_dominant_index;
  wire [31:0] _instruction_fetch_io_predictions_bits_resolved_PC;
  instruction_fetch instruction_fetch (
    .clock                                               (clock),
    .reset                                               (reset),
    .io_flush                                            (io_flush),
    .io_commit_valid                                     (io_commit_valid),
    .io_commit_bits_fetch_PC                             (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                                 (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                            (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                              (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_exception                            (io_commit_bits_exception),
    .io_commit_bits_expected_PC                          (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                                  (io_commit_bits_GHR),
    .io_commit_bits_TOS                                  (io_commit_bits_TOS),
    .io_commit_bits_NEXT                                 (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                              (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                              (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                              (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                              (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                                 (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                                 (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                                 (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                                 (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                           (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                           (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                           (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                           (io_commit_bits_RD_valid_3),
    .io_memory_response_ready                            (io_memory_response_ready),
    .io_memory_response_valid                            (io_memory_response_valid),
    .io_memory_response_bits_fetch_PC
      (io_memory_response_bits_fetch_PC),
    .io_memory_response_bits_valid_bits_0
      (io_memory_response_bits_valid_bits_0),
    .io_memory_response_bits_valid_bits_1
      (io_memory_response_bits_valid_bits_1),
    .io_memory_response_bits_valid_bits_2
      (io_memory_response_bits_valid_bits_2),
    .io_memory_response_bits_valid_bits_3
      (io_memory_response_bits_valid_bits_3),
    .io_memory_response_bits_instructions_0_instruction
      (io_memory_response_bits_instructions_0_instruction),
    .io_memory_response_bits_instructions_0_packet_index
      (io_memory_response_bits_instructions_0_packet_index),
    .io_memory_response_bits_instructions_0_ROB_index
      (io_memory_response_bits_instructions_0_ROB_index),
    .io_memory_response_bits_instructions_1_instruction
      (io_memory_response_bits_instructions_1_instruction),
    .io_memory_response_bits_instructions_1_packet_index
      (io_memory_response_bits_instructions_1_packet_index),
    .io_memory_response_bits_instructions_1_ROB_index
      (io_memory_response_bits_instructions_1_ROB_index),
    .io_memory_response_bits_instructions_2_instruction
      (io_memory_response_bits_instructions_2_instruction),
    .io_memory_response_bits_instructions_2_packet_index
      (io_memory_response_bits_instructions_2_packet_index),
    .io_memory_response_bits_instructions_2_ROB_index
      (io_memory_response_bits_instructions_2_ROB_index),
    .io_memory_response_bits_instructions_3_instruction
      (io_memory_response_bits_instructions_3_instruction),
    .io_memory_response_bits_instructions_3_packet_index
      (io_memory_response_bits_instructions_3_packet_index),
    .io_memory_response_bits_instructions_3_ROB_index
      (io_memory_response_bits_instructions_3_ROB_index),
    .io_memory_response_bits_GHR                         (io_memory_response_bits_GHR),
    .io_memory_response_bits_NEXT                        (io_memory_response_bits_NEXT),
    .io_memory_response_bits_TOS                         (io_memory_response_bits_TOS),
    .io_memory_request_ready                             (io_memory_request_ready),
    .io_memory_request_valid                             (io_memory_request_valid),
    .io_memory_request_bits_addr                         (io_memory_request_bits_addr),
    .io_memory_request_bits_wr_data                      (io_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en                        (io_memory_request_bits_wr_en),
    .io_fetch_packet_ready
      (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_GHR
      (_instruction_fetch_io_fetch_packet_bits_GHR),
    .io_fetch_packet_bits_NEXT
      (_instruction_fetch_io_fetch_packet_bits_NEXT),
    .io_fetch_packet_bits_TOS
      (_instruction_fetch_io_fetch_packet_bits_TOS),
    .io_predictions_ready
      (_decoders_io_predictions_in_ready),
    .io_predictions_valid
      (_instruction_fetch_io_predictions_valid),
    .io_predictions_bits_valid
      (_instruction_fetch_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (_instruction_fetch_io_predictions_bits_fetch_PC),
    .io_predictions_bits_is_misprediction
      (_instruction_fetch_io_predictions_bits_is_misprediction),
    .io_predictions_bits_predicted_PC
      (_instruction_fetch_io_predictions_bits_predicted_PC),
    .io_predictions_bits_ROB_index
      (_instruction_fetch_io_predictions_bits_ROB_index),
    .io_predictions_bits_T_NT
      (_instruction_fetch_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type
      (_instruction_fetch_io_predictions_bits_br_type),
    .io_predictions_bits_dominant_index
      (_instruction_fetch_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (_instruction_fetch_io_predictions_bits_resolved_PC),
    .io_revert_valid                                     (io_revert_valid),
    .io_revert_bits_PC                                   (io_revert_bits_PC)
  );
  fetch_packet_decoder decoders (
    .clock                                                                   (clock),
    .reset                                                                   (reset),
    .io_flush                                                                (io_flush),
    .io_fetch_packet_ready
      (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_GHR
      (_instruction_fetch_io_fetch_packet_bits_GHR),
    .io_fetch_packet_bits_NEXT
      (_instruction_fetch_io_fetch_packet_bits_NEXT),
    .io_fetch_packet_bits_TOS
      (_instruction_fetch_io_fetch_packet_bits_TOS),
    .io_predictions_in_ready
      (_decoders_io_predictions_in_ready),
    .io_predictions_in_valid
      (_instruction_fetch_io_predictions_valid),
    .io_predictions_in_bits_valid
      (_instruction_fetch_io_predictions_bits_valid),
    .io_predictions_in_bits_fetch_PC
      (_instruction_fetch_io_predictions_bits_fetch_PC),
    .io_predictions_in_bits_is_misprediction
      (_instruction_fetch_io_predictions_bits_is_misprediction),
    .io_predictions_in_bits_predicted_PC
      (_instruction_fetch_io_predictions_bits_predicted_PC),
    .io_predictions_in_bits_ROB_index
      (_instruction_fetch_io_predictions_bits_ROB_index),
    .io_predictions_in_bits_T_NT
      (_instruction_fetch_io_predictions_bits_T_NT),
    .io_predictions_in_bits_br_type
      (_instruction_fetch_io_predictions_bits_br_type),
    .io_predictions_in_bits_dominant_index
      (_instruction_fetch_io_predictions_bits_dominant_index),
    .io_predictions_in_bits_resolved_PC
      (_instruction_fetch_io_predictions_bits_resolved_PC),
    .io_decoded_fetch_packet_ready
      (_instruction_queue_io_enq_ready),
    .io_decoded_fetch_packet_valid
      (_decoders_io_decoded_fetch_packet_valid),
    .io_decoded_fetch_packet_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3),
    .io_decoded_fetch_packet_bits_GHR
      (_decoders_io_decoded_fetch_packet_bits_GHR),
    .io_decoded_fetch_packet_bits_TOS
      (_decoders_io_decoded_fetch_packet_bits_TOS),
    .io_decoded_fetch_packet_bits_NEXT
      (_decoders_io_decoded_fetch_packet_bits_NEXT),
    .io_decoded_fetch_packet_bits_free_list_front_pointer
      (_decoders_io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_predictions_out_ready
      (_FTQ_queue_io_enq_ready),
    .io_predictions_out_valid
      (_decoders_io_predictions_out_valid),
    .io_predictions_out_bits_valid
      (_decoders_io_predictions_out_bits_valid),
    .io_predictions_out_bits_fetch_PC
      (_decoders_io_predictions_out_bits_fetch_PC),
    .io_predictions_out_bits_is_misprediction
      (_decoders_io_predictions_out_bits_is_misprediction),
    .io_predictions_out_bits_predicted_PC
      (_decoders_io_predictions_out_bits_predicted_PC),
    .io_predictions_out_bits_ROB_index
      (_decoders_io_predictions_out_bits_ROB_index),
    .io_predictions_out_bits_T_NT
      (_decoders_io_predictions_out_bits_T_NT),
    .io_predictions_out_bits_br_type
      (_decoders_io_predictions_out_bits_br_type),
    .io_predictions_out_bits_dominant_index
      (_decoders_io_predictions_out_bits_dominant_index),
    .io_predictions_out_bits_resolved_PC
      (_decoders_io_predictions_out_bits_resolved_PC)
  );
  Queue16_decoded_fetch_packet instruction_queue (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_ready
      (_instruction_queue_io_enq_ready),
    .io_enq_valid
      (_decoders_io_decoded_fetch_packet_valid & _FTQ_queue_io_enq_ready),
    .io_enq_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_0_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_enq_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_enq_bits_decoded_instruction_0_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_enq_bits_decoded_instruction_0_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_enq_bits_decoded_instruction_0_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_enq_bits_decoded_instruction_0_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_1_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_enq_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_enq_bits_decoded_instruction_1_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_enq_bits_decoded_instruction_1_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_enq_bits_decoded_instruction_1_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_enq_bits_decoded_instruction_1_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_2_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_enq_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_enq_bits_decoded_instruction_2_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_enq_bits_decoded_instruction_2_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_enq_bits_decoded_instruction_2_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_enq_bits_decoded_instruction_2_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_3_RDold
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_enq_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_enq_bits_decoded_instruction_3_MOB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_enq_bits_decoded_instruction_3_FTQ_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_enq_bits_decoded_instruction_3_memory_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_enq_bits_decoded_instruction_3_access_width
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_enq_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3),
    .io_enq_bits_GHR
      (_decoders_io_decoded_fetch_packet_bits_GHR),
    .io_enq_bits_TOS
      (_decoders_io_decoded_fetch_packet_bits_TOS),
    .io_enq_bits_NEXT
      (_decoders_io_decoded_fetch_packet_bits_NEXT),
    .io_enq_bits_free_list_front_pointer
      (_decoders_io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_deq_ready
      (_rename_io_decoded_fetch_packet_ready),
    .io_deq_valid
      (_instruction_queue_io_deq_valid),
    .io_deq_bits_fetch_PC
      (_instruction_queue_io_deq_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_0_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RDold),
    .io_deq_bits_decoded_instruction_0_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_MOB_index),
    .io_deq_bits_decoded_instruction_0_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_FTQ_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_0_memory_type),
    .io_deq_bits_decoded_instruction_0_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_0_access_width),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_1_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RDold),
    .io_deq_bits_decoded_instruction_1_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_MOB_index),
    .io_deq_bits_decoded_instruction_1_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_FTQ_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_1_memory_type),
    .io_deq_bits_decoded_instruction_1_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_1_access_width),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_2_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RDold),
    .io_deq_bits_decoded_instruction_2_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_MOB_index),
    .io_deq_bits_decoded_instruction_2_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_FTQ_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_2_memory_type),
    .io_deq_bits_decoded_instruction_2_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_2_access_width),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_3_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RDold),
    .io_deq_bits_decoded_instruction_3_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_MOB_index),
    .io_deq_bits_decoded_instruction_3_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_FTQ_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_3_memory_type),
    .io_deq_bits_decoded_instruction_3_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_3_access_width),
    .io_deq_bits_valid_bits_0
      (_instruction_queue_io_deq_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1
      (_instruction_queue_io_deq_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2
      (_instruction_queue_io_deq_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3
      (_instruction_queue_io_deq_bits_valid_bits_3),
    .io_deq_bits_GHR
      (_instruction_queue_io_deq_bits_GHR),
    .io_deq_bits_TOS
      (_instruction_queue_io_deq_bits_TOS),
    .io_deq_bits_NEXT
      (_instruction_queue_io_deq_bits_NEXT),
    .io_deq_bits_free_list_front_pointer
      (_instruction_queue_io_deq_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
  Queue16_FTQ_entry FTQ_queue (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_FTQ_queue_io_enq_ready),
    .io_enq_valid
      (_decoders_io_predictions_out_valid & _instruction_queue_io_enq_ready),
    .io_enq_bits_valid            (_decoders_io_predictions_out_bits_valid),
    .io_enq_bits_fetch_PC         (_decoders_io_predictions_out_bits_fetch_PC),
    .io_enq_bits_is_misprediction (_decoders_io_predictions_out_bits_is_misprediction),
    .io_enq_bits_predicted_PC     (_decoders_io_predictions_out_bits_predicted_PC),
    .io_enq_bits_ROB_index        (_decoders_io_predictions_out_bits_ROB_index),
    .io_enq_bits_T_NT             (_decoders_io_predictions_out_bits_T_NT),
    .io_enq_bits_br_type          (_decoders_io_predictions_out_bits_br_type),
    .io_enq_bits_dominant_index   (_decoders_io_predictions_out_bits_dominant_index),
    .io_enq_bits_resolved_PC      (_decoders_io_predictions_out_bits_resolved_PC),
    .io_deq_ready                 (_rename_io_predictions_in_ready),
    .io_deq_valid                 (_FTQ_queue_io_deq_valid),
    .io_deq_bits_valid            (_FTQ_queue_io_deq_bits_valid),
    .io_deq_bits_fetch_PC         (_FTQ_queue_io_deq_bits_fetch_PC),
    .io_deq_bits_is_misprediction (_FTQ_queue_io_deq_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (_FTQ_queue_io_deq_bits_predicted_PC),
    .io_deq_bits_ROB_index        (_FTQ_queue_io_deq_bits_ROB_index),
    .io_deq_bits_T_NT             (_FTQ_queue_io_deq_bits_T_NT),
    .io_deq_bits_br_type          (_FTQ_queue_io_deq_bits_br_type),
    .io_deq_bits_dominant_index   (_FTQ_queue_io_deq_bits_dominant_index),
    .io_deq_bits_resolved_PC      (_FTQ_queue_io_deq_bits_resolved_PC),
    .io_flush                     (io_flush)
  );
  rename rename (
    .clock
      (clock),
    .reset
      (reset),
    .io_flush
      (io_flush),
    .io_commit_valid
      (io_commit_valid),
    .io_commit_bits_fetch_PC
      (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_exception
      (io_commit_bits_exception),
    .io_commit_bits_expected_PC
      (io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (io_commit_bits_GHR),
    .io_commit_bits_TOS
      (io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0
      (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1
      (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2
      (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3
      (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0
      (io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (io_commit_bits_RD_valid_3),
    .io_predictions_in_ready
      (_rename_io_predictions_in_ready),
    .io_predictions_in_valid
      (_FTQ_queue_io_deq_valid),
    .io_predictions_in_bits_valid
      (_FTQ_queue_io_deq_bits_valid),
    .io_predictions_in_bits_fetch_PC
      (_FTQ_queue_io_deq_bits_fetch_PC),
    .io_predictions_in_bits_is_misprediction
      (_FTQ_queue_io_deq_bits_is_misprediction),
    .io_predictions_in_bits_predicted_PC
      (_FTQ_queue_io_deq_bits_predicted_PC),
    .io_predictions_in_bits_ROB_index
      (_FTQ_queue_io_deq_bits_ROB_index),
    .io_predictions_in_bits_T_NT
      (_FTQ_queue_io_deq_bits_T_NT),
    .io_predictions_in_bits_br_type
      (_FTQ_queue_io_deq_bits_br_type),
    .io_predictions_in_bits_dominant_index
      (_FTQ_queue_io_deq_bits_dominant_index),
    .io_predictions_in_bits_resolved_PC
      (_FTQ_queue_io_deq_bits_resolved_PC),
    .io_predictions_out_ready
      (io_predictions_ready),
    .io_predictions_out_valid
      (io_predictions_valid),
    .io_predictions_out_bits_valid
      (io_predictions_bits_valid),
    .io_predictions_out_bits_fetch_PC
      (io_predictions_bits_fetch_PC),
    .io_predictions_out_bits_is_misprediction
      (/* unused */),
    .io_predictions_out_bits_predicted_PC
      (io_predictions_bits_predicted_PC),
    .io_predictions_out_bits_ROB_index
      (io_predictions_bits_ROB_index),
    .io_predictions_out_bits_T_NT
      (io_predictions_bits_T_NT),
    .io_predictions_out_bits_br_type
      (io_predictions_bits_br_type),
    .io_predictions_out_bits_dominant_index
      (io_predictions_bits_dominant_index),
    .io_predictions_out_bits_resolved_PC
      (io_predictions_bits_resolved_PC),
    .io_decoded_fetch_packet_ready
      (_rename_io_decoded_fetch_packet_ready),
    .io_decoded_fetch_packet_valid
      (_instruction_queue_io_deq_valid),
    .io_decoded_fetch_packet_bits_fetch_PC
      (_instruction_queue_io_deq_bits_fetch_PC),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_0_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_0_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_0_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_0_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_0_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_0_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_0_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_0_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_0_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_0_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_0_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_0_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_0_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_0_access_width),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_1_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_1_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_1_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_1_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_1_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_1_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_1_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_1_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_1_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_1_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_1_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_1_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_1_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_1_access_width),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_2_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_2_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_2_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_2_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_2_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_2_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_2_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_2_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_2_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_2_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_2_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_2_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_2_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_2_access_width),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_instruction_queue_io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RDold
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RDold),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_3_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_deq_bits_decoded_instruction_3_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_MOB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index
      (_instruction_queue_io_deq_bits_decoded_instruction_3_FTQ_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_deq_bits_decoded_instruction_3_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_instruction_queue_io_deq_bits_decoded_instruction_3_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_deq_bits_decoded_instruction_3_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_deq_bits_decoded_instruction_3_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_deq_bits_decoded_instruction_3_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_deq_bits_decoded_instruction_3_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_deq_bits_decoded_instruction_3_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_deq_bits_decoded_instruction_3_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_instruction_queue_io_deq_bits_decoded_instruction_3_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type
      (_instruction_queue_io_deq_bits_decoded_instruction_3_memory_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_access_width
      (_instruction_queue_io_deq_bits_decoded_instruction_3_access_width),
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_instruction_queue_io_deq_bits_valid_bits_0),
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_instruction_queue_io_deq_bits_valid_bits_1),
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_instruction_queue_io_deq_bits_valid_bits_2),
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_instruction_queue_io_deq_bits_valid_bits_3),
    .io_decoded_fetch_packet_bits_GHR
      (_instruction_queue_io_deq_bits_GHR),
    .io_decoded_fetch_packet_bits_TOS
      (_instruction_queue_io_deq_bits_TOS),
    .io_decoded_fetch_packet_bits_NEXT
      (_instruction_queue_io_deq_bits_NEXT),
    .io_decoded_fetch_packet_bits_free_list_front_pointer
      (_instruction_queue_io_deq_bits_free_list_front_pointer),
    .io_FU_outputs_0_valid
      (io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_address
      (io_FU_outputs_0_bits_address),
    .io_FU_outputs_0_bits_memory_type
      (io_FU_outputs_0_bits_memory_type),
    .io_FU_outputs_0_bits_access_width
      (io_FU_outputs_0_bits_access_width),
    .io_FU_outputs_0_bits_is_unsigned
      (io_FU_outputs_0_bits_is_unsigned),
    .io_FU_outputs_0_bits_wr_data
      (io_FU_outputs_0_bits_wr_data),
    .io_FU_outputs_0_bits_MOB_index
      (io_FU_outputs_0_bits_MOB_index),
    .io_FU_outputs_0_bits_ROB_index
      (io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_FTQ_index
      (io_FU_outputs_0_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_0_bits_exception
      (io_FU_outputs_0_bits_exception),
    .io_FU_outputs_1_valid
      (io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_address
      (io_FU_outputs_1_bits_address),
    .io_FU_outputs_1_bits_memory_type
      (io_FU_outputs_1_bits_memory_type),
    .io_FU_outputs_1_bits_access_width
      (io_FU_outputs_1_bits_access_width),
    .io_FU_outputs_1_bits_is_unsigned
      (io_FU_outputs_1_bits_is_unsigned),
    .io_FU_outputs_1_bits_wr_data
      (io_FU_outputs_1_bits_wr_data),
    .io_FU_outputs_1_bits_MOB_index
      (io_FU_outputs_1_bits_MOB_index),
    .io_FU_outputs_1_bits_ROB_index
      (io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_FTQ_index
      (io_FU_outputs_1_bits_FTQ_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_1_bits_exception
      (io_FU_outputs_1_bits_exception),
    .io_FU_outputs_2_valid
      (io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_address
      (io_FU_outputs_2_bits_address),
    .io_FU_outputs_2_bits_memory_type
      (io_FU_outputs_2_bits_memory_type),
    .io_FU_outputs_2_bits_access_width
      (io_FU_outputs_2_bits_access_width),
    .io_FU_outputs_2_bits_is_unsigned
      (io_FU_outputs_2_bits_is_unsigned),
    .io_FU_outputs_2_bits_wr_data
      (io_FU_outputs_2_bits_wr_data),
    .io_FU_outputs_2_bits_MOB_index
      (io_FU_outputs_2_bits_MOB_index),
    .io_FU_outputs_2_bits_ROB_index
      (io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_FTQ_index
      (io_FU_outputs_2_bits_FTQ_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_2_bits_exception
      (io_FU_outputs_2_bits_exception),
    .io_FU_outputs_3_valid
      (io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_address
      (io_FU_outputs_3_bits_address),
    .io_FU_outputs_3_bits_memory_type
      (io_FU_outputs_3_bits_memory_type),
    .io_FU_outputs_3_bits_access_width
      (io_FU_outputs_3_bits_access_width),
    .io_FU_outputs_3_bits_is_unsigned
      (io_FU_outputs_3_bits_is_unsigned),
    .io_FU_outputs_3_bits_wr_data
      (io_FU_outputs_3_bits_wr_data),
    .io_FU_outputs_3_bits_MOB_index
      (io_FU_outputs_3_bits_MOB_index),
    .io_FU_outputs_3_bits_ROB_index
      (io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_FTQ_index
      (io_FU_outputs_3_bits_FTQ_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (io_FU_outputs_3_bits_fetch_packet_index),
    .io_FU_outputs_3_bits_exception
      (io_FU_outputs_3_bits_exception),
    .io_renamed_decoded_fetch_packet_ready
      (io_renamed_decoded_fetch_packet_ready),
    .io_renamed_decoded_fetch_packet_valid
      (io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_GHR
      (io_renamed_decoded_fetch_packet_bits_GHR),
    .io_renamed_decoded_fetch_packet_bits_TOS
      (io_renamed_decoded_fetch_packet_bits_TOS),
    .io_renamed_decoded_fetch_packet_bits_NEXT
      (io_renamed_decoded_fetch_packet_bits_NEXT),
    .io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
      (io_renamed_decoded_fetch_packet_bits_free_list_front_pointer)
  );
endmodule

module RS(
  input         clock,
                reset,
                io_flush,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_0_bits_RDold,
  input  [6:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [6:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [6:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [20:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [1:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [3:0]  io_backend_packet_0_bits_MOB_index,
                io_backend_packet_0_bits_FTQ_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IS_IMM,
  input  [1:0]  io_backend_packet_0_bits_memory_type,
                io_backend_packet_0_bits_access_width,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_1_bits_RDold,
  input  [6:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [6:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [6:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [20:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [1:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [3:0]  io_backend_packet_1_bits_MOB_index,
                io_backend_packet_1_bits_FTQ_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IS_IMM,
  input  [1:0]  io_backend_packet_1_bits_memory_type,
                io_backend_packet_1_bits_access_width,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_2_bits_RDold,
  input  [6:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [6:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [6:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [20:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [1:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [3:0]  io_backend_packet_2_bits_MOB_index,
                io_backend_packet_2_bits_FTQ_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IS_IMM,
  input  [1:0]  io_backend_packet_2_bits_memory_type,
                io_backend_packet_2_bits_access_width,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_3_bits_RDold,
  input  [6:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [6:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [6:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [20:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [1:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [3:0]  io_backend_packet_3_bits_MOB_index,
                io_backend_packet_3_bits_FTQ_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IS_IMM,
  input  [1:0]  io_backend_packet_3_bits_memory_type,
                io_backend_packet_3_bits_access_width,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
  output        io_RF_inputs_0_valid,
                io_RF_inputs_0_bits_ready_bits_RS1_ready,
                io_RF_inputs_0_bits_ready_bits_RS2_ready,
  output [4:0]  io_RF_inputs_0_bits_RDold,
  output [6:0]  io_RF_inputs_0_bits_RD,
  output        io_RF_inputs_0_bits_RD_valid,
  output [6:0]  io_RF_inputs_0_bits_RS1,
  output        io_RF_inputs_0_bits_RS1_valid,
  output [6:0]  io_RF_inputs_0_bits_RS2,
  output        io_RF_inputs_0_bits_RS2_valid,
  output [20:0] io_RF_inputs_0_bits_IMM,
  output [2:0]  io_RF_inputs_0_bits_FUNCT3,
  output [1:0]  io_RF_inputs_0_bits_packet_index,
  output [5:0]  io_RF_inputs_0_bits_ROB_index,
  output [3:0]  io_RF_inputs_0_bits_MOB_index,
                io_RF_inputs_0_bits_FTQ_index,
  output [4:0]  io_RF_inputs_0_bits_instructionType,
  output [1:0]  io_RF_inputs_0_bits_portID,
                io_RF_inputs_0_bits_RS_type,
  output        io_RF_inputs_0_bits_needs_ALU,
                io_RF_inputs_0_bits_needs_branch_unit,
                io_RF_inputs_0_bits_needs_CSRs,
                io_RF_inputs_0_bits_SUBTRACT,
                io_RF_inputs_0_bits_MULTIPLY,
                io_RF_inputs_0_bits_IS_IMM,
  output [1:0]  io_RF_inputs_0_bits_memory_type,
                io_RF_inputs_0_bits_access_width,
  output        io_RF_inputs_1_valid,
                io_RF_inputs_1_bits_ready_bits_RS1_ready,
                io_RF_inputs_1_bits_ready_bits_RS2_ready,
  output [4:0]  io_RF_inputs_1_bits_RDold,
  output [6:0]  io_RF_inputs_1_bits_RD,
  output        io_RF_inputs_1_bits_RD_valid,
  output [6:0]  io_RF_inputs_1_bits_RS1,
  output        io_RF_inputs_1_bits_RS1_valid,
  output [6:0]  io_RF_inputs_1_bits_RS2,
  output        io_RF_inputs_1_bits_RS2_valid,
  output [20:0] io_RF_inputs_1_bits_IMM,
  output [2:0]  io_RF_inputs_1_bits_FUNCT3,
  output [1:0]  io_RF_inputs_1_bits_packet_index,
  output [5:0]  io_RF_inputs_1_bits_ROB_index,
  output [3:0]  io_RF_inputs_1_bits_MOB_index,
                io_RF_inputs_1_bits_FTQ_index,
  output [4:0]  io_RF_inputs_1_bits_instructionType,
  output [1:0]  io_RF_inputs_1_bits_portID,
                io_RF_inputs_1_bits_RS_type,
  output        io_RF_inputs_1_bits_needs_ALU,
                io_RF_inputs_1_bits_needs_branch_unit,
                io_RF_inputs_1_bits_needs_CSRs,
                io_RF_inputs_1_bits_SUBTRACT,
                io_RF_inputs_1_bits_MULTIPLY,
                io_RF_inputs_1_bits_IS_IMM,
  output [1:0]  io_RF_inputs_1_bits_memory_type,
                io_RF_inputs_1_bits_access_width,
  output        io_RF_inputs_2_valid,
                io_RF_inputs_2_bits_ready_bits_RS1_ready,
                io_RF_inputs_2_bits_ready_bits_RS2_ready,
  output [4:0]  io_RF_inputs_2_bits_RDold,
  output [6:0]  io_RF_inputs_2_bits_RD,
  output        io_RF_inputs_2_bits_RD_valid,
  output [6:0]  io_RF_inputs_2_bits_RS1,
  output        io_RF_inputs_2_bits_RS1_valid,
  output [6:0]  io_RF_inputs_2_bits_RS2,
  output        io_RF_inputs_2_bits_RS2_valid,
  output [20:0] io_RF_inputs_2_bits_IMM,
  output [2:0]  io_RF_inputs_2_bits_FUNCT3,
  output [1:0]  io_RF_inputs_2_bits_packet_index,
  output [5:0]  io_RF_inputs_2_bits_ROB_index,
  output [3:0]  io_RF_inputs_2_bits_MOB_index,
                io_RF_inputs_2_bits_FTQ_index,
  output [4:0]  io_RF_inputs_2_bits_instructionType,
  output [1:0]  io_RF_inputs_2_bits_portID,
                io_RF_inputs_2_bits_RS_type,
  output        io_RF_inputs_2_bits_needs_ALU,
                io_RF_inputs_2_bits_needs_branch_unit,
                io_RF_inputs_2_bits_needs_CSRs,
                io_RF_inputs_2_bits_SUBTRACT,
                io_RF_inputs_2_bits_MULTIPLY,
                io_RF_inputs_2_bits_IS_IMM,
  output [1:0]  io_RF_inputs_2_bits_memory_type,
                io_RF_inputs_2_bits_access_width
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_0_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_0_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_0_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_0_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_0_decoded_instruction_access_width;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_1_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_1_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_1_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_1_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_1_decoded_instruction_access_width;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_2_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_2_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_2_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_2_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_2_decoded_instruction_access_width;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_3_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_3_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_3_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_3_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_3_decoded_instruction_access_width;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_4_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_4_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_4_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_4_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_4_decoded_instruction_access_width;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_5_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_5_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_5_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_5_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_5_decoded_instruction_access_width;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_6_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_6_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_6_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_6_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_6_decoded_instruction_access_width;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_7_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_7_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_7_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_7_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_7_decoded_instruction_access_width;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_8_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_8_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_8_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_8_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_8_decoded_instruction_access_width;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_9_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_9_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_9_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_9_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_9_decoded_instruction_access_width;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_10_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_10_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_10_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_10_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_10_decoded_instruction_access_width;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_11_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_11_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_11_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_11_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_11_decoded_instruction_access_width;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_12_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_12_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_12_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_12_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_12_decoded_instruction_access_width;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_13_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_13_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_13_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_13_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_13_decoded_instruction_access_width;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_14_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_14_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_14_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_14_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_14_decoded_instruction_access_width;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_15_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_15_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_15_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_15_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_15_decoded_instruction_access_width;
  reg               reservation_station_15_valid;
  wire [15:0]       _allocate_index_T =
    ~{reservation_station_15_valid,
      reservation_station_14_valid,
      reservation_station_13_valid,
      reservation_station_12_valid,
      reservation_station_11_valid,
      reservation_station_10_valid,
      reservation_station_9_valid,
      reservation_station_8_valid,
      reservation_station_7_valid,
      reservation_station_6_valid,
      reservation_station_5_valid,
      reservation_station_4_valid,
      reservation_station_3_valid,
      reservation_station_2_valid,
      reservation_station_1_valid,
      reservation_station_0_valid};
  wire [15:0]       allocate_index_0 =
    _allocate_index_T[0]
      ? 16'h1
      : _allocate_index_T[1]
          ? 16'h2
          : _allocate_index_T[2]
              ? 16'h4
              : _allocate_index_T[3]
                  ? 16'h8
                  : _allocate_index_T[4]
                      ? 16'h10
                      : _allocate_index_T[5]
                          ? 16'h20
                          : _allocate_index_T[6]
                              ? 16'h40
                              : _allocate_index_T[7]
                                  ? 16'h80
                                  : _allocate_index_T[8]
                                      ? 16'h100
                                      : _allocate_index_T[9]
                                          ? 16'h200
                                          : _allocate_index_T[10]
                                              ? 16'h400
                                              : _allocate_index_T[11]
                                                  ? 16'h800
                                                  : _allocate_index_T[12]
                                                      ? 16'h1000
                                                      : _allocate_index_T[13]
                                                          ? 16'h2000
                                                          : _allocate_index_T[14]
                                                              ? 16'h4000
                                                              : {_allocate_index_T[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_1 = ~allocate_index_0;
  wire [15:0]       allocate_index_1 =
    _allocate_index_T[0] & _allocate_index_T_1[0]
      ? 16'h1
      : _allocate_index_T[1] & _allocate_index_T_1[1]
          ? 16'h2
          : _allocate_index_T[2] & _allocate_index_T_1[2]
              ? 16'h4
              : _allocate_index_T[3] & _allocate_index_T_1[3]
                  ? 16'h8
                  : _allocate_index_T[4] & _allocate_index_T_1[4]
                      ? 16'h10
                      : _allocate_index_T[5] & _allocate_index_T_1[5]
                          ? 16'h20
                          : _allocate_index_T[6] & _allocate_index_T_1[6]
                              ? 16'h40
                              : _allocate_index_T[7] & _allocate_index_T_1[7]
                                  ? 16'h80
                                  : _allocate_index_T[8] & _allocate_index_T_1[8]
                                      ? 16'h100
                                      : _allocate_index_T[9] & _allocate_index_T_1[9]
                                          ? 16'h200
                                          : _allocate_index_T[10]
                                            & _allocate_index_T_1[10]
                                              ? 16'h400
                                              : _allocate_index_T[11]
                                                & _allocate_index_T_1[11]
                                                  ? 16'h800
                                                  : _allocate_index_T[12]
                                                    & _allocate_index_T_1[12]
                                                      ? 16'h1000
                                                      : _allocate_index_T[13]
                                                        & _allocate_index_T_1[13]
                                                          ? 16'h2000
                                                          : _allocate_index_T[14]
                                                            & _allocate_index_T_1[14]
                                                              ? 16'h4000
                                                              : {_allocate_index_T[15]
                                                                   & _allocate_index_T_1[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_3 = ~allocate_index_1;
  wire              _GEN = _allocate_index_T[0] & _allocate_index_T_1[0];
  wire              _GEN_0 = _allocate_index_T[1] & _allocate_index_T_1[1];
  wire              _GEN_1 = _allocate_index_T[2] & _allocate_index_T_1[2];
  wire              _GEN_2 = _allocate_index_T[3] & _allocate_index_T_1[3];
  wire              _GEN_3 = _allocate_index_T[4] & _allocate_index_T_1[4];
  wire              _GEN_4 = _allocate_index_T[5] & _allocate_index_T_1[5];
  wire              _GEN_5 = _allocate_index_T[6] & _allocate_index_T_1[6];
  wire              _GEN_6 = _allocate_index_T[7] & _allocate_index_T_1[7];
  wire              _GEN_7 = _allocate_index_T[8] & _allocate_index_T_1[8];
  wire              _GEN_8 = _allocate_index_T[9] & _allocate_index_T_1[9];
  wire              _GEN_9 = _allocate_index_T[10] & _allocate_index_T_1[10];
  wire              _GEN_10 = _allocate_index_T[11] & _allocate_index_T_1[11];
  wire              _GEN_11 = _allocate_index_T[12] & _allocate_index_T_1[12];
  wire              _GEN_12 = _allocate_index_T[13] & _allocate_index_T_1[13];
  wire              _GEN_13 = _allocate_index_T[14] & _allocate_index_T_1[14];
  wire              _GEN_14 = _allocate_index_T[15] & _allocate_index_T_1[15];
  wire [15:0]       allocate_index_2 =
    _GEN & _allocate_index_T_3[0]
      ? 16'h1
      : _GEN_0 & _allocate_index_T_3[1]
          ? 16'h2
          : _GEN_1 & _allocate_index_T_3[2]
              ? 16'h4
              : _GEN_2 & _allocate_index_T_3[3]
                  ? 16'h8
                  : _GEN_3 & _allocate_index_T_3[4]
                      ? 16'h10
                      : _GEN_4 & _allocate_index_T_3[5]
                          ? 16'h20
                          : _GEN_5 & _allocate_index_T_3[6]
                              ? 16'h40
                              : _GEN_6 & _allocate_index_T_3[7]
                                  ? 16'h80
                                  : _GEN_7 & _allocate_index_T_3[8]
                                      ? 16'h100
                                      : _GEN_8 & _allocate_index_T_3[9]
                                          ? 16'h200
                                          : _GEN_9 & _allocate_index_T_3[10]
                                              ? 16'h400
                                              : _GEN_10 & _allocate_index_T_3[11]
                                                  ? 16'h800
                                                  : _GEN_11 & _allocate_index_T_3[12]
                                                      ? 16'h1000
                                                      : _GEN_12 & _allocate_index_T_3[13]
                                                          ? 16'h2000
                                                          : _GEN_13
                                                            & _allocate_index_T_3[14]
                                                              ? 16'h4000
                                                              : {_GEN_14
                                                                   & _allocate_index_T_3[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_5 = ~allocate_index_2;
  wire [15:0]       allocate_index_3 =
    _GEN & _allocate_index_T_3[0] & _allocate_index_T_5[0]
      ? 16'h1
      : _GEN_0 & _allocate_index_T_3[1] & _allocate_index_T_5[1]
          ? 16'h2
          : _GEN_1 & _allocate_index_T_3[2] & _allocate_index_T_5[2]
              ? 16'h4
              : _GEN_2 & _allocate_index_T_3[3] & _allocate_index_T_5[3]
                  ? 16'h8
                  : _GEN_3 & _allocate_index_T_3[4] & _allocate_index_T_5[4]
                      ? 16'h10
                      : _GEN_4 & _allocate_index_T_3[5] & _allocate_index_T_5[5]
                          ? 16'h20
                          : _GEN_5 & _allocate_index_T_3[6] & _allocate_index_T_5[6]
                              ? 16'h40
                              : _GEN_6 & _allocate_index_T_3[7] & _allocate_index_T_5[7]
                                  ? 16'h80
                                  : _GEN_7 & _allocate_index_T_3[8]
                                    & _allocate_index_T_5[8]
                                      ? 16'h100
                                      : _GEN_8 & _allocate_index_T_3[9]
                                        & _allocate_index_T_5[9]
                                          ? 16'h200
                                          : _GEN_9 & _allocate_index_T_3[10]
                                            & _allocate_index_T_5[10]
                                              ? 16'h400
                                              : _GEN_10 & _allocate_index_T_3[11]
                                                & _allocate_index_T_5[11]
                                                  ? 16'h800
                                                  : _GEN_11 & _allocate_index_T_3[12]
                                                    & _allocate_index_T_5[12]
                                                      ? 16'h1000
                                                      : _GEN_12 & _allocate_index_T_3[13]
                                                        & _allocate_index_T_5[13]
                                                          ? 16'h2000
                                                          : _GEN_13
                                                            & _allocate_index_T_3[14]
                                                            & _allocate_index_T_5[14]
                                                              ? 16'h4000
                                                              : {_GEN_14
                                                                   & _allocate_index_T_3[15]
                                                                   & _allocate_index_T_5[15],
                                                                 15'h0};
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              schedulable_instructions_0 =
    (reservation_station_0_decoded_instruction_ready_bits_RS1_ready | RS1_match_0
     | ~reservation_station_0_decoded_instruction_RS1_valid)
    & (reservation_station_0_decoded_instruction_ready_bits_RS2_ready | RS2_match_0
       | ~reservation_station_0_decoded_instruction_RS2_valid)
    & reservation_station_0_valid;
  wire              schedulable_instructions_1 =
    (reservation_station_1_decoded_instruction_ready_bits_RS1_ready | RS1_match_1
     | ~reservation_station_1_decoded_instruction_RS1_valid)
    & (reservation_station_1_decoded_instruction_ready_bits_RS2_ready | RS2_match_1
       | ~reservation_station_1_decoded_instruction_RS2_valid)
    & reservation_station_1_valid;
  wire              schedulable_instructions_2 =
    (reservation_station_2_decoded_instruction_ready_bits_RS1_ready | RS1_match_2
     | ~reservation_station_2_decoded_instruction_RS1_valid)
    & (reservation_station_2_decoded_instruction_ready_bits_RS2_ready | RS2_match_2
       | ~reservation_station_2_decoded_instruction_RS2_valid)
    & reservation_station_2_valid;
  wire              schedulable_instructions_3 =
    (reservation_station_3_decoded_instruction_ready_bits_RS1_ready | RS1_match_3
     | ~reservation_station_3_decoded_instruction_RS1_valid)
    & (reservation_station_3_decoded_instruction_ready_bits_RS2_ready | RS2_match_3
       | ~reservation_station_3_decoded_instruction_RS2_valid)
    & reservation_station_3_valid;
  wire              schedulable_instructions_4 =
    (reservation_station_4_decoded_instruction_ready_bits_RS1_ready | RS1_match_4
     | ~reservation_station_4_decoded_instruction_RS1_valid)
    & (reservation_station_4_decoded_instruction_ready_bits_RS2_ready | RS2_match_4
       | ~reservation_station_4_decoded_instruction_RS2_valid)
    & reservation_station_4_valid;
  wire              schedulable_instructions_5 =
    (reservation_station_5_decoded_instruction_ready_bits_RS1_ready | RS1_match_5
     | ~reservation_station_5_decoded_instruction_RS1_valid)
    & (reservation_station_5_decoded_instruction_ready_bits_RS2_ready | RS2_match_5
       | ~reservation_station_5_decoded_instruction_RS2_valid)
    & reservation_station_5_valid;
  wire              schedulable_instructions_6 =
    (reservation_station_6_decoded_instruction_ready_bits_RS1_ready | RS1_match_6
     | ~reservation_station_6_decoded_instruction_RS1_valid)
    & (reservation_station_6_decoded_instruction_ready_bits_RS2_ready | RS2_match_6
       | ~reservation_station_6_decoded_instruction_RS2_valid)
    & reservation_station_6_valid;
  wire              schedulable_instructions_7 =
    (reservation_station_7_decoded_instruction_ready_bits_RS1_ready | RS1_match_7
     | ~reservation_station_7_decoded_instruction_RS1_valid)
    & (reservation_station_7_decoded_instruction_ready_bits_RS2_ready | RS2_match_7
       | ~reservation_station_7_decoded_instruction_RS2_valid)
    & reservation_station_7_valid;
  wire              schedulable_instructions_8 =
    (reservation_station_8_decoded_instruction_ready_bits_RS1_ready | RS1_match_8
     | ~reservation_station_8_decoded_instruction_RS1_valid)
    & (reservation_station_8_decoded_instruction_ready_bits_RS2_ready | RS2_match_8
       | ~reservation_station_8_decoded_instruction_RS2_valid)
    & reservation_station_8_valid;
  wire              schedulable_instructions_9 =
    (reservation_station_9_decoded_instruction_ready_bits_RS1_ready | RS1_match_9
     | ~reservation_station_9_decoded_instruction_RS1_valid)
    & (reservation_station_9_decoded_instruction_ready_bits_RS2_ready | RS2_match_9
       | ~reservation_station_9_decoded_instruction_RS2_valid)
    & reservation_station_9_valid;
  wire              schedulable_instructions_10 =
    (reservation_station_10_decoded_instruction_ready_bits_RS1_ready | RS1_match_10
     | ~reservation_station_10_decoded_instruction_RS1_valid)
    & (reservation_station_10_decoded_instruction_ready_bits_RS2_ready | RS2_match_10
       | ~reservation_station_10_decoded_instruction_RS2_valid)
    & reservation_station_10_valid;
  wire              schedulable_instructions_11 =
    (reservation_station_11_decoded_instruction_ready_bits_RS1_ready | RS1_match_11
     | ~reservation_station_11_decoded_instruction_RS1_valid)
    & (reservation_station_11_decoded_instruction_ready_bits_RS2_ready | RS2_match_11
       | ~reservation_station_11_decoded_instruction_RS2_valid)
    & reservation_station_11_valid;
  wire              schedulable_instructions_12 =
    (reservation_station_12_decoded_instruction_ready_bits_RS1_ready | RS1_match_12
     | ~reservation_station_12_decoded_instruction_RS1_valid)
    & (reservation_station_12_decoded_instruction_ready_bits_RS2_ready | RS2_match_12
       | ~reservation_station_12_decoded_instruction_RS2_valid)
    & reservation_station_12_valid;
  wire              schedulable_instructions_13 =
    (reservation_station_13_decoded_instruction_ready_bits_RS1_ready | RS1_match_13
     | ~reservation_station_13_decoded_instruction_RS1_valid)
    & (reservation_station_13_decoded_instruction_ready_bits_RS2_ready | RS2_match_13
       | ~reservation_station_13_decoded_instruction_RS2_valid)
    & reservation_station_13_valid;
  wire              schedulable_instructions_14 =
    (reservation_station_14_decoded_instruction_ready_bits_RS1_ready | RS1_match_14
     | ~reservation_station_14_decoded_instruction_RS1_valid)
    & (reservation_station_14_decoded_instruction_ready_bits_RS2_ready | RS2_match_14
       | ~reservation_station_14_decoded_instruction_RS2_valid)
    & reservation_station_14_valid;
  wire              schedulable_instructions_15 =
    (reservation_station_15_decoded_instruction_ready_bits_RS1_ready | RS1_match_15
     | ~reservation_station_15_decoded_instruction_RS1_valid)
    & (reservation_station_15_decoded_instruction_ready_bits_RS2_ready | RS2_match_15
       | ~reservation_station_15_decoded_instruction_RS2_valid)
    & reservation_station_15_valid;
  wire              _GEN_15 =
    reservation_station_1_decoded_instruction_portID == 2'h0 & schedulable_instructions_1;
  wire              _GEN_16 =
    reservation_station_2_decoded_instruction_portID == 2'h0 & schedulable_instructions_2;
  wire              _GEN_17 =
    reservation_station_3_decoded_instruction_portID == 2'h0 & schedulable_instructions_3;
  wire              _GEN_18 =
    reservation_station_4_decoded_instruction_portID == 2'h0 & schedulable_instructions_4;
  wire              _GEN_19 =
    reservation_station_5_decoded_instruction_portID == 2'h0 & schedulable_instructions_5;
  wire              _GEN_20 =
    reservation_station_6_decoded_instruction_portID == 2'h0 & schedulable_instructions_6;
  wire              _GEN_21 =
    reservation_station_7_decoded_instruction_portID == 2'h0 & schedulable_instructions_7;
  wire              _GEN_22 =
    reservation_station_8_decoded_instruction_portID == 2'h0 & schedulable_instructions_8;
  wire              _GEN_23 =
    reservation_station_9_decoded_instruction_portID == 2'h0 & schedulable_instructions_9;
  wire              _GEN_24 =
    reservation_station_10_decoded_instruction_portID == 2'h0
    & schedulable_instructions_10;
  wire              _GEN_25 =
    reservation_station_11_decoded_instruction_portID == 2'h0
    & schedulable_instructions_11;
  wire              _GEN_26 =
    reservation_station_12_decoded_instruction_portID == 2'h0
    & schedulable_instructions_12;
  wire              _GEN_27 =
    reservation_station_13_decoded_instruction_portID == 2'h0
    & schedulable_instructions_13;
  wire              _GEN_28 =
    reservation_station_14_decoded_instruction_portID == 2'h0
    & schedulable_instructions_14;
  wire              _GEN_29 =
    reservation_station_15_decoded_instruction_portID == 2'h0
    & schedulable_instructions_15;
  wire [3:0]        port0_RS_index =
    _GEN_29
      ? 4'hF
      : _GEN_28
          ? 4'hE
          : _GEN_27
              ? 4'hD
              : _GEN_26
                  ? 4'hC
                  : _GEN_25
                      ? 4'hB
                      : _GEN_24
                          ? 4'hA
                          : _GEN_23
                              ? 4'h9
                              : _GEN_22
                                  ? 4'h8
                                  : _GEN_21
                                      ? 4'h7
                                      : _GEN_20
                                          ? 4'h6
                                          : _GEN_19
                                              ? 4'h5
                                              : _GEN_18
                                                  ? 4'h4
                                                  : _GEN_17
                                                      ? 4'h3
                                                      : _GEN_16 ? 4'h2 : {3'h0, _GEN_15};
  wire              port0_valid =
    _GEN_29 | _GEN_28 | _GEN_27 | _GEN_26 | _GEN_25 | _GEN_24 | _GEN_23 | _GEN_22
    | _GEN_21 | _GEN_20 | _GEN_19 | _GEN_18 | _GEN_17 | _GEN_16 | _GEN_15
    | reservation_station_0_decoded_instruction_portID == 2'h0
    & schedulable_instructions_0;
  wire              _GEN_30 =
    reservation_station_1_decoded_instruction_portID == 2'h1 & schedulable_instructions_1;
  wire              _GEN_31 =
    reservation_station_2_decoded_instruction_portID == 2'h1 & schedulable_instructions_2;
  wire              _GEN_32 =
    reservation_station_3_decoded_instruction_portID == 2'h1 & schedulable_instructions_3;
  wire              _GEN_33 =
    reservation_station_4_decoded_instruction_portID == 2'h1 & schedulable_instructions_4;
  wire              _GEN_34 =
    reservation_station_5_decoded_instruction_portID == 2'h1 & schedulable_instructions_5;
  wire              _GEN_35 =
    reservation_station_6_decoded_instruction_portID == 2'h1 & schedulable_instructions_6;
  wire              _GEN_36 =
    reservation_station_7_decoded_instruction_portID == 2'h1 & schedulable_instructions_7;
  wire              _GEN_37 =
    reservation_station_8_decoded_instruction_portID == 2'h1 & schedulable_instructions_8;
  wire              _GEN_38 =
    reservation_station_9_decoded_instruction_portID == 2'h1 & schedulable_instructions_9;
  wire              _GEN_39 =
    reservation_station_10_decoded_instruction_portID == 2'h1
    & schedulable_instructions_10;
  wire              _GEN_40 =
    reservation_station_11_decoded_instruction_portID == 2'h1
    & schedulable_instructions_11;
  wire              _GEN_41 =
    reservation_station_12_decoded_instruction_portID == 2'h1
    & schedulable_instructions_12;
  wire              _GEN_42 =
    reservation_station_13_decoded_instruction_portID == 2'h1
    & schedulable_instructions_13;
  wire              _GEN_43 =
    reservation_station_14_decoded_instruction_portID == 2'h1
    & schedulable_instructions_14;
  wire              _GEN_44 =
    reservation_station_15_decoded_instruction_portID == 2'h1
    & schedulable_instructions_15;
  wire [3:0]        port1_RS_index =
    _GEN_44
      ? 4'hF
      : _GEN_43
          ? 4'hE
          : _GEN_42
              ? 4'hD
              : _GEN_41
                  ? 4'hC
                  : _GEN_40
                      ? 4'hB
                      : _GEN_39
                          ? 4'hA
                          : _GEN_38
                              ? 4'h9
                              : _GEN_37
                                  ? 4'h8
                                  : _GEN_36
                                      ? 4'h7
                                      : _GEN_35
                                          ? 4'h6
                                          : _GEN_34
                                              ? 4'h5
                                              : _GEN_33
                                                  ? 4'h4
                                                  : _GEN_32
                                                      ? 4'h3
                                                      : _GEN_31 ? 4'h2 : {3'h0, _GEN_30};
  wire              port1_valid =
    _GEN_44 | _GEN_43 | _GEN_42 | _GEN_41 | _GEN_40 | _GEN_39 | _GEN_38 | _GEN_37
    | _GEN_36 | _GEN_35 | _GEN_34 | _GEN_33 | _GEN_32 | _GEN_31 | _GEN_30
    | reservation_station_0_decoded_instruction_portID == 2'h1
    & schedulable_instructions_0;
  wire              _GEN_45 =
    reservation_station_1_decoded_instruction_portID == 2'h2 & schedulable_instructions_1;
  wire              _GEN_46 =
    reservation_station_2_decoded_instruction_portID == 2'h2 & schedulable_instructions_2;
  wire              _GEN_47 =
    reservation_station_3_decoded_instruction_portID == 2'h2 & schedulable_instructions_3;
  wire              _GEN_48 =
    reservation_station_4_decoded_instruction_portID == 2'h2 & schedulable_instructions_4;
  wire              _GEN_49 =
    reservation_station_5_decoded_instruction_portID == 2'h2 & schedulable_instructions_5;
  wire              _GEN_50 =
    reservation_station_6_decoded_instruction_portID == 2'h2 & schedulable_instructions_6;
  wire              _GEN_51 =
    reservation_station_7_decoded_instruction_portID == 2'h2 & schedulable_instructions_7;
  wire              _GEN_52 =
    reservation_station_8_decoded_instruction_portID == 2'h2 & schedulable_instructions_8;
  wire              _GEN_53 =
    reservation_station_9_decoded_instruction_portID == 2'h2 & schedulable_instructions_9;
  wire              _GEN_54 =
    reservation_station_10_decoded_instruction_portID == 2'h2
    & schedulable_instructions_10;
  wire              _GEN_55 =
    reservation_station_11_decoded_instruction_portID == 2'h2
    & schedulable_instructions_11;
  wire              _GEN_56 =
    reservation_station_12_decoded_instruction_portID == 2'h2
    & schedulable_instructions_12;
  wire              _GEN_57 =
    reservation_station_13_decoded_instruction_portID == 2'h2
    & schedulable_instructions_13;
  wire              _GEN_58 =
    reservation_station_14_decoded_instruction_portID == 2'h2
    & schedulable_instructions_14;
  wire              _GEN_59 =
    reservation_station_15_decoded_instruction_portID == 2'h2
    & schedulable_instructions_15;
  wire [3:0]        port2_RS_index =
    _GEN_59
      ? 4'hF
      : _GEN_58
          ? 4'hE
          : _GEN_57
              ? 4'hD
              : _GEN_56
                  ? 4'hC
                  : _GEN_55
                      ? 4'hB
                      : _GEN_54
                          ? 4'hA
                          : _GEN_53
                              ? 4'h9
                              : _GEN_52
                                  ? 4'h8
                                  : _GEN_51
                                      ? 4'h7
                                      : _GEN_50
                                          ? 4'h6
                                          : _GEN_49
                                              ? 4'h5
                                              : _GEN_48
                                                  ? 4'h4
                                                  : _GEN_47
                                                      ? 4'h3
                                                      : _GEN_46 ? 4'h2 : {3'h0, _GEN_45};
  wire              port2_valid =
    _GEN_59 | _GEN_58 | _GEN_57 | _GEN_56 | _GEN_55 | _GEN_54 | _GEN_53 | _GEN_52
    | _GEN_51 | _GEN_50 | _GEN_49 | _GEN_48 | _GEN_47 | _GEN_46 | _GEN_45
    | reservation_station_0_decoded_instruction_portID == 2'h2
    & schedulable_instructions_0;
  wire [15:0]       _GEN_60 =
    {{schedulable_instructions_15},
     {schedulable_instructions_14},
     {schedulable_instructions_13},
     {schedulable_instructions_12},
     {schedulable_instructions_11},
     {schedulable_instructions_10},
     {schedulable_instructions_9},
     {schedulable_instructions_8},
     {schedulable_instructions_7},
     {schedulable_instructions_6},
     {schedulable_instructions_5},
     {schedulable_instructions_4},
     {schedulable_instructions_3},
     {schedulable_instructions_2},
     {schedulable_instructions_1},
     {schedulable_instructions_0}};
  wire [15:0]       _GEN_61 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire [15:0]       _GEN_62 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire [15:0][4:0]  _GEN_63 =
    {{reservation_station_15_decoded_instruction_RDold},
     {reservation_station_14_decoded_instruction_RDold},
     {reservation_station_13_decoded_instruction_RDold},
     {reservation_station_12_decoded_instruction_RDold},
     {reservation_station_11_decoded_instruction_RDold},
     {reservation_station_10_decoded_instruction_RDold},
     {reservation_station_9_decoded_instruction_RDold},
     {reservation_station_8_decoded_instruction_RDold},
     {reservation_station_7_decoded_instruction_RDold},
     {reservation_station_6_decoded_instruction_RDold},
     {reservation_station_5_decoded_instruction_RDold},
     {reservation_station_4_decoded_instruction_RDold},
     {reservation_station_3_decoded_instruction_RDold},
     {reservation_station_2_decoded_instruction_RDold},
     {reservation_station_1_decoded_instruction_RDold},
     {reservation_station_0_decoded_instruction_RDold}};
  wire [15:0][6:0]  _GEN_64 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0]       _GEN_65 =
    {{reservation_station_15_decoded_instruction_RD_valid},
     {reservation_station_14_decoded_instruction_RD_valid},
     {reservation_station_13_decoded_instruction_RD_valid},
     {reservation_station_12_decoded_instruction_RD_valid},
     {reservation_station_11_decoded_instruction_RD_valid},
     {reservation_station_10_decoded_instruction_RD_valid},
     {reservation_station_9_decoded_instruction_RD_valid},
     {reservation_station_8_decoded_instruction_RD_valid},
     {reservation_station_7_decoded_instruction_RD_valid},
     {reservation_station_6_decoded_instruction_RD_valid},
     {reservation_station_5_decoded_instruction_RD_valid},
     {reservation_station_4_decoded_instruction_RD_valid},
     {reservation_station_3_decoded_instruction_RD_valid},
     {reservation_station_2_decoded_instruction_RD_valid},
     {reservation_station_1_decoded_instruction_RD_valid},
     {reservation_station_0_decoded_instruction_RD_valid}};
  wire [15:0][6:0]  _GEN_66 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0]       _GEN_67 =
    {{reservation_station_15_decoded_instruction_RS1_valid},
     {reservation_station_14_decoded_instruction_RS1_valid},
     {reservation_station_13_decoded_instruction_RS1_valid},
     {reservation_station_12_decoded_instruction_RS1_valid},
     {reservation_station_11_decoded_instruction_RS1_valid},
     {reservation_station_10_decoded_instruction_RS1_valid},
     {reservation_station_9_decoded_instruction_RS1_valid},
     {reservation_station_8_decoded_instruction_RS1_valid},
     {reservation_station_7_decoded_instruction_RS1_valid},
     {reservation_station_6_decoded_instruction_RS1_valid},
     {reservation_station_5_decoded_instruction_RS1_valid},
     {reservation_station_4_decoded_instruction_RS1_valid},
     {reservation_station_3_decoded_instruction_RS1_valid},
     {reservation_station_2_decoded_instruction_RS1_valid},
     {reservation_station_1_decoded_instruction_RS1_valid},
     {reservation_station_0_decoded_instruction_RS1_valid}};
  wire [15:0][6:0]  _GEN_68 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0]       _GEN_69 =
    {{reservation_station_15_decoded_instruction_RS2_valid},
     {reservation_station_14_decoded_instruction_RS2_valid},
     {reservation_station_13_decoded_instruction_RS2_valid},
     {reservation_station_12_decoded_instruction_RS2_valid},
     {reservation_station_11_decoded_instruction_RS2_valid},
     {reservation_station_10_decoded_instruction_RS2_valid},
     {reservation_station_9_decoded_instruction_RS2_valid},
     {reservation_station_8_decoded_instruction_RS2_valid},
     {reservation_station_7_decoded_instruction_RS2_valid},
     {reservation_station_6_decoded_instruction_RS2_valid},
     {reservation_station_5_decoded_instruction_RS2_valid},
     {reservation_station_4_decoded_instruction_RS2_valid},
     {reservation_station_3_decoded_instruction_RS2_valid},
     {reservation_station_2_decoded_instruction_RS2_valid},
     {reservation_station_1_decoded_instruction_RS2_valid},
     {reservation_station_0_decoded_instruction_RS2_valid}};
  wire [15:0][20:0] _GEN_70 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_71 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][1:0]  _GEN_72 =
    {{reservation_station_15_decoded_instruction_packet_index},
     {reservation_station_14_decoded_instruction_packet_index},
     {reservation_station_13_decoded_instruction_packet_index},
     {reservation_station_12_decoded_instruction_packet_index},
     {reservation_station_11_decoded_instruction_packet_index},
     {reservation_station_10_decoded_instruction_packet_index},
     {reservation_station_9_decoded_instruction_packet_index},
     {reservation_station_8_decoded_instruction_packet_index},
     {reservation_station_7_decoded_instruction_packet_index},
     {reservation_station_6_decoded_instruction_packet_index},
     {reservation_station_5_decoded_instruction_packet_index},
     {reservation_station_4_decoded_instruction_packet_index},
     {reservation_station_3_decoded_instruction_packet_index},
     {reservation_station_2_decoded_instruction_packet_index},
     {reservation_station_1_decoded_instruction_packet_index},
     {reservation_station_0_decoded_instruction_packet_index}};
  wire [15:0][5:0]  _GEN_73 =
    {{reservation_station_15_decoded_instruction_ROB_index},
     {reservation_station_14_decoded_instruction_ROB_index},
     {reservation_station_13_decoded_instruction_ROB_index},
     {reservation_station_12_decoded_instruction_ROB_index},
     {reservation_station_11_decoded_instruction_ROB_index},
     {reservation_station_10_decoded_instruction_ROB_index},
     {reservation_station_9_decoded_instruction_ROB_index},
     {reservation_station_8_decoded_instruction_ROB_index},
     {reservation_station_7_decoded_instruction_ROB_index},
     {reservation_station_6_decoded_instruction_ROB_index},
     {reservation_station_5_decoded_instruction_ROB_index},
     {reservation_station_4_decoded_instruction_ROB_index},
     {reservation_station_3_decoded_instruction_ROB_index},
     {reservation_station_2_decoded_instruction_ROB_index},
     {reservation_station_1_decoded_instruction_ROB_index},
     {reservation_station_0_decoded_instruction_ROB_index}};
  wire [15:0][3:0]  _GEN_74 =
    {{reservation_station_15_decoded_instruction_MOB_index},
     {reservation_station_14_decoded_instruction_MOB_index},
     {reservation_station_13_decoded_instruction_MOB_index},
     {reservation_station_12_decoded_instruction_MOB_index},
     {reservation_station_11_decoded_instruction_MOB_index},
     {reservation_station_10_decoded_instruction_MOB_index},
     {reservation_station_9_decoded_instruction_MOB_index},
     {reservation_station_8_decoded_instruction_MOB_index},
     {reservation_station_7_decoded_instruction_MOB_index},
     {reservation_station_6_decoded_instruction_MOB_index},
     {reservation_station_5_decoded_instruction_MOB_index},
     {reservation_station_4_decoded_instruction_MOB_index},
     {reservation_station_3_decoded_instruction_MOB_index},
     {reservation_station_2_decoded_instruction_MOB_index},
     {reservation_station_1_decoded_instruction_MOB_index},
     {reservation_station_0_decoded_instruction_MOB_index}};
  wire [15:0][3:0]  _GEN_75 =
    {{reservation_station_15_decoded_instruction_FTQ_index},
     {reservation_station_14_decoded_instruction_FTQ_index},
     {reservation_station_13_decoded_instruction_FTQ_index},
     {reservation_station_12_decoded_instruction_FTQ_index},
     {reservation_station_11_decoded_instruction_FTQ_index},
     {reservation_station_10_decoded_instruction_FTQ_index},
     {reservation_station_9_decoded_instruction_FTQ_index},
     {reservation_station_8_decoded_instruction_FTQ_index},
     {reservation_station_7_decoded_instruction_FTQ_index},
     {reservation_station_6_decoded_instruction_FTQ_index},
     {reservation_station_5_decoded_instruction_FTQ_index},
     {reservation_station_4_decoded_instruction_FTQ_index},
     {reservation_station_3_decoded_instruction_FTQ_index},
     {reservation_station_2_decoded_instruction_FTQ_index},
     {reservation_station_1_decoded_instruction_FTQ_index},
     {reservation_station_0_decoded_instruction_FTQ_index}};
  wire [15:0][4:0]  _GEN_76 =
    {{reservation_station_15_decoded_instruction_instructionType},
     {reservation_station_14_decoded_instruction_instructionType},
     {reservation_station_13_decoded_instruction_instructionType},
     {reservation_station_12_decoded_instruction_instructionType},
     {reservation_station_11_decoded_instruction_instructionType},
     {reservation_station_10_decoded_instruction_instructionType},
     {reservation_station_9_decoded_instruction_instructionType},
     {reservation_station_8_decoded_instruction_instructionType},
     {reservation_station_7_decoded_instruction_instructionType},
     {reservation_station_6_decoded_instruction_instructionType},
     {reservation_station_5_decoded_instruction_instructionType},
     {reservation_station_4_decoded_instruction_instructionType},
     {reservation_station_3_decoded_instruction_instructionType},
     {reservation_station_2_decoded_instruction_instructionType},
     {reservation_station_1_decoded_instruction_instructionType},
     {reservation_station_0_decoded_instruction_instructionType}};
  wire [15:0][1:0]  _GEN_77 =
    {{reservation_station_15_decoded_instruction_portID},
     {reservation_station_14_decoded_instruction_portID},
     {reservation_station_13_decoded_instruction_portID},
     {reservation_station_12_decoded_instruction_portID},
     {reservation_station_11_decoded_instruction_portID},
     {reservation_station_10_decoded_instruction_portID},
     {reservation_station_9_decoded_instruction_portID},
     {reservation_station_8_decoded_instruction_portID},
     {reservation_station_7_decoded_instruction_portID},
     {reservation_station_6_decoded_instruction_portID},
     {reservation_station_5_decoded_instruction_portID},
     {reservation_station_4_decoded_instruction_portID},
     {reservation_station_3_decoded_instruction_portID},
     {reservation_station_2_decoded_instruction_portID},
     {reservation_station_1_decoded_instruction_portID},
     {reservation_station_0_decoded_instruction_portID}};
  wire [15:0][1:0]  _GEN_78 =
    {{reservation_station_15_decoded_instruction_RS_type},
     {reservation_station_14_decoded_instruction_RS_type},
     {reservation_station_13_decoded_instruction_RS_type},
     {reservation_station_12_decoded_instruction_RS_type},
     {reservation_station_11_decoded_instruction_RS_type},
     {reservation_station_10_decoded_instruction_RS_type},
     {reservation_station_9_decoded_instruction_RS_type},
     {reservation_station_8_decoded_instruction_RS_type},
     {reservation_station_7_decoded_instruction_RS_type},
     {reservation_station_6_decoded_instruction_RS_type},
     {reservation_station_5_decoded_instruction_RS_type},
     {reservation_station_4_decoded_instruction_RS_type},
     {reservation_station_3_decoded_instruction_RS_type},
     {reservation_station_2_decoded_instruction_RS_type},
     {reservation_station_1_decoded_instruction_RS_type},
     {reservation_station_0_decoded_instruction_RS_type}};
  wire [15:0]       _GEN_79 =
    {{reservation_station_15_decoded_instruction_needs_ALU},
     {reservation_station_14_decoded_instruction_needs_ALU},
     {reservation_station_13_decoded_instruction_needs_ALU},
     {reservation_station_12_decoded_instruction_needs_ALU},
     {reservation_station_11_decoded_instruction_needs_ALU},
     {reservation_station_10_decoded_instruction_needs_ALU},
     {reservation_station_9_decoded_instruction_needs_ALU},
     {reservation_station_8_decoded_instruction_needs_ALU},
     {reservation_station_7_decoded_instruction_needs_ALU},
     {reservation_station_6_decoded_instruction_needs_ALU},
     {reservation_station_5_decoded_instruction_needs_ALU},
     {reservation_station_4_decoded_instruction_needs_ALU},
     {reservation_station_3_decoded_instruction_needs_ALU},
     {reservation_station_2_decoded_instruction_needs_ALU},
     {reservation_station_1_decoded_instruction_needs_ALU},
     {reservation_station_0_decoded_instruction_needs_ALU}};
  wire [15:0]       _GEN_80 =
    {{reservation_station_15_decoded_instruction_needs_branch_unit},
     {reservation_station_14_decoded_instruction_needs_branch_unit},
     {reservation_station_13_decoded_instruction_needs_branch_unit},
     {reservation_station_12_decoded_instruction_needs_branch_unit},
     {reservation_station_11_decoded_instruction_needs_branch_unit},
     {reservation_station_10_decoded_instruction_needs_branch_unit},
     {reservation_station_9_decoded_instruction_needs_branch_unit},
     {reservation_station_8_decoded_instruction_needs_branch_unit},
     {reservation_station_7_decoded_instruction_needs_branch_unit},
     {reservation_station_6_decoded_instruction_needs_branch_unit},
     {reservation_station_5_decoded_instruction_needs_branch_unit},
     {reservation_station_4_decoded_instruction_needs_branch_unit},
     {reservation_station_3_decoded_instruction_needs_branch_unit},
     {reservation_station_2_decoded_instruction_needs_branch_unit},
     {reservation_station_1_decoded_instruction_needs_branch_unit},
     {reservation_station_0_decoded_instruction_needs_branch_unit}};
  wire [15:0]       _GEN_81 =
    {{reservation_station_15_decoded_instruction_needs_CSRs},
     {reservation_station_14_decoded_instruction_needs_CSRs},
     {reservation_station_13_decoded_instruction_needs_CSRs},
     {reservation_station_12_decoded_instruction_needs_CSRs},
     {reservation_station_11_decoded_instruction_needs_CSRs},
     {reservation_station_10_decoded_instruction_needs_CSRs},
     {reservation_station_9_decoded_instruction_needs_CSRs},
     {reservation_station_8_decoded_instruction_needs_CSRs},
     {reservation_station_7_decoded_instruction_needs_CSRs},
     {reservation_station_6_decoded_instruction_needs_CSRs},
     {reservation_station_5_decoded_instruction_needs_CSRs},
     {reservation_station_4_decoded_instruction_needs_CSRs},
     {reservation_station_3_decoded_instruction_needs_CSRs},
     {reservation_station_2_decoded_instruction_needs_CSRs},
     {reservation_station_1_decoded_instruction_needs_CSRs},
     {reservation_station_0_decoded_instruction_needs_CSRs}};
  wire [15:0]       _GEN_82 =
    {{reservation_station_15_decoded_instruction_SUBTRACT},
     {reservation_station_14_decoded_instruction_SUBTRACT},
     {reservation_station_13_decoded_instruction_SUBTRACT},
     {reservation_station_12_decoded_instruction_SUBTRACT},
     {reservation_station_11_decoded_instruction_SUBTRACT},
     {reservation_station_10_decoded_instruction_SUBTRACT},
     {reservation_station_9_decoded_instruction_SUBTRACT},
     {reservation_station_8_decoded_instruction_SUBTRACT},
     {reservation_station_7_decoded_instruction_SUBTRACT},
     {reservation_station_6_decoded_instruction_SUBTRACT},
     {reservation_station_5_decoded_instruction_SUBTRACT},
     {reservation_station_4_decoded_instruction_SUBTRACT},
     {reservation_station_3_decoded_instruction_SUBTRACT},
     {reservation_station_2_decoded_instruction_SUBTRACT},
     {reservation_station_1_decoded_instruction_SUBTRACT},
     {reservation_station_0_decoded_instruction_SUBTRACT}};
  wire [15:0]       _GEN_83 =
    {{reservation_station_15_decoded_instruction_MULTIPLY},
     {reservation_station_14_decoded_instruction_MULTIPLY},
     {reservation_station_13_decoded_instruction_MULTIPLY},
     {reservation_station_12_decoded_instruction_MULTIPLY},
     {reservation_station_11_decoded_instruction_MULTIPLY},
     {reservation_station_10_decoded_instruction_MULTIPLY},
     {reservation_station_9_decoded_instruction_MULTIPLY},
     {reservation_station_8_decoded_instruction_MULTIPLY},
     {reservation_station_7_decoded_instruction_MULTIPLY},
     {reservation_station_6_decoded_instruction_MULTIPLY},
     {reservation_station_5_decoded_instruction_MULTIPLY},
     {reservation_station_4_decoded_instruction_MULTIPLY},
     {reservation_station_3_decoded_instruction_MULTIPLY},
     {reservation_station_2_decoded_instruction_MULTIPLY},
     {reservation_station_1_decoded_instruction_MULTIPLY},
     {reservation_station_0_decoded_instruction_MULTIPLY}};
  wire [15:0]       _GEN_84 =
    {{reservation_station_15_decoded_instruction_IS_IMM},
     {reservation_station_14_decoded_instruction_IS_IMM},
     {reservation_station_13_decoded_instruction_IS_IMM},
     {reservation_station_12_decoded_instruction_IS_IMM},
     {reservation_station_11_decoded_instruction_IS_IMM},
     {reservation_station_10_decoded_instruction_IS_IMM},
     {reservation_station_9_decoded_instruction_IS_IMM},
     {reservation_station_8_decoded_instruction_IS_IMM},
     {reservation_station_7_decoded_instruction_IS_IMM},
     {reservation_station_6_decoded_instruction_IS_IMM},
     {reservation_station_5_decoded_instruction_IS_IMM},
     {reservation_station_4_decoded_instruction_IS_IMM},
     {reservation_station_3_decoded_instruction_IS_IMM},
     {reservation_station_2_decoded_instruction_IS_IMM},
     {reservation_station_1_decoded_instruction_IS_IMM},
     {reservation_station_0_decoded_instruction_IS_IMM}};
  wire [15:0][1:0]  _GEN_85 =
    {{reservation_station_15_decoded_instruction_memory_type},
     {reservation_station_14_decoded_instruction_memory_type},
     {reservation_station_13_decoded_instruction_memory_type},
     {reservation_station_12_decoded_instruction_memory_type},
     {reservation_station_11_decoded_instruction_memory_type},
     {reservation_station_10_decoded_instruction_memory_type},
     {reservation_station_9_decoded_instruction_memory_type},
     {reservation_station_8_decoded_instruction_memory_type},
     {reservation_station_7_decoded_instruction_memory_type},
     {reservation_station_6_decoded_instruction_memory_type},
     {reservation_station_5_decoded_instruction_memory_type},
     {reservation_station_4_decoded_instruction_memory_type},
     {reservation_station_3_decoded_instruction_memory_type},
     {reservation_station_2_decoded_instruction_memory_type},
     {reservation_station_1_decoded_instruction_memory_type},
     {reservation_station_0_decoded_instruction_memory_type}};
  wire [15:0][1:0]  _GEN_86 =
    {{reservation_station_15_decoded_instruction_access_width},
     {reservation_station_14_decoded_instruction_access_width},
     {reservation_station_13_decoded_instruction_access_width},
     {reservation_station_12_decoded_instruction_access_width},
     {reservation_station_11_decoded_instruction_access_width},
     {reservation_station_10_decoded_instruction_access_width},
     {reservation_station_9_decoded_instruction_access_width},
     {reservation_station_8_decoded_instruction_access_width},
     {reservation_station_7_decoded_instruction_access_width},
     {reservation_station_6_decoded_instruction_access_width},
     {reservation_station_5_decoded_instruction_access_width},
     {reservation_station_4_decoded_instruction_access_width},
     {reservation_station_3_decoded_instruction_access_width},
     {reservation_station_2_decoded_instruction_access_width},
     {reservation_station_1_decoded_instruction_access_width},
     {reservation_station_0_decoded_instruction_access_width}};
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RDold <= 5'h0;
      reservation_station_0_decoded_instruction_RD <= 7'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 7'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 7'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 21'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 2'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_0_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_0_decoded_instruction_memory_type <= 2'h0;
      reservation_station_0_decoded_instruction_access_width <= 2'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RDold <= 5'h0;
      reservation_station_1_decoded_instruction_RD <= 7'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 7'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 7'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 21'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 2'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_1_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_1_decoded_instruction_memory_type <= 2'h0;
      reservation_station_1_decoded_instruction_access_width <= 2'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RDold <= 5'h0;
      reservation_station_2_decoded_instruction_RD <= 7'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 7'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 7'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 21'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 2'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_2_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_2_decoded_instruction_memory_type <= 2'h0;
      reservation_station_2_decoded_instruction_access_width <= 2'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RDold <= 5'h0;
      reservation_station_3_decoded_instruction_RD <= 7'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 7'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 7'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 21'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 2'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_3_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_3_decoded_instruction_memory_type <= 2'h0;
      reservation_station_3_decoded_instruction_access_width <= 2'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RDold <= 5'h0;
      reservation_station_4_decoded_instruction_RD <= 7'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 7'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 7'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 21'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 2'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_4_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_4_decoded_instruction_memory_type <= 2'h0;
      reservation_station_4_decoded_instruction_access_width <= 2'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RDold <= 5'h0;
      reservation_station_5_decoded_instruction_RD <= 7'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 7'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 7'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 21'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 2'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_5_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_5_decoded_instruction_memory_type <= 2'h0;
      reservation_station_5_decoded_instruction_access_width <= 2'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RDold <= 5'h0;
      reservation_station_6_decoded_instruction_RD <= 7'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 7'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 7'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 21'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 2'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_6_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_6_decoded_instruction_memory_type <= 2'h0;
      reservation_station_6_decoded_instruction_access_width <= 2'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RDold <= 5'h0;
      reservation_station_7_decoded_instruction_RD <= 7'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 7'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 7'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 21'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 2'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_7_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_7_decoded_instruction_memory_type <= 2'h0;
      reservation_station_7_decoded_instruction_access_width <= 2'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RDold <= 5'h0;
      reservation_station_8_decoded_instruction_RD <= 7'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 7'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 7'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 21'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 2'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_8_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_8_decoded_instruction_memory_type <= 2'h0;
      reservation_station_8_decoded_instruction_access_width <= 2'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RDold <= 5'h0;
      reservation_station_9_decoded_instruction_RD <= 7'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 7'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 7'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 21'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 2'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_9_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_9_decoded_instruction_memory_type <= 2'h0;
      reservation_station_9_decoded_instruction_access_width <= 2'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RDold <= 5'h0;
      reservation_station_10_decoded_instruction_RD <= 7'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 7'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 7'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 21'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 2'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_10_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_10_decoded_instruction_memory_type <= 2'h0;
      reservation_station_10_decoded_instruction_access_width <= 2'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RDold <= 5'h0;
      reservation_station_11_decoded_instruction_RD <= 7'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 7'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 7'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 21'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 2'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_11_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_11_decoded_instruction_memory_type <= 2'h0;
      reservation_station_11_decoded_instruction_access_width <= 2'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RDold <= 5'h0;
      reservation_station_12_decoded_instruction_RD <= 7'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 7'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 7'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 21'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 2'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_12_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_12_decoded_instruction_memory_type <= 2'h0;
      reservation_station_12_decoded_instruction_access_width <= 2'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RDold <= 5'h0;
      reservation_station_13_decoded_instruction_RD <= 7'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 7'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 7'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 21'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 2'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_13_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_13_decoded_instruction_memory_type <= 2'h0;
      reservation_station_13_decoded_instruction_access_width <= 2'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RDold <= 5'h0;
      reservation_station_14_decoded_instruction_RD <= 7'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 7'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 7'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 21'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 2'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_14_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_14_decoded_instruction_memory_type <= 2'h0;
      reservation_station_14_decoded_instruction_access_width <= 2'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RDold <= 5'h0;
      reservation_station_15_decoded_instruction_RD <= 7'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 7'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 7'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 21'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 2'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_15_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_15_decoded_instruction_memory_type <= 2'h0;
      reservation_station_15_decoded_instruction_access_width <= 2'h0;
      reservation_station_15_valid <= 1'h0;
    end
    else begin
      automatic logic [6:0] _allocateIndexBinary_T_1 =
        allocate_index_0[15:9] | allocate_index_0[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_3 =
        _allocateIndexBinary_T_1[6:4] | _allocateIndexBinary_T_1[2:0];
      automatic logic [3:0] allocateIndexBinary =
        {|(allocate_index_0[15:8]),
         |(_allocateIndexBinary_T_1[6:3]),
         |(_allocateIndexBinary_T_3[2:1]),
         _allocateIndexBinary_T_3[2] | _allocateIndexBinary_T_3[0]};
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic       _GEN_91;
      automatic logic       _GEN_92;
      automatic logic       _GEN_93;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic [6:0] _allocateIndexBinary_T_10 =
        allocate_index_1[15:9] | allocate_index_1[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_12 =
        _allocateIndexBinary_T_10[6:4] | _allocateIndexBinary_T_10[2:0];
      automatic logic [3:0] allocateIndexBinary_1 =
        {|(allocate_index_1[15:8]),
         |(_allocateIndexBinary_T_10[6:3]),
         |(_allocateIndexBinary_T_12[2:1]),
         _allocateIndexBinary_T_12[2] | _allocateIndexBinary_T_12[0]};
      automatic logic       _GEN_103 = allocateIndexBinary_1 == 4'h0;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105 = allocateIndexBinary_1 == 4'h1;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107 = allocateIndexBinary_1 == 4'h2;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109 = allocateIndexBinary_1 == 4'h3;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111 = allocateIndexBinary_1 == 4'h4;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113 = allocateIndexBinary_1 == 4'h5;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115 = allocateIndexBinary_1 == 4'h6;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117 = allocateIndexBinary_1 == 4'h7;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119 = allocateIndexBinary_1 == 4'h8;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121 = allocateIndexBinary_1 == 4'h9;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123 = allocateIndexBinary_1 == 4'hA;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125 = allocateIndexBinary_1 == 4'hB;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127 = allocateIndexBinary_1 == 4'hC;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129 = allocateIndexBinary_1 == 4'hD;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131 = allocateIndexBinary_1 == 4'hE;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic [6:0] _allocateIndexBinary_T_19 =
        allocate_index_2[15:9] | allocate_index_2[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_21 =
        _allocateIndexBinary_T_19[6:4] | _allocateIndexBinary_T_19[2:0];
      automatic logic [3:0] allocateIndexBinary_2 =
        {|(allocate_index_2[15:8]),
         |(_allocateIndexBinary_T_19[6:3]),
         |(_allocateIndexBinary_T_21[2:1]),
         _allocateIndexBinary_T_21[2] | _allocateIndexBinary_T_21[0]};
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165;
      automatic logic [6:0] _allocateIndexBinary_T_28 =
        allocate_index_3[15:9] | allocate_index_3[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_30 =
        _allocateIndexBinary_T_28[6:4] | _allocateIndexBinary_T_28[2:0];
      automatic logic [3:0] allocateIndexBinary_3 =
        {|(allocate_index_3[15:8]),
         |(_allocateIndexBinary_T_28[6:3]),
         |(_allocateIndexBinary_T_30[2:1]),
         _allocateIndexBinary_T_30[2] | _allocateIndexBinary_T_30[0]};
      automatic logic       _GEN_166 = allocateIndexBinary_3 == 4'h0;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176;
      automatic logic       _GEN_177 = allocateIndexBinary_3 == 4'h1;
      automatic logic       _GEN_178;
      automatic logic       _GEN_179;
      automatic logic       _GEN_180;
      automatic logic       _GEN_181;
      automatic logic       _GEN_182;
      automatic logic       _GEN_183;
      automatic logic       _GEN_184;
      automatic logic       _GEN_185;
      automatic logic       _GEN_186;
      automatic logic       _GEN_187;
      automatic logic       _GEN_188 = allocateIndexBinary_3 == 4'h2;
      automatic logic       _GEN_189;
      automatic logic       _GEN_190;
      automatic logic       _GEN_191;
      automatic logic       _GEN_192;
      automatic logic       _GEN_193;
      automatic logic       _GEN_194;
      automatic logic       _GEN_195;
      automatic logic       _GEN_196;
      automatic logic       _GEN_197;
      automatic logic       _GEN_198;
      automatic logic       _GEN_199 = allocateIndexBinary_3 == 4'h3;
      automatic logic       _GEN_200;
      automatic logic       _GEN_201;
      automatic logic       _GEN_202;
      automatic logic       _GEN_203;
      automatic logic       _GEN_204;
      automatic logic       _GEN_205;
      automatic logic       _GEN_206;
      automatic logic       _GEN_207;
      automatic logic       _GEN_208;
      automatic logic       _GEN_209;
      automatic logic       _GEN_210 = allocateIndexBinary_3 == 4'h4;
      automatic logic       _GEN_211;
      automatic logic       _GEN_212;
      automatic logic       _GEN_213;
      automatic logic       _GEN_214;
      automatic logic       _GEN_215;
      automatic logic       _GEN_216;
      automatic logic       _GEN_217;
      automatic logic       _GEN_218;
      automatic logic       _GEN_219;
      automatic logic       _GEN_220;
      automatic logic       _GEN_221 = allocateIndexBinary_3 == 4'h5;
      automatic logic       _GEN_222;
      automatic logic       _GEN_223;
      automatic logic       _GEN_224;
      automatic logic       _GEN_225;
      automatic logic       _GEN_226;
      automatic logic       _GEN_227;
      automatic logic       _GEN_228;
      automatic logic       _GEN_229;
      automatic logic       _GEN_230;
      automatic logic       _GEN_231;
      automatic logic       _GEN_232 = allocateIndexBinary_3 == 4'h6;
      automatic logic       _GEN_233;
      automatic logic       _GEN_234;
      automatic logic       _GEN_235;
      automatic logic       _GEN_236;
      automatic logic       _GEN_237;
      automatic logic       _GEN_238;
      automatic logic       _GEN_239;
      automatic logic       _GEN_240;
      automatic logic       _GEN_241;
      automatic logic       _GEN_242;
      automatic logic       _GEN_243 = allocateIndexBinary_3 == 4'h7;
      automatic logic       _GEN_244;
      automatic logic       _GEN_245;
      automatic logic       _GEN_246;
      automatic logic       _GEN_247;
      automatic logic       _GEN_248;
      automatic logic       _GEN_249;
      automatic logic       _GEN_250;
      automatic logic       _GEN_251;
      automatic logic       _GEN_252;
      automatic logic       _GEN_253;
      automatic logic       _GEN_254 = allocateIndexBinary_3 == 4'h8;
      automatic logic       _GEN_255;
      automatic logic       _GEN_256;
      automatic logic       _GEN_257;
      automatic logic       _GEN_258;
      automatic logic       _GEN_259;
      automatic logic       _GEN_260;
      automatic logic       _GEN_261;
      automatic logic       _GEN_262;
      automatic logic       _GEN_263;
      automatic logic       _GEN_264;
      automatic logic       _GEN_265 = allocateIndexBinary_3 == 4'h9;
      automatic logic       _GEN_266;
      automatic logic       _GEN_267;
      automatic logic       _GEN_268;
      automatic logic       _GEN_269;
      automatic logic       _GEN_270;
      automatic logic       _GEN_271;
      automatic logic       _GEN_272;
      automatic logic       _GEN_273;
      automatic logic       _GEN_274;
      automatic logic       _GEN_275;
      automatic logic       _GEN_276 = allocateIndexBinary_3 == 4'hA;
      automatic logic       _GEN_277;
      automatic logic       _GEN_278;
      automatic logic       _GEN_279;
      automatic logic       _GEN_280;
      automatic logic       _GEN_281;
      automatic logic       _GEN_282;
      automatic logic       _GEN_283;
      automatic logic       _GEN_284;
      automatic logic       _GEN_285;
      automatic logic       _GEN_286;
      automatic logic       _GEN_287 = allocateIndexBinary_3 == 4'hB;
      automatic logic       _GEN_288;
      automatic logic       _GEN_289;
      automatic logic       _GEN_290;
      automatic logic       _GEN_291;
      automatic logic       _GEN_292;
      automatic logic       _GEN_293;
      automatic logic       _GEN_294;
      automatic logic       _GEN_295;
      automatic logic       _GEN_296;
      automatic logic       _GEN_297;
      automatic logic       _GEN_298 = allocateIndexBinary_3 == 4'hC;
      automatic logic       _GEN_299;
      automatic logic       _GEN_300;
      automatic logic       _GEN_301;
      automatic logic       _GEN_302;
      automatic logic       _GEN_303;
      automatic logic       _GEN_304;
      automatic logic       _GEN_305;
      automatic logic       _GEN_306;
      automatic logic       _GEN_307;
      automatic logic       _GEN_308;
      automatic logic       _GEN_309 = allocateIndexBinary_3 == 4'hD;
      automatic logic       _GEN_310;
      automatic logic       _GEN_311;
      automatic logic       _GEN_312;
      automatic logic       _GEN_313;
      automatic logic       _GEN_314;
      automatic logic       _GEN_315;
      automatic logic       _GEN_316;
      automatic logic       _GEN_317;
      automatic logic       _GEN_318;
      automatic logic       _GEN_319;
      automatic logic       _GEN_320 = allocateIndexBinary_3 == 4'hE;
      automatic logic       _GEN_321;
      automatic logic       _GEN_322;
      automatic logic       _GEN_323;
      automatic logic       _GEN_324;
      automatic logic       _GEN_325;
      automatic logic       _GEN_326;
      automatic logic       _GEN_327;
      automatic logic       _GEN_328;
      automatic logic       _GEN_329;
      automatic logic       _GEN_330;
      automatic logic       _GEN_331;
      automatic logic       _GEN_332;
      automatic logic       _GEN_333;
      automatic logic       _GEN_334;
      automatic logic       _GEN_335;
      automatic logic       _GEN_336;
      automatic logic       _GEN_337;
      automatic logic       _GEN_338;
      automatic logic       _GEN_339;
      automatic logic       _GEN_340;
      automatic logic       _GEN_341;
      automatic logic       _GEN_342;
      automatic logic       _GEN_343;
      automatic logic       _GEN_344;
      automatic logic       _GEN_345;
      automatic logic       _GEN_346;
      automatic logic       _GEN_347;
      automatic logic       _GEN_348;
      automatic logic       _GEN_349;
      automatic logic       _GEN_350;
      automatic logic       _GEN_351;
      automatic logic       _GEN_352;
      automatic logic       _GEN_353;
      automatic logic       _GEN_354;
      automatic logic       _GEN_355;
      automatic logic       _GEN_356;
      automatic logic       _GEN_357;
      automatic logic       _GEN_358;
      automatic logic       _GEN_359;
      automatic logic       _GEN_360;
      automatic logic       _GEN_361;
      automatic logic       _GEN_362;
      automatic logic       _GEN_363;
      automatic logic       _GEN_364;
      automatic logic       _GEN_365;
      automatic logic       _GEN_366;
      automatic logic       _GEN_367;
      automatic logic       _GEN_368;
      automatic logic       _GEN_369;
      automatic logic       _GEN_370;
      automatic logic       _GEN_371;
      automatic logic       _GEN_372;
      automatic logic       _GEN_373;
      automatic logic       _GEN_374;
      automatic logic       _GEN_375;
      automatic logic       _GEN_376;
      automatic logic       _GEN_377;
      automatic logic       _GEN_378;
      automatic logic       _GEN_379;
      automatic logic       _GEN_380;
      automatic logic       _GEN_381;
      automatic logic       _GEN_382;
      automatic logic       _GEN_383;
      automatic logic       _GEN_384;
      automatic logic       _GEN_385;
      automatic logic       _GEN_386;
      automatic logic       _GEN_387;
      automatic logic       _GEN_388;
      automatic logic       _GEN_389 = _GEN_60[port0_RS_index] & port0_valid;
      automatic logic       _GEN_390 = port0_RS_index == 4'h0;
      automatic logic       _GEN_391 = _GEN_390 | io_flush;
      automatic logic       _GEN_392 = port0_RS_index == 4'h1;
      automatic logic       _GEN_393 = _GEN_392 | io_flush;
      automatic logic       _GEN_394 = port0_RS_index == 4'h2;
      automatic logic       _GEN_395 = _GEN_394 | io_flush;
      automatic logic       _GEN_396 = port0_RS_index == 4'h3;
      automatic logic       _GEN_397 = _GEN_396 | io_flush;
      automatic logic       _GEN_398 = port0_RS_index == 4'h4;
      automatic logic       _GEN_399 = _GEN_398 | io_flush;
      automatic logic       _GEN_400 = port0_RS_index == 4'h5;
      automatic logic       _GEN_401 = _GEN_400 | io_flush;
      automatic logic       _GEN_402 = port0_RS_index == 4'h6;
      automatic logic       _GEN_403 = _GEN_402 | io_flush;
      automatic logic       _GEN_404 = port0_RS_index == 4'h7;
      automatic logic       _GEN_405 = _GEN_404 | io_flush;
      automatic logic       _GEN_406 = port0_RS_index == 4'h8;
      automatic logic       _GEN_407 = _GEN_406 | io_flush;
      automatic logic       _GEN_408 = port0_RS_index == 4'h9;
      automatic logic       _GEN_409 = _GEN_408 | io_flush;
      automatic logic       _GEN_410 = port0_RS_index == 4'hA;
      automatic logic       _GEN_411 = _GEN_410 | io_flush;
      automatic logic       _GEN_412 = port0_RS_index == 4'hB;
      automatic logic       _GEN_413 = _GEN_412 | io_flush;
      automatic logic       _GEN_414 = port0_RS_index == 4'hC;
      automatic logic       _GEN_415 = _GEN_414 | io_flush;
      automatic logic       _GEN_416 = port0_RS_index == 4'hD;
      automatic logic       _GEN_417 = _GEN_416 | io_flush;
      automatic logic       _GEN_418 = port0_RS_index == 4'hE;
      automatic logic       _GEN_419 = _GEN_418 | io_flush;
      automatic logic       _GEN_420 = (&port0_RS_index) | io_flush;
      automatic logic       _GEN_421;
      automatic logic       _GEN_422;
      automatic logic       _GEN_423 = _GEN_389 & _GEN_390 | io_flush;
      automatic logic       _GEN_424;
      automatic logic       _GEN_425;
      automatic logic       _GEN_426;
      automatic logic       _GEN_427;
      automatic logic       _GEN_428;
      automatic logic       _GEN_429;
      automatic logic       _GEN_430;
      automatic logic       _GEN_431;
      automatic logic       _GEN_432;
      automatic logic       _GEN_433;
      automatic logic       _GEN_434;
      automatic logic       _GEN_435;
      automatic logic       _GEN_436 = _GEN_389 & _GEN_392 | io_flush;
      automatic logic       _GEN_437;
      automatic logic       _GEN_438;
      automatic logic       _GEN_439;
      automatic logic       _GEN_440;
      automatic logic       _GEN_441;
      automatic logic       _GEN_442;
      automatic logic       _GEN_443;
      automatic logic       _GEN_444;
      automatic logic       _GEN_445;
      automatic logic       _GEN_446;
      automatic logic       _GEN_447;
      automatic logic       _GEN_448;
      automatic logic       _GEN_449 = _GEN_389 & _GEN_394 | io_flush;
      automatic logic       _GEN_450;
      automatic logic       _GEN_451;
      automatic logic       _GEN_452;
      automatic logic       _GEN_453;
      automatic logic       _GEN_454;
      automatic logic       _GEN_455;
      automatic logic       _GEN_456;
      automatic logic       _GEN_457;
      automatic logic       _GEN_458;
      automatic logic       _GEN_459;
      automatic logic       _GEN_460;
      automatic logic       _GEN_461;
      automatic logic       _GEN_462 = _GEN_389 & _GEN_396 | io_flush;
      automatic logic       _GEN_463;
      automatic logic       _GEN_464;
      automatic logic       _GEN_465;
      automatic logic       _GEN_466;
      automatic logic       _GEN_467;
      automatic logic       _GEN_468;
      automatic logic       _GEN_469;
      automatic logic       _GEN_470;
      automatic logic       _GEN_471;
      automatic logic       _GEN_472;
      automatic logic       _GEN_473;
      automatic logic       _GEN_474;
      automatic logic       _GEN_475 = _GEN_389 & _GEN_398 | io_flush;
      automatic logic       _GEN_476;
      automatic logic       _GEN_477;
      automatic logic       _GEN_478;
      automatic logic       _GEN_479;
      automatic logic       _GEN_480;
      automatic logic       _GEN_481;
      automatic logic       _GEN_482;
      automatic logic       _GEN_483;
      automatic logic       _GEN_484;
      automatic logic       _GEN_485;
      automatic logic       _GEN_486;
      automatic logic       _GEN_487;
      automatic logic       _GEN_488 = _GEN_389 & _GEN_400 | io_flush;
      automatic logic       _GEN_489;
      automatic logic       _GEN_490;
      automatic logic       _GEN_491;
      automatic logic       _GEN_492;
      automatic logic       _GEN_493;
      automatic logic       _GEN_494;
      automatic logic       _GEN_495;
      automatic logic       _GEN_496;
      automatic logic       _GEN_497;
      automatic logic       _GEN_498;
      automatic logic       _GEN_499;
      automatic logic       _GEN_500;
      automatic logic       _GEN_501 = _GEN_389 & _GEN_402 | io_flush;
      automatic logic       _GEN_502;
      automatic logic       _GEN_503;
      automatic logic       _GEN_504;
      automatic logic       _GEN_505;
      automatic logic       _GEN_506;
      automatic logic       _GEN_507;
      automatic logic       _GEN_508;
      automatic logic       _GEN_509;
      automatic logic       _GEN_510;
      automatic logic       _GEN_511;
      automatic logic       _GEN_512;
      automatic logic       _GEN_513;
      automatic logic       _GEN_514 = _GEN_389 & _GEN_404 | io_flush;
      automatic logic       _GEN_515;
      automatic logic       _GEN_516;
      automatic logic       _GEN_517;
      automatic logic       _GEN_518;
      automatic logic       _GEN_519;
      automatic logic       _GEN_520;
      automatic logic       _GEN_521;
      automatic logic       _GEN_522;
      automatic logic       _GEN_523;
      automatic logic       _GEN_524;
      automatic logic       _GEN_525;
      automatic logic       _GEN_526;
      automatic logic       _GEN_527 = _GEN_389 & _GEN_406 | io_flush;
      automatic logic       _GEN_528;
      automatic logic       _GEN_529;
      automatic logic       _GEN_530;
      automatic logic       _GEN_531;
      automatic logic       _GEN_532;
      automatic logic       _GEN_533;
      automatic logic       _GEN_534;
      automatic logic       _GEN_535;
      automatic logic       _GEN_536;
      automatic logic       _GEN_537;
      automatic logic       _GEN_538;
      automatic logic       _GEN_539;
      automatic logic       _GEN_540 = _GEN_389 & _GEN_408 | io_flush;
      automatic logic       _GEN_541;
      automatic logic       _GEN_542;
      automatic logic       _GEN_543;
      automatic logic       _GEN_544;
      automatic logic       _GEN_545;
      automatic logic       _GEN_546;
      automatic logic       _GEN_547;
      automatic logic       _GEN_548;
      automatic logic       _GEN_549;
      automatic logic       _GEN_550;
      automatic logic       _GEN_551;
      automatic logic       _GEN_552;
      automatic logic       _GEN_553 = _GEN_389 & _GEN_410 | io_flush;
      automatic logic       _GEN_554;
      automatic logic       _GEN_555;
      automatic logic       _GEN_556;
      automatic logic       _GEN_557;
      automatic logic       _GEN_558;
      automatic logic       _GEN_559;
      automatic logic       _GEN_560;
      automatic logic       _GEN_561;
      automatic logic       _GEN_562;
      automatic logic       _GEN_563;
      automatic logic       _GEN_564;
      automatic logic       _GEN_565;
      automatic logic       _GEN_566 = _GEN_389 & _GEN_412 | io_flush;
      automatic logic       _GEN_567;
      automatic logic       _GEN_568;
      automatic logic       _GEN_569;
      automatic logic       _GEN_570;
      automatic logic       _GEN_571;
      automatic logic       _GEN_572;
      automatic logic       _GEN_573;
      automatic logic       _GEN_574;
      automatic logic       _GEN_575;
      automatic logic       _GEN_576;
      automatic logic       _GEN_577;
      automatic logic       _GEN_578;
      automatic logic       _GEN_579 = _GEN_389 & _GEN_414 | io_flush;
      automatic logic       _GEN_580;
      automatic logic       _GEN_581;
      automatic logic       _GEN_582;
      automatic logic       _GEN_583;
      automatic logic       _GEN_584;
      automatic logic       _GEN_585;
      automatic logic       _GEN_586;
      automatic logic       _GEN_587;
      automatic logic       _GEN_588;
      automatic logic       _GEN_589;
      automatic logic       _GEN_590;
      automatic logic       _GEN_591;
      automatic logic       _GEN_592 = _GEN_389 & _GEN_416 | io_flush;
      automatic logic       _GEN_593;
      automatic logic       _GEN_594;
      automatic logic       _GEN_595;
      automatic logic       _GEN_596;
      automatic logic       _GEN_597;
      automatic logic       _GEN_598;
      automatic logic       _GEN_599;
      automatic logic       _GEN_600;
      automatic logic       _GEN_601;
      automatic logic       _GEN_602;
      automatic logic       _GEN_603;
      automatic logic       _GEN_604;
      automatic logic       _GEN_605 = _GEN_389 & _GEN_418 | io_flush;
      automatic logic       _GEN_606;
      automatic logic       _GEN_607;
      automatic logic       _GEN_608;
      automatic logic       _GEN_609;
      automatic logic       _GEN_610;
      automatic logic       _GEN_611;
      automatic logic       _GEN_612;
      automatic logic       _GEN_613;
      automatic logic       _GEN_614;
      automatic logic       _GEN_615;
      automatic logic       _GEN_616;
      automatic logic       _GEN_617;
      automatic logic       _GEN_618 = _GEN_389 & (&port0_RS_index) | io_flush;
      automatic logic       _GEN_619;
      automatic logic       _GEN_620;
      automatic logic       _GEN_621;
      automatic logic       _GEN_622;
      automatic logic       _GEN_623;
      automatic logic       _GEN_624;
      automatic logic       _GEN_625;
      automatic logic       _GEN_626;
      automatic logic       _GEN_627;
      automatic logic       _GEN_628;
      automatic logic       _GEN_629 = _GEN_60[port1_RS_index] & port1_valid;
      automatic logic       _GEN_630;
      automatic logic       _GEN_631;
      automatic logic       _GEN_632;
      automatic logic       _GEN_633;
      automatic logic       _GEN_634;
      automatic logic       _GEN_635;
      automatic logic       _GEN_636;
      automatic logic       _GEN_637;
      automatic logic       _GEN_638;
      automatic logic       _GEN_639;
      automatic logic       _GEN_640;
      automatic logic       _GEN_641;
      automatic logic       _GEN_642;
      automatic logic       _GEN_643;
      automatic logic       _GEN_644;
      automatic logic       _GEN_645;
      automatic logic       _GEN_646 = _GEN_60[port2_RS_index] & port2_valid;
      automatic logic       _GEN_647;
      automatic logic       _GEN_648;
      automatic logic       _GEN_649;
      automatic logic       _GEN_650;
      automatic logic       _GEN_651;
      automatic logic       _GEN_652;
      automatic logic       _GEN_653;
      automatic logic       _GEN_654;
      automatic logic       _GEN_655;
      automatic logic       _GEN_656;
      automatic logic       _GEN_657;
      automatic logic       _GEN_658;
      automatic logic       _GEN_659;
      automatic logic       _GEN_660;
      automatic logic       _GEN_661;
      automatic logic       _GEN_662;
      automatic logic       _GEN_663;
      automatic logic       _GEN_664;
      automatic logic       _GEN_665;
      automatic logic       _GEN_666;
      automatic logic       _GEN_667;
      automatic logic       _GEN_668;
      automatic logic       _GEN_669;
      automatic logic       _GEN_670;
      automatic logic       _GEN_671;
      automatic logic       _GEN_672;
      automatic logic       _GEN_673;
      automatic logic       _GEN_674;
      automatic logic       _GEN_675;
      automatic logic       _GEN_676;
      automatic logic       _GEN_677;
      _GEN_87 = io_backend_packet_0_valid & allocateIndexBinary == 4'h0;
      _GEN_88 = io_backend_packet_0_valid & allocateIndexBinary == 4'h1;
      _GEN_89 = io_backend_packet_0_valid & allocateIndexBinary == 4'h2;
      _GEN_90 = io_backend_packet_0_valid & allocateIndexBinary == 4'h3;
      _GEN_91 = io_backend_packet_0_valid & allocateIndexBinary == 4'h4;
      _GEN_92 = io_backend_packet_0_valid & allocateIndexBinary == 4'h5;
      _GEN_93 = io_backend_packet_0_valid & allocateIndexBinary == 4'h6;
      _GEN_94 = io_backend_packet_0_valid & allocateIndexBinary == 4'h7;
      _GEN_95 = io_backend_packet_0_valid & allocateIndexBinary == 4'h8;
      _GEN_96 = io_backend_packet_0_valid & allocateIndexBinary == 4'h9;
      _GEN_97 = io_backend_packet_0_valid & allocateIndexBinary == 4'hA;
      _GEN_98 = io_backend_packet_0_valid & allocateIndexBinary == 4'hB;
      _GEN_99 = io_backend_packet_0_valid & allocateIndexBinary == 4'hC;
      _GEN_100 = io_backend_packet_0_valid & allocateIndexBinary == 4'hD;
      _GEN_101 = io_backend_packet_0_valid & allocateIndexBinary == 4'hE;
      _GEN_102 = io_backend_packet_0_valid & (&allocateIndexBinary);
      _GEN_104 = io_backend_packet_1_valid & _GEN_103;
      _GEN_106 = io_backend_packet_1_valid & _GEN_105;
      _GEN_108 = io_backend_packet_1_valid & _GEN_107;
      _GEN_110 = io_backend_packet_1_valid & _GEN_109;
      _GEN_112 = io_backend_packet_1_valid & _GEN_111;
      _GEN_114 = io_backend_packet_1_valid & _GEN_113;
      _GEN_116 = io_backend_packet_1_valid & _GEN_115;
      _GEN_118 = io_backend_packet_1_valid & _GEN_117;
      _GEN_120 = io_backend_packet_1_valid & _GEN_119;
      _GEN_122 = io_backend_packet_1_valid & _GEN_121;
      _GEN_124 = io_backend_packet_1_valid & _GEN_123;
      _GEN_126 = io_backend_packet_1_valid & _GEN_125;
      _GEN_128 = io_backend_packet_1_valid & _GEN_127;
      _GEN_130 = io_backend_packet_1_valid & _GEN_129;
      _GEN_132 = io_backend_packet_1_valid & _GEN_131;
      _GEN_133 = io_backend_packet_1_valid & (&allocateIndexBinary_1);
      _GEN_134 =
        io_backend_packet_1_valid
          ? _GEN_103 | _GEN_87 | reservation_station_0_valid
          : _GEN_87 | reservation_station_0_valid;
      _GEN_135 =
        io_backend_packet_1_valid
          ? _GEN_105 | _GEN_88 | reservation_station_1_valid
          : _GEN_88 | reservation_station_1_valid;
      _GEN_136 =
        io_backend_packet_1_valid
          ? _GEN_107 | _GEN_89 | reservation_station_2_valid
          : _GEN_89 | reservation_station_2_valid;
      _GEN_137 =
        io_backend_packet_1_valid
          ? _GEN_109 | _GEN_90 | reservation_station_3_valid
          : _GEN_90 | reservation_station_3_valid;
      _GEN_138 =
        io_backend_packet_1_valid
          ? _GEN_111 | _GEN_91 | reservation_station_4_valid
          : _GEN_91 | reservation_station_4_valid;
      _GEN_139 =
        io_backend_packet_1_valid
          ? _GEN_113 | _GEN_92 | reservation_station_5_valid
          : _GEN_92 | reservation_station_5_valid;
      _GEN_140 =
        io_backend_packet_1_valid
          ? _GEN_115 | _GEN_93 | reservation_station_6_valid
          : _GEN_93 | reservation_station_6_valid;
      _GEN_141 =
        io_backend_packet_1_valid
          ? _GEN_117 | _GEN_94 | reservation_station_7_valid
          : _GEN_94 | reservation_station_7_valid;
      _GEN_142 =
        io_backend_packet_1_valid
          ? _GEN_119 | _GEN_95 | reservation_station_8_valid
          : _GEN_95 | reservation_station_8_valid;
      _GEN_143 =
        io_backend_packet_1_valid
          ? _GEN_121 | _GEN_96 | reservation_station_9_valid
          : _GEN_96 | reservation_station_9_valid;
      _GEN_144 =
        io_backend_packet_1_valid
          ? _GEN_123 | _GEN_97 | reservation_station_10_valid
          : _GEN_97 | reservation_station_10_valid;
      _GEN_145 =
        io_backend_packet_1_valid
          ? _GEN_125 | _GEN_98 | reservation_station_11_valid
          : _GEN_98 | reservation_station_11_valid;
      _GEN_146 =
        io_backend_packet_1_valid
          ? _GEN_127 | _GEN_99 | reservation_station_12_valid
          : _GEN_99 | reservation_station_12_valid;
      _GEN_147 =
        io_backend_packet_1_valid
          ? _GEN_129 | _GEN_100 | reservation_station_13_valid
          : _GEN_100 | reservation_station_13_valid;
      _GEN_148 =
        io_backend_packet_1_valid
          ? _GEN_131 | _GEN_101 | reservation_station_14_valid
          : _GEN_101 | reservation_station_14_valid;
      _GEN_149 =
        io_backend_packet_1_valid
          ? (&allocateIndexBinary_1) | _GEN_102 | reservation_station_15_valid
          : _GEN_102 | reservation_station_15_valid;
      _GEN_150 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h0;
      _GEN_151 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h1;
      _GEN_152 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h2;
      _GEN_153 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h3;
      _GEN_154 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h4;
      _GEN_155 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h5;
      _GEN_156 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h6;
      _GEN_157 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h7;
      _GEN_158 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h8;
      _GEN_159 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h9;
      _GEN_160 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hA;
      _GEN_161 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hB;
      _GEN_162 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hC;
      _GEN_163 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hD;
      _GEN_164 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hE;
      _GEN_165 = io_backend_packet_2_valid & (&allocateIndexBinary_2);
      _GEN_167 = io_backend_packet_3_valid & _GEN_166;
      _GEN_168 =
        _GEN_167
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_150
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_104
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_87
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_0_decoded_instruction_RD_valid;
      _GEN_169 =
        _GEN_167
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_150
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_104
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_87
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_0_decoded_instruction_RS1_valid;
      _GEN_170 =
        _GEN_167
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_150
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_104
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_87
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_0_decoded_instruction_RS2_valid;
      _GEN_171 =
        _GEN_167
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_150
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_104
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_87
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_0_decoded_instruction_needs_ALU;
      _GEN_172 =
        _GEN_167
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_150
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_104
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_87
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_0_decoded_instruction_needs_branch_unit;
      _GEN_173 =
        _GEN_167
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_150
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_104
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_87
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_0_decoded_instruction_needs_CSRs;
      _GEN_174 =
        _GEN_167
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_150
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_104
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_87
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_0_decoded_instruction_SUBTRACT;
      _GEN_175 =
        _GEN_167
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_150
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_104
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_87
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_0_decoded_instruction_MULTIPLY;
      _GEN_176 =
        _GEN_167
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_150
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_104
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_87
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_0_decoded_instruction_IS_IMM;
      _GEN_178 = io_backend_packet_3_valid & _GEN_177;
      _GEN_179 =
        _GEN_178
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_151
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_106
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_88
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_1_decoded_instruction_RD_valid;
      _GEN_180 =
        _GEN_178
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_151
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_106
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_88
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_1_decoded_instruction_RS1_valid;
      _GEN_181 =
        _GEN_178
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_151
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_106
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_88
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_1_decoded_instruction_RS2_valid;
      _GEN_182 =
        _GEN_178
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_151
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_106
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_88
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_1_decoded_instruction_needs_ALU;
      _GEN_183 =
        _GEN_178
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_151
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_106
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_88
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_1_decoded_instruction_needs_branch_unit;
      _GEN_184 =
        _GEN_178
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_151
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_106
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_88
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_1_decoded_instruction_needs_CSRs;
      _GEN_185 =
        _GEN_178
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_151
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_106
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_88
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_1_decoded_instruction_SUBTRACT;
      _GEN_186 =
        _GEN_178
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_151
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_106
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_88
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_1_decoded_instruction_MULTIPLY;
      _GEN_187 =
        _GEN_178
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_151
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_106
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_88
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_1_decoded_instruction_IS_IMM;
      _GEN_189 = io_backend_packet_3_valid & _GEN_188;
      _GEN_190 =
        _GEN_189
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_152
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_108
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_89
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_2_decoded_instruction_RD_valid;
      _GEN_191 =
        _GEN_189
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_152
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_108
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_89
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_2_decoded_instruction_RS1_valid;
      _GEN_192 =
        _GEN_189
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_152
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_108
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_89
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_2_decoded_instruction_RS2_valid;
      _GEN_193 =
        _GEN_189
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_152
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_108
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_89
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_2_decoded_instruction_needs_ALU;
      _GEN_194 =
        _GEN_189
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_152
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_108
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_89
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_2_decoded_instruction_needs_branch_unit;
      _GEN_195 =
        _GEN_189
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_152
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_108
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_89
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_2_decoded_instruction_needs_CSRs;
      _GEN_196 =
        _GEN_189
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_152
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_108
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_89
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_2_decoded_instruction_SUBTRACT;
      _GEN_197 =
        _GEN_189
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_152
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_108
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_89
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_2_decoded_instruction_MULTIPLY;
      _GEN_198 =
        _GEN_189
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_152
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_108
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_89
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_2_decoded_instruction_IS_IMM;
      _GEN_200 = io_backend_packet_3_valid & _GEN_199;
      _GEN_201 =
        _GEN_200
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_153
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_110
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_90
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_3_decoded_instruction_RD_valid;
      _GEN_202 =
        _GEN_200
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_153
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_110
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_90
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_3_decoded_instruction_RS1_valid;
      _GEN_203 =
        _GEN_200
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_153
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_110
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_90
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_3_decoded_instruction_RS2_valid;
      _GEN_204 =
        _GEN_200
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_153
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_110
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_90
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_3_decoded_instruction_needs_ALU;
      _GEN_205 =
        _GEN_200
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_153
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_110
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_90
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_3_decoded_instruction_needs_branch_unit;
      _GEN_206 =
        _GEN_200
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_153
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_110
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_90
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_3_decoded_instruction_needs_CSRs;
      _GEN_207 =
        _GEN_200
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_153
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_110
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_90
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_3_decoded_instruction_SUBTRACT;
      _GEN_208 =
        _GEN_200
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_153
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_110
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_90
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_3_decoded_instruction_MULTIPLY;
      _GEN_209 =
        _GEN_200
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_153
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_110
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_90
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_3_decoded_instruction_IS_IMM;
      _GEN_211 = io_backend_packet_3_valid & _GEN_210;
      _GEN_212 =
        _GEN_211
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_154
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_112
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_91
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_4_decoded_instruction_RD_valid;
      _GEN_213 =
        _GEN_211
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_154
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_112
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_91
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_4_decoded_instruction_RS1_valid;
      _GEN_214 =
        _GEN_211
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_154
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_112
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_91
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_4_decoded_instruction_RS2_valid;
      _GEN_215 =
        _GEN_211
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_154
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_112
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_91
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_4_decoded_instruction_needs_ALU;
      _GEN_216 =
        _GEN_211
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_154
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_112
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_91
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_4_decoded_instruction_needs_branch_unit;
      _GEN_217 =
        _GEN_211
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_154
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_112
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_91
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_4_decoded_instruction_needs_CSRs;
      _GEN_218 =
        _GEN_211
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_154
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_112
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_91
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_4_decoded_instruction_SUBTRACT;
      _GEN_219 =
        _GEN_211
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_154
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_112
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_91
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_4_decoded_instruction_MULTIPLY;
      _GEN_220 =
        _GEN_211
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_154
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_112
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_91
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_4_decoded_instruction_IS_IMM;
      _GEN_222 = io_backend_packet_3_valid & _GEN_221;
      _GEN_223 =
        _GEN_222
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_155
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_114
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_92
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_5_decoded_instruction_RD_valid;
      _GEN_224 =
        _GEN_222
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_155
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_114
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_92
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_5_decoded_instruction_RS1_valid;
      _GEN_225 =
        _GEN_222
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_155
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_114
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_92
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_5_decoded_instruction_RS2_valid;
      _GEN_226 =
        _GEN_222
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_155
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_114
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_92
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_5_decoded_instruction_needs_ALU;
      _GEN_227 =
        _GEN_222
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_155
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_114
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_92
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_5_decoded_instruction_needs_branch_unit;
      _GEN_228 =
        _GEN_222
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_155
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_114
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_92
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_5_decoded_instruction_needs_CSRs;
      _GEN_229 =
        _GEN_222
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_155
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_114
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_92
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_5_decoded_instruction_SUBTRACT;
      _GEN_230 =
        _GEN_222
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_155
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_114
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_92
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_5_decoded_instruction_MULTIPLY;
      _GEN_231 =
        _GEN_222
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_155
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_114
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_92
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_5_decoded_instruction_IS_IMM;
      _GEN_233 = io_backend_packet_3_valid & _GEN_232;
      _GEN_234 =
        _GEN_233
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_156
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_116
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_93
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_6_decoded_instruction_RD_valid;
      _GEN_235 =
        _GEN_233
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_156
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_116
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_93
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_6_decoded_instruction_RS1_valid;
      _GEN_236 =
        _GEN_233
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_156
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_116
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_93
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_6_decoded_instruction_RS2_valid;
      _GEN_237 =
        _GEN_233
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_156
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_116
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_93
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_6_decoded_instruction_needs_ALU;
      _GEN_238 =
        _GEN_233
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_156
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_116
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_93
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_6_decoded_instruction_needs_branch_unit;
      _GEN_239 =
        _GEN_233
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_156
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_116
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_93
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_6_decoded_instruction_needs_CSRs;
      _GEN_240 =
        _GEN_233
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_156
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_116
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_93
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_6_decoded_instruction_SUBTRACT;
      _GEN_241 =
        _GEN_233
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_156
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_116
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_93
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_6_decoded_instruction_MULTIPLY;
      _GEN_242 =
        _GEN_233
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_156
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_116
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_93
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_6_decoded_instruction_IS_IMM;
      _GEN_244 = io_backend_packet_3_valid & _GEN_243;
      _GEN_245 =
        _GEN_244
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_157
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_118
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_94
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_7_decoded_instruction_RD_valid;
      _GEN_246 =
        _GEN_244
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_157
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_118
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_94
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_7_decoded_instruction_RS1_valid;
      _GEN_247 =
        _GEN_244
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_157
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_118
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_94
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_7_decoded_instruction_RS2_valid;
      _GEN_248 =
        _GEN_244
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_157
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_118
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_94
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_7_decoded_instruction_needs_ALU;
      _GEN_249 =
        _GEN_244
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_157
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_118
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_94
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_7_decoded_instruction_needs_branch_unit;
      _GEN_250 =
        _GEN_244
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_157
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_118
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_94
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_7_decoded_instruction_needs_CSRs;
      _GEN_251 =
        _GEN_244
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_157
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_118
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_94
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_7_decoded_instruction_SUBTRACT;
      _GEN_252 =
        _GEN_244
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_157
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_118
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_94
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_7_decoded_instruction_MULTIPLY;
      _GEN_253 =
        _GEN_244
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_157
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_118
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_94
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_7_decoded_instruction_IS_IMM;
      _GEN_255 = io_backend_packet_3_valid & _GEN_254;
      _GEN_256 =
        _GEN_255
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_158
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_120
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_95
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_8_decoded_instruction_RD_valid;
      _GEN_257 =
        _GEN_255
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_158
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_120
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_95
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_8_decoded_instruction_RS1_valid;
      _GEN_258 =
        _GEN_255
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_158
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_120
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_95
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_8_decoded_instruction_RS2_valid;
      _GEN_259 =
        _GEN_255
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_158
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_120
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_95
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_8_decoded_instruction_needs_ALU;
      _GEN_260 =
        _GEN_255
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_158
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_120
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_95
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_8_decoded_instruction_needs_branch_unit;
      _GEN_261 =
        _GEN_255
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_158
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_120
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_95
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_8_decoded_instruction_needs_CSRs;
      _GEN_262 =
        _GEN_255
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_158
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_120
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_95
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_8_decoded_instruction_SUBTRACT;
      _GEN_263 =
        _GEN_255
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_158
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_120
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_95
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_8_decoded_instruction_MULTIPLY;
      _GEN_264 =
        _GEN_255
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_158
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_120
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_95
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_8_decoded_instruction_IS_IMM;
      _GEN_266 = io_backend_packet_3_valid & _GEN_265;
      _GEN_267 =
        _GEN_266
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_159
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_122
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_96
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_9_decoded_instruction_RD_valid;
      _GEN_268 =
        _GEN_266
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_159
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_122
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_96
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_9_decoded_instruction_RS1_valid;
      _GEN_269 =
        _GEN_266
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_159
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_122
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_96
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_9_decoded_instruction_RS2_valid;
      _GEN_270 =
        _GEN_266
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_159
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_122
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_96
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_9_decoded_instruction_needs_ALU;
      _GEN_271 =
        _GEN_266
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_159
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_122
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_96
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_9_decoded_instruction_needs_branch_unit;
      _GEN_272 =
        _GEN_266
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_159
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_122
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_96
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_9_decoded_instruction_needs_CSRs;
      _GEN_273 =
        _GEN_266
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_159
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_122
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_96
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_9_decoded_instruction_SUBTRACT;
      _GEN_274 =
        _GEN_266
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_159
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_122
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_96
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_9_decoded_instruction_MULTIPLY;
      _GEN_275 =
        _GEN_266
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_159
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_122
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_96
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_9_decoded_instruction_IS_IMM;
      _GEN_277 = io_backend_packet_3_valid & _GEN_276;
      _GEN_278 =
        _GEN_277
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_160
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_124
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_97
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_10_decoded_instruction_RD_valid;
      _GEN_279 =
        _GEN_277
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_160
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_124
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_97
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_10_decoded_instruction_RS1_valid;
      _GEN_280 =
        _GEN_277
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_160
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_124
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_97
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_10_decoded_instruction_RS2_valid;
      _GEN_281 =
        _GEN_277
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_160
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_124
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_97
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_10_decoded_instruction_needs_ALU;
      _GEN_282 =
        _GEN_277
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_160
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_124
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_97
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_10_decoded_instruction_needs_branch_unit;
      _GEN_283 =
        _GEN_277
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_160
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_124
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_97
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_10_decoded_instruction_needs_CSRs;
      _GEN_284 =
        _GEN_277
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_160
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_124
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_97
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_10_decoded_instruction_SUBTRACT;
      _GEN_285 =
        _GEN_277
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_160
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_124
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_97
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_10_decoded_instruction_MULTIPLY;
      _GEN_286 =
        _GEN_277
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_160
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_124
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_97
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_10_decoded_instruction_IS_IMM;
      _GEN_288 = io_backend_packet_3_valid & _GEN_287;
      _GEN_289 =
        _GEN_288
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_161
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_126
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_98
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_11_decoded_instruction_RD_valid;
      _GEN_290 =
        _GEN_288
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_161
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_126
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_98
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_11_decoded_instruction_RS1_valid;
      _GEN_291 =
        _GEN_288
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_161
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_126
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_98
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_11_decoded_instruction_RS2_valid;
      _GEN_292 =
        _GEN_288
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_161
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_126
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_98
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_11_decoded_instruction_needs_ALU;
      _GEN_293 =
        _GEN_288
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_161
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_126
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_98
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_11_decoded_instruction_needs_branch_unit;
      _GEN_294 =
        _GEN_288
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_161
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_126
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_98
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_11_decoded_instruction_needs_CSRs;
      _GEN_295 =
        _GEN_288
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_161
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_126
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_98
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_11_decoded_instruction_SUBTRACT;
      _GEN_296 =
        _GEN_288
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_161
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_126
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_98
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_11_decoded_instruction_MULTIPLY;
      _GEN_297 =
        _GEN_288
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_161
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_126
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_98
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_11_decoded_instruction_IS_IMM;
      _GEN_299 = io_backend_packet_3_valid & _GEN_298;
      _GEN_300 =
        _GEN_299
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_162
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_128
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_99
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_12_decoded_instruction_RD_valid;
      _GEN_301 =
        _GEN_299
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_162
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_128
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_99
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_12_decoded_instruction_RS1_valid;
      _GEN_302 =
        _GEN_299
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_162
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_128
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_99
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_12_decoded_instruction_RS2_valid;
      _GEN_303 =
        _GEN_299
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_162
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_128
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_99
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_12_decoded_instruction_needs_ALU;
      _GEN_304 =
        _GEN_299
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_162
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_128
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_99
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_12_decoded_instruction_needs_branch_unit;
      _GEN_305 =
        _GEN_299
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_162
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_128
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_99
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_12_decoded_instruction_needs_CSRs;
      _GEN_306 =
        _GEN_299
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_162
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_128
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_99
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_12_decoded_instruction_SUBTRACT;
      _GEN_307 =
        _GEN_299
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_162
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_128
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_99
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_12_decoded_instruction_MULTIPLY;
      _GEN_308 =
        _GEN_299
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_162
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_128
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_99
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_12_decoded_instruction_IS_IMM;
      _GEN_310 = io_backend_packet_3_valid & _GEN_309;
      _GEN_311 =
        _GEN_310
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_163
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_130
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_100
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_13_decoded_instruction_RD_valid;
      _GEN_312 =
        _GEN_310
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_163
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_130
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_100
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_13_decoded_instruction_RS1_valid;
      _GEN_313 =
        _GEN_310
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_163
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_130
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_100
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_13_decoded_instruction_RS2_valid;
      _GEN_314 =
        _GEN_310
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_163
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_130
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_100
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_13_decoded_instruction_needs_ALU;
      _GEN_315 =
        _GEN_310
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_163
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_130
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_100
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_13_decoded_instruction_needs_branch_unit;
      _GEN_316 =
        _GEN_310
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_163
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_130
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_100
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_13_decoded_instruction_needs_CSRs;
      _GEN_317 =
        _GEN_310
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_163
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_130
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_100
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_13_decoded_instruction_SUBTRACT;
      _GEN_318 =
        _GEN_310
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_163
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_130
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_100
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_13_decoded_instruction_MULTIPLY;
      _GEN_319 =
        _GEN_310
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_163
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_130
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_100
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_13_decoded_instruction_IS_IMM;
      _GEN_321 = io_backend_packet_3_valid & _GEN_320;
      _GEN_322 =
        _GEN_321
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_164
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_132
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_101
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_14_decoded_instruction_RD_valid;
      _GEN_323 =
        _GEN_321
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_164
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_132
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_101
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_14_decoded_instruction_RS1_valid;
      _GEN_324 =
        _GEN_321
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_164
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_132
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_101
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_14_decoded_instruction_RS2_valid;
      _GEN_325 =
        _GEN_321
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_164
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_132
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_101
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_14_decoded_instruction_needs_ALU;
      _GEN_326 =
        _GEN_321
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_164
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_132
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_101
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_14_decoded_instruction_needs_branch_unit;
      _GEN_327 =
        _GEN_321
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_164
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_132
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_101
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_14_decoded_instruction_needs_CSRs;
      _GEN_328 =
        _GEN_321
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_164
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_132
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_101
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_14_decoded_instruction_SUBTRACT;
      _GEN_329 =
        _GEN_321
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_164
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_132
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_101
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_14_decoded_instruction_MULTIPLY;
      _GEN_330 =
        _GEN_321
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_164
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_132
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_101
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_14_decoded_instruction_IS_IMM;
      _GEN_331 = io_backend_packet_3_valid & (&allocateIndexBinary_3);
      _GEN_332 =
        _GEN_331
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_165
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_133
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_102
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_15_decoded_instruction_RD_valid;
      _GEN_333 =
        _GEN_331
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_165
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_133
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_102
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_15_decoded_instruction_RS1_valid;
      _GEN_334 =
        _GEN_331
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_165
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_133
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_102
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_15_decoded_instruction_RS2_valid;
      _GEN_335 =
        _GEN_331
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_165
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_133
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_102
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_15_decoded_instruction_needs_ALU;
      _GEN_336 =
        _GEN_331
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_165
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_133
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_102
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_15_decoded_instruction_needs_branch_unit;
      _GEN_337 =
        _GEN_331
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_165
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_133
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_102
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_15_decoded_instruction_needs_CSRs;
      _GEN_338 =
        _GEN_331
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_165
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_133
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_102
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_15_decoded_instruction_SUBTRACT;
      _GEN_339 =
        _GEN_331
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_165
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_133
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_102
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_15_decoded_instruction_MULTIPLY;
      _GEN_340 =
        _GEN_331
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_165
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_133
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_102
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_15_decoded_instruction_IS_IMM;
      _GEN_341 =
        io_backend_packet_3_valid ? _GEN_166 | _GEN_150 | _GEN_134 : _GEN_150 | _GEN_134;
      _GEN_342 =
        io_backend_packet_3_valid ? _GEN_177 | _GEN_151 | _GEN_135 : _GEN_151 | _GEN_135;
      _GEN_343 =
        io_backend_packet_3_valid ? _GEN_188 | _GEN_152 | _GEN_136 : _GEN_152 | _GEN_136;
      _GEN_344 =
        io_backend_packet_3_valid ? _GEN_199 | _GEN_153 | _GEN_137 : _GEN_153 | _GEN_137;
      _GEN_345 =
        io_backend_packet_3_valid ? _GEN_210 | _GEN_154 | _GEN_138 : _GEN_154 | _GEN_138;
      _GEN_346 =
        io_backend_packet_3_valid ? _GEN_221 | _GEN_155 | _GEN_139 : _GEN_155 | _GEN_139;
      _GEN_347 =
        io_backend_packet_3_valid ? _GEN_232 | _GEN_156 | _GEN_140 : _GEN_156 | _GEN_140;
      _GEN_348 =
        io_backend_packet_3_valid ? _GEN_243 | _GEN_157 | _GEN_141 : _GEN_157 | _GEN_141;
      _GEN_349 =
        io_backend_packet_3_valid ? _GEN_254 | _GEN_158 | _GEN_142 : _GEN_158 | _GEN_142;
      _GEN_350 =
        io_backend_packet_3_valid ? _GEN_265 | _GEN_159 | _GEN_143 : _GEN_159 | _GEN_143;
      _GEN_351 =
        io_backend_packet_3_valid ? _GEN_276 | _GEN_160 | _GEN_144 : _GEN_160 | _GEN_144;
      _GEN_352 =
        io_backend_packet_3_valid ? _GEN_287 | _GEN_161 | _GEN_145 : _GEN_161 | _GEN_145;
      _GEN_353 =
        io_backend_packet_3_valid ? _GEN_298 | _GEN_162 | _GEN_146 : _GEN_162 | _GEN_146;
      _GEN_354 =
        io_backend_packet_3_valid ? _GEN_309 | _GEN_163 | _GEN_147 : _GEN_163 | _GEN_147;
      _GEN_355 =
        io_backend_packet_3_valid ? _GEN_320 | _GEN_164 | _GEN_148 : _GEN_164 | _GEN_148;
      _GEN_356 =
        io_backend_packet_3_valid
          ? (&allocateIndexBinary_3) | _GEN_165 | _GEN_149
          : _GEN_165 | _GEN_149;
      _GEN_357 =
        ~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_0_valid
          ? RS2_match_0
          : _GEN_167
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_150
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_104
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_87
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
      _GEN_358 =
        ~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_1_valid
          ? RS2_match_1
          : _GEN_178
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_151
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_106
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_88
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
      _GEN_359 =
        ~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_2_valid
          ? RS2_match_2
          : _GEN_189
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_152
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_108
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_89
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
      _GEN_360 =
        ~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_3_valid
          ? RS2_match_3
          : _GEN_200
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_153
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_110
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_90
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
      _GEN_361 =
        ~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_4_valid
          ? RS2_match_4
          : _GEN_211
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_154
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_112
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_91
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
      _GEN_362 =
        ~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_5_valid
          ? RS2_match_5
          : _GEN_222
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_155
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_114
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_92
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
      _GEN_363 =
        ~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_6_valid
          ? RS2_match_6
          : _GEN_233
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_156
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_116
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_93
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
      _GEN_364 =
        ~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_7_valid
          ? RS2_match_7
          : _GEN_244
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_157
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_118
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_94
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
      _GEN_365 =
        ~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_8_valid
          ? RS2_match_8
          : _GEN_255
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_158
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_120
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_95
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
      _GEN_366 =
        ~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_9_valid
          ? RS2_match_9
          : _GEN_266
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_159
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_122
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_96
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
      _GEN_367 =
        ~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_10_valid
          ? RS2_match_10
          : _GEN_277
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_160
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_124
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_97
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
      _GEN_368 =
        ~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_11_valid
          ? RS2_match_11
          : _GEN_288
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_161
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_126
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_98
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
      _GEN_369 =
        ~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_12_valid
          ? RS2_match_12
          : _GEN_299
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_162
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_128
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_99
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
      _GEN_370 =
        ~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_13_valid
          ? RS2_match_13
          : _GEN_310
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_163
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_130
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_100
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
      _GEN_371 =
        ~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_14_valid
          ? RS2_match_14
          : _GEN_321
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_164
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_132
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_101
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
      _GEN_372 =
        ~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_15_valid
          ? RS2_match_15
          : _GEN_331
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_165
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_133
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_102
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
      _GEN_373 =
        ~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_0_valid
          ? RS1_match_0
          : _GEN_167
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_150
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_104
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_87
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
      _GEN_374 =
        ~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_1_valid
          ? RS1_match_1
          : _GEN_178
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_151
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_106
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_88
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
      _GEN_375 =
        ~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_2_valid
          ? RS1_match_2
          : _GEN_189
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_152
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_108
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_89
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
      _GEN_376 =
        ~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_3_valid
          ? RS1_match_3
          : _GEN_200
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_153
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_110
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_90
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
      _GEN_377 =
        ~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_4_valid
          ? RS1_match_4
          : _GEN_211
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_154
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_112
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_91
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
      _GEN_378 =
        ~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_5_valid
          ? RS1_match_5
          : _GEN_222
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_155
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_114
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_92
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
      _GEN_379 =
        ~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_6_valid
          ? RS1_match_6
          : _GEN_233
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_156
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_116
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_93
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
      _GEN_380 =
        ~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_7_valid
          ? RS1_match_7
          : _GEN_244
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_157
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_118
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_94
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
      _GEN_381 =
        ~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_8_valid
          ? RS1_match_8
          : _GEN_255
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_158
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_120
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_95
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
      _GEN_382 =
        ~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_9_valid
          ? RS1_match_9
          : _GEN_266
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_159
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_122
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_96
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
      _GEN_383 =
        ~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_10_valid
          ? RS1_match_10
          : _GEN_277
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_160
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_124
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_97
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
      _GEN_384 =
        ~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_11_valid
          ? RS1_match_11
          : _GEN_288
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_161
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_126
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_98
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
      _GEN_385 =
        ~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_12_valid
          ? RS1_match_12
          : _GEN_299
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_162
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_128
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_99
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
      _GEN_386 =
        ~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_13_valid
          ? RS1_match_13
          : _GEN_310
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_163
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_130
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_100
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
      _GEN_387 =
        ~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_14_valid
          ? RS1_match_14
          : _GEN_321
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_164
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_132
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_101
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
      _GEN_388 =
        ~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_15_valid
          ? RS1_match_15
          : _GEN_331
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_165
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_133
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_102
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
      _GEN_421 = _GEN_389 ? ~_GEN_391 & _GEN_373 : ~io_flush & _GEN_373;
      _GEN_422 = _GEN_389 ? ~_GEN_391 & _GEN_357 : ~io_flush & _GEN_357;
      _GEN_424 = _GEN_389 ? ~_GEN_391 & _GEN_168 : ~io_flush & _GEN_168;
      _GEN_425 = _GEN_389 ? ~_GEN_391 & _GEN_169 : ~io_flush & _GEN_169;
      _GEN_426 = _GEN_389 ? ~_GEN_391 & _GEN_170 : ~io_flush & _GEN_170;
      _GEN_427 = _GEN_389 ? ~_GEN_391 & _GEN_171 : ~io_flush & _GEN_171;
      _GEN_428 = _GEN_389 ? ~_GEN_391 & _GEN_172 : ~io_flush & _GEN_172;
      _GEN_429 = _GEN_389 ? ~_GEN_391 & _GEN_173 : ~io_flush & _GEN_173;
      _GEN_430 = _GEN_389 ? ~_GEN_391 & _GEN_174 : ~io_flush & _GEN_174;
      _GEN_431 = _GEN_389 ? ~_GEN_391 & _GEN_175 : ~io_flush & _GEN_175;
      _GEN_432 = _GEN_389 ? ~_GEN_391 & _GEN_176 : ~io_flush & _GEN_176;
      _GEN_433 = _GEN_389 ? ~(_GEN_390 | _GEN_391) & _GEN_341 : ~io_flush & _GEN_341;
      _GEN_434 = _GEN_389 ? ~_GEN_393 & _GEN_374 : ~io_flush & _GEN_374;
      _GEN_435 = _GEN_389 ? ~_GEN_393 & _GEN_358 : ~io_flush & _GEN_358;
      _GEN_437 = _GEN_389 ? ~_GEN_393 & _GEN_179 : ~io_flush & _GEN_179;
      _GEN_438 = _GEN_389 ? ~_GEN_393 & _GEN_180 : ~io_flush & _GEN_180;
      _GEN_439 = _GEN_389 ? ~_GEN_393 & _GEN_181 : ~io_flush & _GEN_181;
      _GEN_440 = _GEN_389 ? ~_GEN_393 & _GEN_182 : ~io_flush & _GEN_182;
      _GEN_441 = _GEN_389 ? ~_GEN_393 & _GEN_183 : ~io_flush & _GEN_183;
      _GEN_442 = _GEN_389 ? ~_GEN_393 & _GEN_184 : ~io_flush & _GEN_184;
      _GEN_443 = _GEN_389 ? ~_GEN_393 & _GEN_185 : ~io_flush & _GEN_185;
      _GEN_444 = _GEN_389 ? ~_GEN_393 & _GEN_186 : ~io_flush & _GEN_186;
      _GEN_445 = _GEN_389 ? ~_GEN_393 & _GEN_187 : ~io_flush & _GEN_187;
      _GEN_446 = _GEN_389 ? ~(_GEN_392 | _GEN_393) & _GEN_342 : ~io_flush & _GEN_342;
      _GEN_447 = _GEN_389 ? ~_GEN_395 & _GEN_375 : ~io_flush & _GEN_375;
      _GEN_448 = _GEN_389 ? ~_GEN_395 & _GEN_359 : ~io_flush & _GEN_359;
      _GEN_450 = _GEN_389 ? ~_GEN_395 & _GEN_190 : ~io_flush & _GEN_190;
      _GEN_451 = _GEN_389 ? ~_GEN_395 & _GEN_191 : ~io_flush & _GEN_191;
      _GEN_452 = _GEN_389 ? ~_GEN_395 & _GEN_192 : ~io_flush & _GEN_192;
      _GEN_453 = _GEN_389 ? ~_GEN_395 & _GEN_193 : ~io_flush & _GEN_193;
      _GEN_454 = _GEN_389 ? ~_GEN_395 & _GEN_194 : ~io_flush & _GEN_194;
      _GEN_455 = _GEN_389 ? ~_GEN_395 & _GEN_195 : ~io_flush & _GEN_195;
      _GEN_456 = _GEN_389 ? ~_GEN_395 & _GEN_196 : ~io_flush & _GEN_196;
      _GEN_457 = _GEN_389 ? ~_GEN_395 & _GEN_197 : ~io_flush & _GEN_197;
      _GEN_458 = _GEN_389 ? ~_GEN_395 & _GEN_198 : ~io_flush & _GEN_198;
      _GEN_459 = _GEN_389 ? ~(_GEN_394 | _GEN_395) & _GEN_343 : ~io_flush & _GEN_343;
      _GEN_460 = _GEN_389 ? ~_GEN_397 & _GEN_376 : ~io_flush & _GEN_376;
      _GEN_461 = _GEN_389 ? ~_GEN_397 & _GEN_360 : ~io_flush & _GEN_360;
      _GEN_463 = _GEN_389 ? ~_GEN_397 & _GEN_201 : ~io_flush & _GEN_201;
      _GEN_464 = _GEN_389 ? ~_GEN_397 & _GEN_202 : ~io_flush & _GEN_202;
      _GEN_465 = _GEN_389 ? ~_GEN_397 & _GEN_203 : ~io_flush & _GEN_203;
      _GEN_466 = _GEN_389 ? ~_GEN_397 & _GEN_204 : ~io_flush & _GEN_204;
      _GEN_467 = _GEN_389 ? ~_GEN_397 & _GEN_205 : ~io_flush & _GEN_205;
      _GEN_468 = _GEN_389 ? ~_GEN_397 & _GEN_206 : ~io_flush & _GEN_206;
      _GEN_469 = _GEN_389 ? ~_GEN_397 & _GEN_207 : ~io_flush & _GEN_207;
      _GEN_470 = _GEN_389 ? ~_GEN_397 & _GEN_208 : ~io_flush & _GEN_208;
      _GEN_471 = _GEN_389 ? ~_GEN_397 & _GEN_209 : ~io_flush & _GEN_209;
      _GEN_472 = _GEN_389 ? ~(_GEN_396 | _GEN_397) & _GEN_344 : ~io_flush & _GEN_344;
      _GEN_473 = _GEN_389 ? ~_GEN_399 & _GEN_377 : ~io_flush & _GEN_377;
      _GEN_474 = _GEN_389 ? ~_GEN_399 & _GEN_361 : ~io_flush & _GEN_361;
      _GEN_476 = _GEN_389 ? ~_GEN_399 & _GEN_212 : ~io_flush & _GEN_212;
      _GEN_477 = _GEN_389 ? ~_GEN_399 & _GEN_213 : ~io_flush & _GEN_213;
      _GEN_478 = _GEN_389 ? ~_GEN_399 & _GEN_214 : ~io_flush & _GEN_214;
      _GEN_479 = _GEN_389 ? ~_GEN_399 & _GEN_215 : ~io_flush & _GEN_215;
      _GEN_480 = _GEN_389 ? ~_GEN_399 & _GEN_216 : ~io_flush & _GEN_216;
      _GEN_481 = _GEN_389 ? ~_GEN_399 & _GEN_217 : ~io_flush & _GEN_217;
      _GEN_482 = _GEN_389 ? ~_GEN_399 & _GEN_218 : ~io_flush & _GEN_218;
      _GEN_483 = _GEN_389 ? ~_GEN_399 & _GEN_219 : ~io_flush & _GEN_219;
      _GEN_484 = _GEN_389 ? ~_GEN_399 & _GEN_220 : ~io_flush & _GEN_220;
      _GEN_485 = _GEN_389 ? ~(_GEN_398 | _GEN_399) & _GEN_345 : ~io_flush & _GEN_345;
      _GEN_486 = _GEN_389 ? ~_GEN_401 & _GEN_378 : ~io_flush & _GEN_378;
      _GEN_487 = _GEN_389 ? ~_GEN_401 & _GEN_362 : ~io_flush & _GEN_362;
      _GEN_489 = _GEN_389 ? ~_GEN_401 & _GEN_223 : ~io_flush & _GEN_223;
      _GEN_490 = _GEN_389 ? ~_GEN_401 & _GEN_224 : ~io_flush & _GEN_224;
      _GEN_491 = _GEN_389 ? ~_GEN_401 & _GEN_225 : ~io_flush & _GEN_225;
      _GEN_492 = _GEN_389 ? ~_GEN_401 & _GEN_226 : ~io_flush & _GEN_226;
      _GEN_493 = _GEN_389 ? ~_GEN_401 & _GEN_227 : ~io_flush & _GEN_227;
      _GEN_494 = _GEN_389 ? ~_GEN_401 & _GEN_228 : ~io_flush & _GEN_228;
      _GEN_495 = _GEN_389 ? ~_GEN_401 & _GEN_229 : ~io_flush & _GEN_229;
      _GEN_496 = _GEN_389 ? ~_GEN_401 & _GEN_230 : ~io_flush & _GEN_230;
      _GEN_497 = _GEN_389 ? ~_GEN_401 & _GEN_231 : ~io_flush & _GEN_231;
      _GEN_498 = _GEN_389 ? ~(_GEN_400 | _GEN_401) & _GEN_346 : ~io_flush & _GEN_346;
      _GEN_499 = _GEN_389 ? ~_GEN_403 & _GEN_379 : ~io_flush & _GEN_379;
      _GEN_500 = _GEN_389 ? ~_GEN_403 & _GEN_363 : ~io_flush & _GEN_363;
      _GEN_502 = _GEN_389 ? ~_GEN_403 & _GEN_234 : ~io_flush & _GEN_234;
      _GEN_503 = _GEN_389 ? ~_GEN_403 & _GEN_235 : ~io_flush & _GEN_235;
      _GEN_504 = _GEN_389 ? ~_GEN_403 & _GEN_236 : ~io_flush & _GEN_236;
      _GEN_505 = _GEN_389 ? ~_GEN_403 & _GEN_237 : ~io_flush & _GEN_237;
      _GEN_506 = _GEN_389 ? ~_GEN_403 & _GEN_238 : ~io_flush & _GEN_238;
      _GEN_507 = _GEN_389 ? ~_GEN_403 & _GEN_239 : ~io_flush & _GEN_239;
      _GEN_508 = _GEN_389 ? ~_GEN_403 & _GEN_240 : ~io_flush & _GEN_240;
      _GEN_509 = _GEN_389 ? ~_GEN_403 & _GEN_241 : ~io_flush & _GEN_241;
      _GEN_510 = _GEN_389 ? ~_GEN_403 & _GEN_242 : ~io_flush & _GEN_242;
      _GEN_511 = _GEN_389 ? ~(_GEN_402 | _GEN_403) & _GEN_347 : ~io_flush & _GEN_347;
      _GEN_512 = _GEN_389 ? ~_GEN_405 & _GEN_380 : ~io_flush & _GEN_380;
      _GEN_513 = _GEN_389 ? ~_GEN_405 & _GEN_364 : ~io_flush & _GEN_364;
      _GEN_515 = _GEN_389 ? ~_GEN_405 & _GEN_245 : ~io_flush & _GEN_245;
      _GEN_516 = _GEN_389 ? ~_GEN_405 & _GEN_246 : ~io_flush & _GEN_246;
      _GEN_517 = _GEN_389 ? ~_GEN_405 & _GEN_247 : ~io_flush & _GEN_247;
      _GEN_518 = _GEN_389 ? ~_GEN_405 & _GEN_248 : ~io_flush & _GEN_248;
      _GEN_519 = _GEN_389 ? ~_GEN_405 & _GEN_249 : ~io_flush & _GEN_249;
      _GEN_520 = _GEN_389 ? ~_GEN_405 & _GEN_250 : ~io_flush & _GEN_250;
      _GEN_521 = _GEN_389 ? ~_GEN_405 & _GEN_251 : ~io_flush & _GEN_251;
      _GEN_522 = _GEN_389 ? ~_GEN_405 & _GEN_252 : ~io_flush & _GEN_252;
      _GEN_523 = _GEN_389 ? ~_GEN_405 & _GEN_253 : ~io_flush & _GEN_253;
      _GEN_524 = _GEN_389 ? ~(_GEN_404 | _GEN_405) & _GEN_348 : ~io_flush & _GEN_348;
      _GEN_525 = _GEN_389 ? ~_GEN_407 & _GEN_381 : ~io_flush & _GEN_381;
      _GEN_526 = _GEN_389 ? ~_GEN_407 & _GEN_365 : ~io_flush & _GEN_365;
      _GEN_528 = _GEN_389 ? ~_GEN_407 & _GEN_256 : ~io_flush & _GEN_256;
      _GEN_529 = _GEN_389 ? ~_GEN_407 & _GEN_257 : ~io_flush & _GEN_257;
      _GEN_530 = _GEN_389 ? ~_GEN_407 & _GEN_258 : ~io_flush & _GEN_258;
      _GEN_531 = _GEN_389 ? ~_GEN_407 & _GEN_259 : ~io_flush & _GEN_259;
      _GEN_532 = _GEN_389 ? ~_GEN_407 & _GEN_260 : ~io_flush & _GEN_260;
      _GEN_533 = _GEN_389 ? ~_GEN_407 & _GEN_261 : ~io_flush & _GEN_261;
      _GEN_534 = _GEN_389 ? ~_GEN_407 & _GEN_262 : ~io_flush & _GEN_262;
      _GEN_535 = _GEN_389 ? ~_GEN_407 & _GEN_263 : ~io_flush & _GEN_263;
      _GEN_536 = _GEN_389 ? ~_GEN_407 & _GEN_264 : ~io_flush & _GEN_264;
      _GEN_537 = _GEN_389 ? ~(_GEN_406 | _GEN_407) & _GEN_349 : ~io_flush & _GEN_349;
      _GEN_538 = _GEN_389 ? ~_GEN_409 & _GEN_382 : ~io_flush & _GEN_382;
      _GEN_539 = _GEN_389 ? ~_GEN_409 & _GEN_366 : ~io_flush & _GEN_366;
      _GEN_541 = _GEN_389 ? ~_GEN_409 & _GEN_267 : ~io_flush & _GEN_267;
      _GEN_542 = _GEN_389 ? ~_GEN_409 & _GEN_268 : ~io_flush & _GEN_268;
      _GEN_543 = _GEN_389 ? ~_GEN_409 & _GEN_269 : ~io_flush & _GEN_269;
      _GEN_544 = _GEN_389 ? ~_GEN_409 & _GEN_270 : ~io_flush & _GEN_270;
      _GEN_545 = _GEN_389 ? ~_GEN_409 & _GEN_271 : ~io_flush & _GEN_271;
      _GEN_546 = _GEN_389 ? ~_GEN_409 & _GEN_272 : ~io_flush & _GEN_272;
      _GEN_547 = _GEN_389 ? ~_GEN_409 & _GEN_273 : ~io_flush & _GEN_273;
      _GEN_548 = _GEN_389 ? ~_GEN_409 & _GEN_274 : ~io_flush & _GEN_274;
      _GEN_549 = _GEN_389 ? ~_GEN_409 & _GEN_275 : ~io_flush & _GEN_275;
      _GEN_550 = _GEN_389 ? ~(_GEN_408 | _GEN_409) & _GEN_350 : ~io_flush & _GEN_350;
      _GEN_551 = _GEN_389 ? ~_GEN_411 & _GEN_383 : ~io_flush & _GEN_383;
      _GEN_552 = _GEN_389 ? ~_GEN_411 & _GEN_367 : ~io_flush & _GEN_367;
      _GEN_554 = _GEN_389 ? ~_GEN_411 & _GEN_278 : ~io_flush & _GEN_278;
      _GEN_555 = _GEN_389 ? ~_GEN_411 & _GEN_279 : ~io_flush & _GEN_279;
      _GEN_556 = _GEN_389 ? ~_GEN_411 & _GEN_280 : ~io_flush & _GEN_280;
      _GEN_557 = _GEN_389 ? ~_GEN_411 & _GEN_281 : ~io_flush & _GEN_281;
      _GEN_558 = _GEN_389 ? ~_GEN_411 & _GEN_282 : ~io_flush & _GEN_282;
      _GEN_559 = _GEN_389 ? ~_GEN_411 & _GEN_283 : ~io_flush & _GEN_283;
      _GEN_560 = _GEN_389 ? ~_GEN_411 & _GEN_284 : ~io_flush & _GEN_284;
      _GEN_561 = _GEN_389 ? ~_GEN_411 & _GEN_285 : ~io_flush & _GEN_285;
      _GEN_562 = _GEN_389 ? ~_GEN_411 & _GEN_286 : ~io_flush & _GEN_286;
      _GEN_563 = _GEN_389 ? ~(_GEN_410 | _GEN_411) & _GEN_351 : ~io_flush & _GEN_351;
      _GEN_564 = _GEN_389 ? ~_GEN_413 & _GEN_384 : ~io_flush & _GEN_384;
      _GEN_565 = _GEN_389 ? ~_GEN_413 & _GEN_368 : ~io_flush & _GEN_368;
      _GEN_567 = _GEN_389 ? ~_GEN_413 & _GEN_289 : ~io_flush & _GEN_289;
      _GEN_568 = _GEN_389 ? ~_GEN_413 & _GEN_290 : ~io_flush & _GEN_290;
      _GEN_569 = _GEN_389 ? ~_GEN_413 & _GEN_291 : ~io_flush & _GEN_291;
      _GEN_570 = _GEN_389 ? ~_GEN_413 & _GEN_292 : ~io_flush & _GEN_292;
      _GEN_571 = _GEN_389 ? ~_GEN_413 & _GEN_293 : ~io_flush & _GEN_293;
      _GEN_572 = _GEN_389 ? ~_GEN_413 & _GEN_294 : ~io_flush & _GEN_294;
      _GEN_573 = _GEN_389 ? ~_GEN_413 & _GEN_295 : ~io_flush & _GEN_295;
      _GEN_574 = _GEN_389 ? ~_GEN_413 & _GEN_296 : ~io_flush & _GEN_296;
      _GEN_575 = _GEN_389 ? ~_GEN_413 & _GEN_297 : ~io_flush & _GEN_297;
      _GEN_576 = _GEN_389 ? ~(_GEN_412 | _GEN_413) & _GEN_352 : ~io_flush & _GEN_352;
      _GEN_577 = _GEN_389 ? ~_GEN_415 & _GEN_385 : ~io_flush & _GEN_385;
      _GEN_578 = _GEN_389 ? ~_GEN_415 & _GEN_369 : ~io_flush & _GEN_369;
      _GEN_580 = _GEN_389 ? ~_GEN_415 & _GEN_300 : ~io_flush & _GEN_300;
      _GEN_581 = _GEN_389 ? ~_GEN_415 & _GEN_301 : ~io_flush & _GEN_301;
      _GEN_582 = _GEN_389 ? ~_GEN_415 & _GEN_302 : ~io_flush & _GEN_302;
      _GEN_583 = _GEN_389 ? ~_GEN_415 & _GEN_303 : ~io_flush & _GEN_303;
      _GEN_584 = _GEN_389 ? ~_GEN_415 & _GEN_304 : ~io_flush & _GEN_304;
      _GEN_585 = _GEN_389 ? ~_GEN_415 & _GEN_305 : ~io_flush & _GEN_305;
      _GEN_586 = _GEN_389 ? ~_GEN_415 & _GEN_306 : ~io_flush & _GEN_306;
      _GEN_587 = _GEN_389 ? ~_GEN_415 & _GEN_307 : ~io_flush & _GEN_307;
      _GEN_588 = _GEN_389 ? ~_GEN_415 & _GEN_308 : ~io_flush & _GEN_308;
      _GEN_589 = _GEN_389 ? ~(_GEN_414 | _GEN_415) & _GEN_353 : ~io_flush & _GEN_353;
      _GEN_590 = _GEN_389 ? ~_GEN_417 & _GEN_386 : ~io_flush & _GEN_386;
      _GEN_591 = _GEN_389 ? ~_GEN_417 & _GEN_370 : ~io_flush & _GEN_370;
      _GEN_593 = _GEN_389 ? ~_GEN_417 & _GEN_311 : ~io_flush & _GEN_311;
      _GEN_594 = _GEN_389 ? ~_GEN_417 & _GEN_312 : ~io_flush & _GEN_312;
      _GEN_595 = _GEN_389 ? ~_GEN_417 & _GEN_313 : ~io_flush & _GEN_313;
      _GEN_596 = _GEN_389 ? ~_GEN_417 & _GEN_314 : ~io_flush & _GEN_314;
      _GEN_597 = _GEN_389 ? ~_GEN_417 & _GEN_315 : ~io_flush & _GEN_315;
      _GEN_598 = _GEN_389 ? ~_GEN_417 & _GEN_316 : ~io_flush & _GEN_316;
      _GEN_599 = _GEN_389 ? ~_GEN_417 & _GEN_317 : ~io_flush & _GEN_317;
      _GEN_600 = _GEN_389 ? ~_GEN_417 & _GEN_318 : ~io_flush & _GEN_318;
      _GEN_601 = _GEN_389 ? ~_GEN_417 & _GEN_319 : ~io_flush & _GEN_319;
      _GEN_602 = _GEN_389 ? ~(_GEN_416 | _GEN_417) & _GEN_354 : ~io_flush & _GEN_354;
      _GEN_603 = _GEN_389 ? ~_GEN_419 & _GEN_387 : ~io_flush & _GEN_387;
      _GEN_604 = _GEN_389 ? ~_GEN_419 & _GEN_371 : ~io_flush & _GEN_371;
      _GEN_606 = _GEN_389 ? ~_GEN_419 & _GEN_322 : ~io_flush & _GEN_322;
      _GEN_607 = _GEN_389 ? ~_GEN_419 & _GEN_323 : ~io_flush & _GEN_323;
      _GEN_608 = _GEN_389 ? ~_GEN_419 & _GEN_324 : ~io_flush & _GEN_324;
      _GEN_609 = _GEN_389 ? ~_GEN_419 & _GEN_325 : ~io_flush & _GEN_325;
      _GEN_610 = _GEN_389 ? ~_GEN_419 & _GEN_326 : ~io_flush & _GEN_326;
      _GEN_611 = _GEN_389 ? ~_GEN_419 & _GEN_327 : ~io_flush & _GEN_327;
      _GEN_612 = _GEN_389 ? ~_GEN_419 & _GEN_328 : ~io_flush & _GEN_328;
      _GEN_613 = _GEN_389 ? ~_GEN_419 & _GEN_329 : ~io_flush & _GEN_329;
      _GEN_614 = _GEN_389 ? ~_GEN_419 & _GEN_330 : ~io_flush & _GEN_330;
      _GEN_615 = _GEN_389 ? ~(_GEN_418 | _GEN_419) & _GEN_355 : ~io_flush & _GEN_355;
      _GEN_616 = _GEN_389 ? ~_GEN_420 & _GEN_388 : ~io_flush & _GEN_388;
      _GEN_617 = _GEN_389 ? ~_GEN_420 & _GEN_372 : ~io_flush & _GEN_372;
      _GEN_619 = _GEN_389 ? ~_GEN_420 & _GEN_332 : ~io_flush & _GEN_332;
      _GEN_620 = _GEN_389 ? ~_GEN_420 & _GEN_333 : ~io_flush & _GEN_333;
      _GEN_621 = _GEN_389 ? ~_GEN_420 & _GEN_334 : ~io_flush & _GEN_334;
      _GEN_622 = _GEN_389 ? ~_GEN_420 & _GEN_335 : ~io_flush & _GEN_335;
      _GEN_623 = _GEN_389 ? ~_GEN_420 & _GEN_336 : ~io_flush & _GEN_336;
      _GEN_624 = _GEN_389 ? ~_GEN_420 & _GEN_337 : ~io_flush & _GEN_337;
      _GEN_625 = _GEN_389 ? ~_GEN_420 & _GEN_338 : ~io_flush & _GEN_338;
      _GEN_626 = _GEN_389 ? ~_GEN_420 & _GEN_339 : ~io_flush & _GEN_339;
      _GEN_627 = _GEN_389 ? ~_GEN_420 & _GEN_340 : ~io_flush & _GEN_340;
      _GEN_628 =
        _GEN_389 ? ~((&port0_RS_index) | _GEN_420) & _GEN_356 : ~io_flush & _GEN_356;
      _GEN_630 = _GEN_629 & port1_RS_index == 4'h0;
      _GEN_631 = _GEN_629 & port1_RS_index == 4'h1;
      _GEN_632 = _GEN_629 & port1_RS_index == 4'h2;
      _GEN_633 = _GEN_629 & port1_RS_index == 4'h3;
      _GEN_634 = _GEN_629 & port1_RS_index == 4'h4;
      _GEN_635 = _GEN_629 & port1_RS_index == 4'h5;
      _GEN_636 = _GEN_629 & port1_RS_index == 4'h6;
      _GEN_637 = _GEN_629 & port1_RS_index == 4'h7;
      _GEN_638 = _GEN_629 & port1_RS_index == 4'h8;
      _GEN_639 = _GEN_629 & port1_RS_index == 4'h9;
      _GEN_640 = _GEN_629 & port1_RS_index == 4'hA;
      _GEN_641 = _GEN_629 & port1_RS_index == 4'hB;
      _GEN_642 = _GEN_629 & port1_RS_index == 4'hC;
      _GEN_643 = _GEN_629 & port1_RS_index == 4'hD;
      _GEN_644 = _GEN_629 & port1_RS_index == 4'hE;
      _GEN_645 = _GEN_629 & (&port1_RS_index);
      _GEN_647 = port2_RS_index == 4'h0;
      _GEN_648 = port2_RS_index == 4'h1;
      _GEN_649 = port2_RS_index == 4'h2;
      _GEN_650 = port2_RS_index == 4'h3;
      _GEN_651 = port2_RS_index == 4'h4;
      _GEN_652 = port2_RS_index == 4'h5;
      _GEN_653 = port2_RS_index == 4'h6;
      _GEN_654 = port2_RS_index == 4'h7;
      _GEN_655 = port2_RS_index == 4'h8;
      _GEN_656 = port2_RS_index == 4'h9;
      _GEN_657 = port2_RS_index == 4'hA;
      _GEN_658 = port2_RS_index == 4'hB;
      _GEN_659 = port2_RS_index == 4'hC;
      _GEN_660 = port2_RS_index == 4'hD;
      _GEN_661 = port2_RS_index == 4'hE;
      _GEN_662 = _GEN_647 | _GEN_630;
      _GEN_663 = _GEN_648 | _GEN_631;
      _GEN_664 = _GEN_649 | _GEN_632;
      _GEN_665 = _GEN_650 | _GEN_633;
      _GEN_666 = _GEN_651 | _GEN_634;
      _GEN_667 = _GEN_652 | _GEN_635;
      _GEN_668 = _GEN_653 | _GEN_636;
      _GEN_669 = _GEN_654 | _GEN_637;
      _GEN_670 = _GEN_655 | _GEN_638;
      _GEN_671 = _GEN_656 | _GEN_639;
      _GEN_672 = _GEN_657 | _GEN_640;
      _GEN_673 = _GEN_658 | _GEN_641;
      _GEN_674 = _GEN_659 | _GEN_642;
      _GEN_675 = _GEN_660 | _GEN_643;
      _GEN_676 = _GEN_661 | _GEN_644;
      _GEN_677 = (&port2_RS_index) | _GEN_645;
      if (_GEN_646) begin
        reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_662 & _GEN_421;
        reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_662 & _GEN_422;
        reservation_station_0_decoded_instruction_RD_valid <= ~_GEN_662 & _GEN_424;
        reservation_station_0_decoded_instruction_RS1_valid <= ~_GEN_662 & _GEN_425;
        reservation_station_0_decoded_instruction_RS2_valid <= ~_GEN_662 & _GEN_426;
        reservation_station_0_decoded_instruction_needs_ALU <= ~_GEN_662 & _GEN_427;
        reservation_station_0_decoded_instruction_needs_branch_unit <=
          ~_GEN_662 & _GEN_428;
        reservation_station_0_decoded_instruction_needs_CSRs <= ~_GEN_662 & _GEN_429;
        reservation_station_0_decoded_instruction_SUBTRACT <= ~_GEN_662 & _GEN_430;
        reservation_station_0_decoded_instruction_MULTIPLY <= ~_GEN_662 & _GEN_431;
        reservation_station_0_decoded_instruction_IS_IMM <= ~_GEN_662 & _GEN_432;
        reservation_station_0_valid <= ~(_GEN_647 | _GEN_630) & _GEN_433;
        reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_663 & _GEN_434;
        reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_663 & _GEN_435;
        reservation_station_1_decoded_instruction_RD_valid <= ~_GEN_663 & _GEN_437;
        reservation_station_1_decoded_instruction_RS1_valid <= ~_GEN_663 & _GEN_438;
        reservation_station_1_decoded_instruction_RS2_valid <= ~_GEN_663 & _GEN_439;
        reservation_station_1_decoded_instruction_needs_ALU <= ~_GEN_663 & _GEN_440;
        reservation_station_1_decoded_instruction_needs_branch_unit <=
          ~_GEN_663 & _GEN_441;
        reservation_station_1_decoded_instruction_needs_CSRs <= ~_GEN_663 & _GEN_442;
        reservation_station_1_decoded_instruction_SUBTRACT <= ~_GEN_663 & _GEN_443;
        reservation_station_1_decoded_instruction_MULTIPLY <= ~_GEN_663 & _GEN_444;
        reservation_station_1_decoded_instruction_IS_IMM <= ~_GEN_663 & _GEN_445;
        reservation_station_1_valid <= ~(_GEN_648 | _GEN_631) & _GEN_446;
        reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_664 & _GEN_447;
        reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_664 & _GEN_448;
        reservation_station_2_decoded_instruction_RD_valid <= ~_GEN_664 & _GEN_450;
        reservation_station_2_decoded_instruction_RS1_valid <= ~_GEN_664 & _GEN_451;
        reservation_station_2_decoded_instruction_RS2_valid <= ~_GEN_664 & _GEN_452;
        reservation_station_2_decoded_instruction_needs_ALU <= ~_GEN_664 & _GEN_453;
        reservation_station_2_decoded_instruction_needs_branch_unit <=
          ~_GEN_664 & _GEN_454;
        reservation_station_2_decoded_instruction_needs_CSRs <= ~_GEN_664 & _GEN_455;
        reservation_station_2_decoded_instruction_SUBTRACT <= ~_GEN_664 & _GEN_456;
        reservation_station_2_decoded_instruction_MULTIPLY <= ~_GEN_664 & _GEN_457;
        reservation_station_2_decoded_instruction_IS_IMM <= ~_GEN_664 & _GEN_458;
        reservation_station_2_valid <= ~(_GEN_649 | _GEN_632) & _GEN_459;
        reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_665 & _GEN_460;
        reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_665 & _GEN_461;
        reservation_station_3_decoded_instruction_RD_valid <= ~_GEN_665 & _GEN_463;
        reservation_station_3_decoded_instruction_RS1_valid <= ~_GEN_665 & _GEN_464;
        reservation_station_3_decoded_instruction_RS2_valid <= ~_GEN_665 & _GEN_465;
        reservation_station_3_decoded_instruction_needs_ALU <= ~_GEN_665 & _GEN_466;
        reservation_station_3_decoded_instruction_needs_branch_unit <=
          ~_GEN_665 & _GEN_467;
        reservation_station_3_decoded_instruction_needs_CSRs <= ~_GEN_665 & _GEN_468;
        reservation_station_3_decoded_instruction_SUBTRACT <= ~_GEN_665 & _GEN_469;
        reservation_station_3_decoded_instruction_MULTIPLY <= ~_GEN_665 & _GEN_470;
        reservation_station_3_decoded_instruction_IS_IMM <= ~_GEN_665 & _GEN_471;
        reservation_station_3_valid <= ~(_GEN_650 | _GEN_633) & _GEN_472;
        reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_666 & _GEN_473;
        reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_666 & _GEN_474;
        reservation_station_4_decoded_instruction_RD_valid <= ~_GEN_666 & _GEN_476;
        reservation_station_4_decoded_instruction_RS1_valid <= ~_GEN_666 & _GEN_477;
        reservation_station_4_decoded_instruction_RS2_valid <= ~_GEN_666 & _GEN_478;
        reservation_station_4_decoded_instruction_needs_ALU <= ~_GEN_666 & _GEN_479;
        reservation_station_4_decoded_instruction_needs_branch_unit <=
          ~_GEN_666 & _GEN_480;
        reservation_station_4_decoded_instruction_needs_CSRs <= ~_GEN_666 & _GEN_481;
        reservation_station_4_decoded_instruction_SUBTRACT <= ~_GEN_666 & _GEN_482;
        reservation_station_4_decoded_instruction_MULTIPLY <= ~_GEN_666 & _GEN_483;
        reservation_station_4_decoded_instruction_IS_IMM <= ~_GEN_666 & _GEN_484;
        reservation_station_4_valid <= ~(_GEN_651 | _GEN_634) & _GEN_485;
        reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_667 & _GEN_486;
        reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_667 & _GEN_487;
        reservation_station_5_decoded_instruction_RD_valid <= ~_GEN_667 & _GEN_489;
        reservation_station_5_decoded_instruction_RS1_valid <= ~_GEN_667 & _GEN_490;
        reservation_station_5_decoded_instruction_RS2_valid <= ~_GEN_667 & _GEN_491;
        reservation_station_5_decoded_instruction_needs_ALU <= ~_GEN_667 & _GEN_492;
        reservation_station_5_decoded_instruction_needs_branch_unit <=
          ~_GEN_667 & _GEN_493;
        reservation_station_5_decoded_instruction_needs_CSRs <= ~_GEN_667 & _GEN_494;
        reservation_station_5_decoded_instruction_SUBTRACT <= ~_GEN_667 & _GEN_495;
        reservation_station_5_decoded_instruction_MULTIPLY <= ~_GEN_667 & _GEN_496;
        reservation_station_5_decoded_instruction_IS_IMM <= ~_GEN_667 & _GEN_497;
        reservation_station_5_valid <= ~(_GEN_652 | _GEN_635) & _GEN_498;
        reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_668 & _GEN_499;
        reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_668 & _GEN_500;
        reservation_station_6_decoded_instruction_RD_valid <= ~_GEN_668 & _GEN_502;
        reservation_station_6_decoded_instruction_RS1_valid <= ~_GEN_668 & _GEN_503;
        reservation_station_6_decoded_instruction_RS2_valid <= ~_GEN_668 & _GEN_504;
        reservation_station_6_decoded_instruction_needs_ALU <= ~_GEN_668 & _GEN_505;
        reservation_station_6_decoded_instruction_needs_branch_unit <=
          ~_GEN_668 & _GEN_506;
        reservation_station_6_decoded_instruction_needs_CSRs <= ~_GEN_668 & _GEN_507;
        reservation_station_6_decoded_instruction_SUBTRACT <= ~_GEN_668 & _GEN_508;
        reservation_station_6_decoded_instruction_MULTIPLY <= ~_GEN_668 & _GEN_509;
        reservation_station_6_decoded_instruction_IS_IMM <= ~_GEN_668 & _GEN_510;
        reservation_station_6_valid <= ~(_GEN_653 | _GEN_636) & _GEN_511;
        reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_669 & _GEN_512;
        reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_669 & _GEN_513;
        reservation_station_7_decoded_instruction_RD_valid <= ~_GEN_669 & _GEN_515;
        reservation_station_7_decoded_instruction_RS1_valid <= ~_GEN_669 & _GEN_516;
        reservation_station_7_decoded_instruction_RS2_valid <= ~_GEN_669 & _GEN_517;
        reservation_station_7_decoded_instruction_needs_ALU <= ~_GEN_669 & _GEN_518;
        reservation_station_7_decoded_instruction_needs_branch_unit <=
          ~_GEN_669 & _GEN_519;
        reservation_station_7_decoded_instruction_needs_CSRs <= ~_GEN_669 & _GEN_520;
        reservation_station_7_decoded_instruction_SUBTRACT <= ~_GEN_669 & _GEN_521;
        reservation_station_7_decoded_instruction_MULTIPLY <= ~_GEN_669 & _GEN_522;
        reservation_station_7_decoded_instruction_IS_IMM <= ~_GEN_669 & _GEN_523;
        reservation_station_7_valid <= ~(_GEN_654 | _GEN_637) & _GEN_524;
        reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_670 & _GEN_525;
        reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_670 & _GEN_526;
        reservation_station_8_decoded_instruction_RD_valid <= ~_GEN_670 & _GEN_528;
        reservation_station_8_decoded_instruction_RS1_valid <= ~_GEN_670 & _GEN_529;
        reservation_station_8_decoded_instruction_RS2_valid <= ~_GEN_670 & _GEN_530;
        reservation_station_8_decoded_instruction_needs_ALU <= ~_GEN_670 & _GEN_531;
        reservation_station_8_decoded_instruction_needs_branch_unit <=
          ~_GEN_670 & _GEN_532;
        reservation_station_8_decoded_instruction_needs_CSRs <= ~_GEN_670 & _GEN_533;
        reservation_station_8_decoded_instruction_SUBTRACT <= ~_GEN_670 & _GEN_534;
        reservation_station_8_decoded_instruction_MULTIPLY <= ~_GEN_670 & _GEN_535;
        reservation_station_8_decoded_instruction_IS_IMM <= ~_GEN_670 & _GEN_536;
        reservation_station_8_valid <= ~(_GEN_655 | _GEN_638) & _GEN_537;
        reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_671 & _GEN_538;
        reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_671 & _GEN_539;
        reservation_station_9_decoded_instruction_RD_valid <= ~_GEN_671 & _GEN_541;
        reservation_station_9_decoded_instruction_RS1_valid <= ~_GEN_671 & _GEN_542;
        reservation_station_9_decoded_instruction_RS2_valid <= ~_GEN_671 & _GEN_543;
        reservation_station_9_decoded_instruction_needs_ALU <= ~_GEN_671 & _GEN_544;
        reservation_station_9_decoded_instruction_needs_branch_unit <=
          ~_GEN_671 & _GEN_545;
        reservation_station_9_decoded_instruction_needs_CSRs <= ~_GEN_671 & _GEN_546;
        reservation_station_9_decoded_instruction_SUBTRACT <= ~_GEN_671 & _GEN_547;
        reservation_station_9_decoded_instruction_MULTIPLY <= ~_GEN_671 & _GEN_548;
        reservation_station_9_decoded_instruction_IS_IMM <= ~_GEN_671 & _GEN_549;
        reservation_station_9_valid <= ~(_GEN_656 | _GEN_639) & _GEN_550;
        reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_672 & _GEN_551;
        reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_672 & _GEN_552;
        reservation_station_10_decoded_instruction_RD_valid <= ~_GEN_672 & _GEN_554;
        reservation_station_10_decoded_instruction_RS1_valid <= ~_GEN_672 & _GEN_555;
        reservation_station_10_decoded_instruction_RS2_valid <= ~_GEN_672 & _GEN_556;
        reservation_station_10_decoded_instruction_needs_ALU <= ~_GEN_672 & _GEN_557;
        reservation_station_10_decoded_instruction_needs_branch_unit <=
          ~_GEN_672 & _GEN_558;
        reservation_station_10_decoded_instruction_needs_CSRs <= ~_GEN_672 & _GEN_559;
        reservation_station_10_decoded_instruction_SUBTRACT <= ~_GEN_672 & _GEN_560;
        reservation_station_10_decoded_instruction_MULTIPLY <= ~_GEN_672 & _GEN_561;
        reservation_station_10_decoded_instruction_IS_IMM <= ~_GEN_672 & _GEN_562;
        reservation_station_10_valid <= ~(_GEN_657 | _GEN_640) & _GEN_563;
        reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_673 & _GEN_564;
        reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_673 & _GEN_565;
        reservation_station_11_decoded_instruction_RD_valid <= ~_GEN_673 & _GEN_567;
        reservation_station_11_decoded_instruction_RS1_valid <= ~_GEN_673 & _GEN_568;
        reservation_station_11_decoded_instruction_RS2_valid <= ~_GEN_673 & _GEN_569;
        reservation_station_11_decoded_instruction_needs_ALU <= ~_GEN_673 & _GEN_570;
        reservation_station_11_decoded_instruction_needs_branch_unit <=
          ~_GEN_673 & _GEN_571;
        reservation_station_11_decoded_instruction_needs_CSRs <= ~_GEN_673 & _GEN_572;
        reservation_station_11_decoded_instruction_SUBTRACT <= ~_GEN_673 & _GEN_573;
        reservation_station_11_decoded_instruction_MULTIPLY <= ~_GEN_673 & _GEN_574;
        reservation_station_11_decoded_instruction_IS_IMM <= ~_GEN_673 & _GEN_575;
        reservation_station_11_valid <= ~(_GEN_658 | _GEN_641) & _GEN_576;
        reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_674 & _GEN_577;
        reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_674 & _GEN_578;
        reservation_station_12_decoded_instruction_RD_valid <= ~_GEN_674 & _GEN_580;
        reservation_station_12_decoded_instruction_RS1_valid <= ~_GEN_674 & _GEN_581;
        reservation_station_12_decoded_instruction_RS2_valid <= ~_GEN_674 & _GEN_582;
        reservation_station_12_decoded_instruction_needs_ALU <= ~_GEN_674 & _GEN_583;
        reservation_station_12_decoded_instruction_needs_branch_unit <=
          ~_GEN_674 & _GEN_584;
        reservation_station_12_decoded_instruction_needs_CSRs <= ~_GEN_674 & _GEN_585;
        reservation_station_12_decoded_instruction_SUBTRACT <= ~_GEN_674 & _GEN_586;
        reservation_station_12_decoded_instruction_MULTIPLY <= ~_GEN_674 & _GEN_587;
        reservation_station_12_decoded_instruction_IS_IMM <= ~_GEN_674 & _GEN_588;
        reservation_station_12_valid <= ~(_GEN_659 | _GEN_642) & _GEN_589;
        reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_675 & _GEN_590;
        reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_675 & _GEN_591;
        reservation_station_13_decoded_instruction_RD_valid <= ~_GEN_675 & _GEN_593;
        reservation_station_13_decoded_instruction_RS1_valid <= ~_GEN_675 & _GEN_594;
        reservation_station_13_decoded_instruction_RS2_valid <= ~_GEN_675 & _GEN_595;
        reservation_station_13_decoded_instruction_needs_ALU <= ~_GEN_675 & _GEN_596;
        reservation_station_13_decoded_instruction_needs_branch_unit <=
          ~_GEN_675 & _GEN_597;
        reservation_station_13_decoded_instruction_needs_CSRs <= ~_GEN_675 & _GEN_598;
        reservation_station_13_decoded_instruction_SUBTRACT <= ~_GEN_675 & _GEN_599;
        reservation_station_13_decoded_instruction_MULTIPLY <= ~_GEN_675 & _GEN_600;
        reservation_station_13_decoded_instruction_IS_IMM <= ~_GEN_675 & _GEN_601;
        reservation_station_13_valid <= ~(_GEN_660 | _GEN_643) & _GEN_602;
        reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_676 & _GEN_603;
        reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_676 & _GEN_604;
        reservation_station_14_decoded_instruction_RD_valid <= ~_GEN_676 & _GEN_606;
        reservation_station_14_decoded_instruction_RS1_valid <= ~_GEN_676 & _GEN_607;
        reservation_station_14_decoded_instruction_RS2_valid <= ~_GEN_676 & _GEN_608;
        reservation_station_14_decoded_instruction_needs_ALU <= ~_GEN_676 & _GEN_609;
        reservation_station_14_decoded_instruction_needs_branch_unit <=
          ~_GEN_676 & _GEN_610;
        reservation_station_14_decoded_instruction_needs_CSRs <= ~_GEN_676 & _GEN_611;
        reservation_station_14_decoded_instruction_SUBTRACT <= ~_GEN_676 & _GEN_612;
        reservation_station_14_decoded_instruction_MULTIPLY <= ~_GEN_676 & _GEN_613;
        reservation_station_14_decoded_instruction_IS_IMM <= ~_GEN_676 & _GEN_614;
        reservation_station_14_valid <= ~(_GEN_661 | _GEN_644) & _GEN_615;
        reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_677 & _GEN_616;
        reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_677 & _GEN_617;
        reservation_station_15_decoded_instruction_RD_valid <= ~_GEN_677 & _GEN_619;
        reservation_station_15_decoded_instruction_RS1_valid <= ~_GEN_677 & _GEN_620;
        reservation_station_15_decoded_instruction_RS2_valid <= ~_GEN_677 & _GEN_621;
        reservation_station_15_decoded_instruction_needs_ALU <= ~_GEN_677 & _GEN_622;
        reservation_station_15_decoded_instruction_needs_branch_unit <=
          ~_GEN_677 & _GEN_623;
        reservation_station_15_decoded_instruction_needs_CSRs <= ~_GEN_677 & _GEN_624;
        reservation_station_15_decoded_instruction_SUBTRACT <= ~_GEN_677 & _GEN_625;
        reservation_station_15_decoded_instruction_MULTIPLY <= ~_GEN_677 & _GEN_626;
        reservation_station_15_decoded_instruction_IS_IMM <= ~_GEN_677 & _GEN_627;
        reservation_station_15_valid <= ~((&port2_RS_index) | _GEN_645) & _GEN_628;
      end
      else begin
        reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_630 & _GEN_421;
        reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_630 & _GEN_422;
        reservation_station_0_decoded_instruction_RD_valid <= ~_GEN_630 & _GEN_424;
        reservation_station_0_decoded_instruction_RS1_valid <= ~_GEN_630 & _GEN_425;
        reservation_station_0_decoded_instruction_RS2_valid <= ~_GEN_630 & _GEN_426;
        reservation_station_0_decoded_instruction_needs_ALU <= ~_GEN_630 & _GEN_427;
        reservation_station_0_decoded_instruction_needs_branch_unit <=
          ~_GEN_630 & _GEN_428;
        reservation_station_0_decoded_instruction_needs_CSRs <= ~_GEN_630 & _GEN_429;
        reservation_station_0_decoded_instruction_SUBTRACT <= ~_GEN_630 & _GEN_430;
        reservation_station_0_decoded_instruction_MULTIPLY <= ~_GEN_630 & _GEN_431;
        reservation_station_0_decoded_instruction_IS_IMM <= ~_GEN_630 & _GEN_432;
        reservation_station_0_valid <= ~_GEN_630 & _GEN_433;
        reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_631 & _GEN_434;
        reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_631 & _GEN_435;
        reservation_station_1_decoded_instruction_RD_valid <= ~_GEN_631 & _GEN_437;
        reservation_station_1_decoded_instruction_RS1_valid <= ~_GEN_631 & _GEN_438;
        reservation_station_1_decoded_instruction_RS2_valid <= ~_GEN_631 & _GEN_439;
        reservation_station_1_decoded_instruction_needs_ALU <= ~_GEN_631 & _GEN_440;
        reservation_station_1_decoded_instruction_needs_branch_unit <=
          ~_GEN_631 & _GEN_441;
        reservation_station_1_decoded_instruction_needs_CSRs <= ~_GEN_631 & _GEN_442;
        reservation_station_1_decoded_instruction_SUBTRACT <= ~_GEN_631 & _GEN_443;
        reservation_station_1_decoded_instruction_MULTIPLY <= ~_GEN_631 & _GEN_444;
        reservation_station_1_decoded_instruction_IS_IMM <= ~_GEN_631 & _GEN_445;
        reservation_station_1_valid <= ~_GEN_631 & _GEN_446;
        reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_632 & _GEN_447;
        reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_632 & _GEN_448;
        reservation_station_2_decoded_instruction_RD_valid <= ~_GEN_632 & _GEN_450;
        reservation_station_2_decoded_instruction_RS1_valid <= ~_GEN_632 & _GEN_451;
        reservation_station_2_decoded_instruction_RS2_valid <= ~_GEN_632 & _GEN_452;
        reservation_station_2_decoded_instruction_needs_ALU <= ~_GEN_632 & _GEN_453;
        reservation_station_2_decoded_instruction_needs_branch_unit <=
          ~_GEN_632 & _GEN_454;
        reservation_station_2_decoded_instruction_needs_CSRs <= ~_GEN_632 & _GEN_455;
        reservation_station_2_decoded_instruction_SUBTRACT <= ~_GEN_632 & _GEN_456;
        reservation_station_2_decoded_instruction_MULTIPLY <= ~_GEN_632 & _GEN_457;
        reservation_station_2_decoded_instruction_IS_IMM <= ~_GEN_632 & _GEN_458;
        reservation_station_2_valid <= ~_GEN_632 & _GEN_459;
        reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_633 & _GEN_460;
        reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_633 & _GEN_461;
        reservation_station_3_decoded_instruction_RD_valid <= ~_GEN_633 & _GEN_463;
        reservation_station_3_decoded_instruction_RS1_valid <= ~_GEN_633 & _GEN_464;
        reservation_station_3_decoded_instruction_RS2_valid <= ~_GEN_633 & _GEN_465;
        reservation_station_3_decoded_instruction_needs_ALU <= ~_GEN_633 & _GEN_466;
        reservation_station_3_decoded_instruction_needs_branch_unit <=
          ~_GEN_633 & _GEN_467;
        reservation_station_3_decoded_instruction_needs_CSRs <= ~_GEN_633 & _GEN_468;
        reservation_station_3_decoded_instruction_SUBTRACT <= ~_GEN_633 & _GEN_469;
        reservation_station_3_decoded_instruction_MULTIPLY <= ~_GEN_633 & _GEN_470;
        reservation_station_3_decoded_instruction_IS_IMM <= ~_GEN_633 & _GEN_471;
        reservation_station_3_valid <= ~_GEN_633 & _GEN_472;
        reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_634 & _GEN_473;
        reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_634 & _GEN_474;
        reservation_station_4_decoded_instruction_RD_valid <= ~_GEN_634 & _GEN_476;
        reservation_station_4_decoded_instruction_RS1_valid <= ~_GEN_634 & _GEN_477;
        reservation_station_4_decoded_instruction_RS2_valid <= ~_GEN_634 & _GEN_478;
        reservation_station_4_decoded_instruction_needs_ALU <= ~_GEN_634 & _GEN_479;
        reservation_station_4_decoded_instruction_needs_branch_unit <=
          ~_GEN_634 & _GEN_480;
        reservation_station_4_decoded_instruction_needs_CSRs <= ~_GEN_634 & _GEN_481;
        reservation_station_4_decoded_instruction_SUBTRACT <= ~_GEN_634 & _GEN_482;
        reservation_station_4_decoded_instruction_MULTIPLY <= ~_GEN_634 & _GEN_483;
        reservation_station_4_decoded_instruction_IS_IMM <= ~_GEN_634 & _GEN_484;
        reservation_station_4_valid <= ~_GEN_634 & _GEN_485;
        reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_635 & _GEN_486;
        reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_635 & _GEN_487;
        reservation_station_5_decoded_instruction_RD_valid <= ~_GEN_635 & _GEN_489;
        reservation_station_5_decoded_instruction_RS1_valid <= ~_GEN_635 & _GEN_490;
        reservation_station_5_decoded_instruction_RS2_valid <= ~_GEN_635 & _GEN_491;
        reservation_station_5_decoded_instruction_needs_ALU <= ~_GEN_635 & _GEN_492;
        reservation_station_5_decoded_instruction_needs_branch_unit <=
          ~_GEN_635 & _GEN_493;
        reservation_station_5_decoded_instruction_needs_CSRs <= ~_GEN_635 & _GEN_494;
        reservation_station_5_decoded_instruction_SUBTRACT <= ~_GEN_635 & _GEN_495;
        reservation_station_5_decoded_instruction_MULTIPLY <= ~_GEN_635 & _GEN_496;
        reservation_station_5_decoded_instruction_IS_IMM <= ~_GEN_635 & _GEN_497;
        reservation_station_5_valid <= ~_GEN_635 & _GEN_498;
        reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_636 & _GEN_499;
        reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_636 & _GEN_500;
        reservation_station_6_decoded_instruction_RD_valid <= ~_GEN_636 & _GEN_502;
        reservation_station_6_decoded_instruction_RS1_valid <= ~_GEN_636 & _GEN_503;
        reservation_station_6_decoded_instruction_RS2_valid <= ~_GEN_636 & _GEN_504;
        reservation_station_6_decoded_instruction_needs_ALU <= ~_GEN_636 & _GEN_505;
        reservation_station_6_decoded_instruction_needs_branch_unit <=
          ~_GEN_636 & _GEN_506;
        reservation_station_6_decoded_instruction_needs_CSRs <= ~_GEN_636 & _GEN_507;
        reservation_station_6_decoded_instruction_SUBTRACT <= ~_GEN_636 & _GEN_508;
        reservation_station_6_decoded_instruction_MULTIPLY <= ~_GEN_636 & _GEN_509;
        reservation_station_6_decoded_instruction_IS_IMM <= ~_GEN_636 & _GEN_510;
        reservation_station_6_valid <= ~_GEN_636 & _GEN_511;
        reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_637 & _GEN_512;
        reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_637 & _GEN_513;
        reservation_station_7_decoded_instruction_RD_valid <= ~_GEN_637 & _GEN_515;
        reservation_station_7_decoded_instruction_RS1_valid <= ~_GEN_637 & _GEN_516;
        reservation_station_7_decoded_instruction_RS2_valid <= ~_GEN_637 & _GEN_517;
        reservation_station_7_decoded_instruction_needs_ALU <= ~_GEN_637 & _GEN_518;
        reservation_station_7_decoded_instruction_needs_branch_unit <=
          ~_GEN_637 & _GEN_519;
        reservation_station_7_decoded_instruction_needs_CSRs <= ~_GEN_637 & _GEN_520;
        reservation_station_7_decoded_instruction_SUBTRACT <= ~_GEN_637 & _GEN_521;
        reservation_station_7_decoded_instruction_MULTIPLY <= ~_GEN_637 & _GEN_522;
        reservation_station_7_decoded_instruction_IS_IMM <= ~_GEN_637 & _GEN_523;
        reservation_station_7_valid <= ~_GEN_637 & _GEN_524;
        reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_638 & _GEN_525;
        reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_638 & _GEN_526;
        reservation_station_8_decoded_instruction_RD_valid <= ~_GEN_638 & _GEN_528;
        reservation_station_8_decoded_instruction_RS1_valid <= ~_GEN_638 & _GEN_529;
        reservation_station_8_decoded_instruction_RS2_valid <= ~_GEN_638 & _GEN_530;
        reservation_station_8_decoded_instruction_needs_ALU <= ~_GEN_638 & _GEN_531;
        reservation_station_8_decoded_instruction_needs_branch_unit <=
          ~_GEN_638 & _GEN_532;
        reservation_station_8_decoded_instruction_needs_CSRs <= ~_GEN_638 & _GEN_533;
        reservation_station_8_decoded_instruction_SUBTRACT <= ~_GEN_638 & _GEN_534;
        reservation_station_8_decoded_instruction_MULTIPLY <= ~_GEN_638 & _GEN_535;
        reservation_station_8_decoded_instruction_IS_IMM <= ~_GEN_638 & _GEN_536;
        reservation_station_8_valid <= ~_GEN_638 & _GEN_537;
        reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_639 & _GEN_538;
        reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_639 & _GEN_539;
        reservation_station_9_decoded_instruction_RD_valid <= ~_GEN_639 & _GEN_541;
        reservation_station_9_decoded_instruction_RS1_valid <= ~_GEN_639 & _GEN_542;
        reservation_station_9_decoded_instruction_RS2_valid <= ~_GEN_639 & _GEN_543;
        reservation_station_9_decoded_instruction_needs_ALU <= ~_GEN_639 & _GEN_544;
        reservation_station_9_decoded_instruction_needs_branch_unit <=
          ~_GEN_639 & _GEN_545;
        reservation_station_9_decoded_instruction_needs_CSRs <= ~_GEN_639 & _GEN_546;
        reservation_station_9_decoded_instruction_SUBTRACT <= ~_GEN_639 & _GEN_547;
        reservation_station_9_decoded_instruction_MULTIPLY <= ~_GEN_639 & _GEN_548;
        reservation_station_9_decoded_instruction_IS_IMM <= ~_GEN_639 & _GEN_549;
        reservation_station_9_valid <= ~_GEN_639 & _GEN_550;
        reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_640 & _GEN_551;
        reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_640 & _GEN_552;
        reservation_station_10_decoded_instruction_RD_valid <= ~_GEN_640 & _GEN_554;
        reservation_station_10_decoded_instruction_RS1_valid <= ~_GEN_640 & _GEN_555;
        reservation_station_10_decoded_instruction_RS2_valid <= ~_GEN_640 & _GEN_556;
        reservation_station_10_decoded_instruction_needs_ALU <= ~_GEN_640 & _GEN_557;
        reservation_station_10_decoded_instruction_needs_branch_unit <=
          ~_GEN_640 & _GEN_558;
        reservation_station_10_decoded_instruction_needs_CSRs <= ~_GEN_640 & _GEN_559;
        reservation_station_10_decoded_instruction_SUBTRACT <= ~_GEN_640 & _GEN_560;
        reservation_station_10_decoded_instruction_MULTIPLY <= ~_GEN_640 & _GEN_561;
        reservation_station_10_decoded_instruction_IS_IMM <= ~_GEN_640 & _GEN_562;
        reservation_station_10_valid <= ~_GEN_640 & _GEN_563;
        reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_641 & _GEN_564;
        reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_641 & _GEN_565;
        reservation_station_11_decoded_instruction_RD_valid <= ~_GEN_641 & _GEN_567;
        reservation_station_11_decoded_instruction_RS1_valid <= ~_GEN_641 & _GEN_568;
        reservation_station_11_decoded_instruction_RS2_valid <= ~_GEN_641 & _GEN_569;
        reservation_station_11_decoded_instruction_needs_ALU <= ~_GEN_641 & _GEN_570;
        reservation_station_11_decoded_instruction_needs_branch_unit <=
          ~_GEN_641 & _GEN_571;
        reservation_station_11_decoded_instruction_needs_CSRs <= ~_GEN_641 & _GEN_572;
        reservation_station_11_decoded_instruction_SUBTRACT <= ~_GEN_641 & _GEN_573;
        reservation_station_11_decoded_instruction_MULTIPLY <= ~_GEN_641 & _GEN_574;
        reservation_station_11_decoded_instruction_IS_IMM <= ~_GEN_641 & _GEN_575;
        reservation_station_11_valid <= ~_GEN_641 & _GEN_576;
        reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_642 & _GEN_577;
        reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_642 & _GEN_578;
        reservation_station_12_decoded_instruction_RD_valid <= ~_GEN_642 & _GEN_580;
        reservation_station_12_decoded_instruction_RS1_valid <= ~_GEN_642 & _GEN_581;
        reservation_station_12_decoded_instruction_RS2_valid <= ~_GEN_642 & _GEN_582;
        reservation_station_12_decoded_instruction_needs_ALU <= ~_GEN_642 & _GEN_583;
        reservation_station_12_decoded_instruction_needs_branch_unit <=
          ~_GEN_642 & _GEN_584;
        reservation_station_12_decoded_instruction_needs_CSRs <= ~_GEN_642 & _GEN_585;
        reservation_station_12_decoded_instruction_SUBTRACT <= ~_GEN_642 & _GEN_586;
        reservation_station_12_decoded_instruction_MULTIPLY <= ~_GEN_642 & _GEN_587;
        reservation_station_12_decoded_instruction_IS_IMM <= ~_GEN_642 & _GEN_588;
        reservation_station_12_valid <= ~_GEN_642 & _GEN_589;
        reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_643 & _GEN_590;
        reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_643 & _GEN_591;
        reservation_station_13_decoded_instruction_RD_valid <= ~_GEN_643 & _GEN_593;
        reservation_station_13_decoded_instruction_RS1_valid <= ~_GEN_643 & _GEN_594;
        reservation_station_13_decoded_instruction_RS2_valid <= ~_GEN_643 & _GEN_595;
        reservation_station_13_decoded_instruction_needs_ALU <= ~_GEN_643 & _GEN_596;
        reservation_station_13_decoded_instruction_needs_branch_unit <=
          ~_GEN_643 & _GEN_597;
        reservation_station_13_decoded_instruction_needs_CSRs <= ~_GEN_643 & _GEN_598;
        reservation_station_13_decoded_instruction_SUBTRACT <= ~_GEN_643 & _GEN_599;
        reservation_station_13_decoded_instruction_MULTIPLY <= ~_GEN_643 & _GEN_600;
        reservation_station_13_decoded_instruction_IS_IMM <= ~_GEN_643 & _GEN_601;
        reservation_station_13_valid <= ~_GEN_643 & _GEN_602;
        reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_644 & _GEN_603;
        reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_644 & _GEN_604;
        reservation_station_14_decoded_instruction_RD_valid <= ~_GEN_644 & _GEN_606;
        reservation_station_14_decoded_instruction_RS1_valid <= ~_GEN_644 & _GEN_607;
        reservation_station_14_decoded_instruction_RS2_valid <= ~_GEN_644 & _GEN_608;
        reservation_station_14_decoded_instruction_needs_ALU <= ~_GEN_644 & _GEN_609;
        reservation_station_14_decoded_instruction_needs_branch_unit <=
          ~_GEN_644 & _GEN_610;
        reservation_station_14_decoded_instruction_needs_CSRs <= ~_GEN_644 & _GEN_611;
        reservation_station_14_decoded_instruction_SUBTRACT <= ~_GEN_644 & _GEN_612;
        reservation_station_14_decoded_instruction_MULTIPLY <= ~_GEN_644 & _GEN_613;
        reservation_station_14_decoded_instruction_IS_IMM <= ~_GEN_644 & _GEN_614;
        reservation_station_14_valid <= ~_GEN_644 & _GEN_615;
        reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
          ~_GEN_645 & _GEN_616;
        reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
          ~_GEN_645 & _GEN_617;
        reservation_station_15_decoded_instruction_RD_valid <= ~_GEN_645 & _GEN_619;
        reservation_station_15_decoded_instruction_RS1_valid <= ~_GEN_645 & _GEN_620;
        reservation_station_15_decoded_instruction_RS2_valid <= ~_GEN_645 & _GEN_621;
        reservation_station_15_decoded_instruction_needs_ALU <= ~_GEN_645 & _GEN_622;
        reservation_station_15_decoded_instruction_needs_branch_unit <=
          ~_GEN_645 & _GEN_623;
        reservation_station_15_decoded_instruction_needs_CSRs <= ~_GEN_645 & _GEN_624;
        reservation_station_15_decoded_instruction_SUBTRACT <= ~_GEN_645 & _GEN_625;
        reservation_station_15_decoded_instruction_MULTIPLY <= ~_GEN_645 & _GEN_626;
        reservation_station_15_decoded_instruction_IS_IMM <= ~_GEN_645 & _GEN_627;
        reservation_station_15_valid <= ~_GEN_645 & _GEN_628;
      end
      if (_GEN_646 ? _GEN_662 | _GEN_423 : _GEN_630 | _GEN_423) begin
        reservation_station_0_decoded_instruction_RDold <= 5'h0;
        reservation_station_0_decoded_instruction_RD <= 7'h0;
        reservation_station_0_decoded_instruction_RS1 <= 7'h0;
        reservation_station_0_decoded_instruction_RS2 <= 7'h0;
        reservation_station_0_decoded_instruction_IMM <= 21'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 2'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_0_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
        reservation_station_0_decoded_instruction_memory_type <= 2'h0;
        reservation_station_0_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_167) begin
        reservation_station_0_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_0_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_0_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_0_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_0_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_150) begin
        reservation_station_0_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_0_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_0_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_0_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_0_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_104) begin
        reservation_station_0_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_0_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_0_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_0_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_0_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_87) begin
        reservation_station_0_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_0_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_0_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_0_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_0_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_663 | _GEN_436 : _GEN_631 | _GEN_436) begin
        reservation_station_1_decoded_instruction_RDold <= 5'h0;
        reservation_station_1_decoded_instruction_RD <= 7'h0;
        reservation_station_1_decoded_instruction_RS1 <= 7'h0;
        reservation_station_1_decoded_instruction_RS2 <= 7'h0;
        reservation_station_1_decoded_instruction_IMM <= 21'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 2'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_1_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
        reservation_station_1_decoded_instruction_memory_type <= 2'h0;
        reservation_station_1_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_178) begin
        reservation_station_1_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_1_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_1_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_1_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_1_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_151) begin
        reservation_station_1_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_1_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_1_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_1_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_1_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_106) begin
        reservation_station_1_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_1_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_1_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_1_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_1_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_88) begin
        reservation_station_1_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_1_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_1_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_1_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_1_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_664 | _GEN_449 : _GEN_632 | _GEN_449) begin
        reservation_station_2_decoded_instruction_RDold <= 5'h0;
        reservation_station_2_decoded_instruction_RD <= 7'h0;
        reservation_station_2_decoded_instruction_RS1 <= 7'h0;
        reservation_station_2_decoded_instruction_RS2 <= 7'h0;
        reservation_station_2_decoded_instruction_IMM <= 21'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 2'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_2_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
        reservation_station_2_decoded_instruction_memory_type <= 2'h0;
        reservation_station_2_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_189) begin
        reservation_station_2_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_2_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_2_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_2_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_2_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_152) begin
        reservation_station_2_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_2_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_2_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_2_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_2_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_108) begin
        reservation_station_2_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_2_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_2_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_2_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_2_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_89) begin
        reservation_station_2_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_2_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_2_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_2_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_2_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_665 | _GEN_462 : _GEN_633 | _GEN_462) begin
        reservation_station_3_decoded_instruction_RDold <= 5'h0;
        reservation_station_3_decoded_instruction_RD <= 7'h0;
        reservation_station_3_decoded_instruction_RS1 <= 7'h0;
        reservation_station_3_decoded_instruction_RS2 <= 7'h0;
        reservation_station_3_decoded_instruction_IMM <= 21'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 2'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_3_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
        reservation_station_3_decoded_instruction_memory_type <= 2'h0;
        reservation_station_3_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_200) begin
        reservation_station_3_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_3_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_3_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_3_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_3_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_153) begin
        reservation_station_3_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_3_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_3_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_3_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_3_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_110) begin
        reservation_station_3_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_3_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_3_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_3_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_3_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_90) begin
        reservation_station_3_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_3_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_3_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_3_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_3_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_666 | _GEN_475 : _GEN_634 | _GEN_475) begin
        reservation_station_4_decoded_instruction_RDold <= 5'h0;
        reservation_station_4_decoded_instruction_RD <= 7'h0;
        reservation_station_4_decoded_instruction_RS1 <= 7'h0;
        reservation_station_4_decoded_instruction_RS2 <= 7'h0;
        reservation_station_4_decoded_instruction_IMM <= 21'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 2'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_4_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
        reservation_station_4_decoded_instruction_memory_type <= 2'h0;
        reservation_station_4_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_211) begin
        reservation_station_4_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_4_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_4_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_4_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_4_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_154) begin
        reservation_station_4_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_4_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_4_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_4_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_4_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_112) begin
        reservation_station_4_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_4_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_4_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_4_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_4_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_91) begin
        reservation_station_4_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_4_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_4_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_4_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_4_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_667 | _GEN_488 : _GEN_635 | _GEN_488) begin
        reservation_station_5_decoded_instruction_RDold <= 5'h0;
        reservation_station_5_decoded_instruction_RD <= 7'h0;
        reservation_station_5_decoded_instruction_RS1 <= 7'h0;
        reservation_station_5_decoded_instruction_RS2 <= 7'h0;
        reservation_station_5_decoded_instruction_IMM <= 21'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 2'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_5_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
        reservation_station_5_decoded_instruction_memory_type <= 2'h0;
        reservation_station_5_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_222) begin
        reservation_station_5_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_5_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_5_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_5_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_5_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_155) begin
        reservation_station_5_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_5_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_5_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_5_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_5_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_114) begin
        reservation_station_5_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_5_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_5_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_5_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_5_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_92) begin
        reservation_station_5_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_5_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_5_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_5_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_5_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_668 | _GEN_501 : _GEN_636 | _GEN_501) begin
        reservation_station_6_decoded_instruction_RDold <= 5'h0;
        reservation_station_6_decoded_instruction_RD <= 7'h0;
        reservation_station_6_decoded_instruction_RS1 <= 7'h0;
        reservation_station_6_decoded_instruction_RS2 <= 7'h0;
        reservation_station_6_decoded_instruction_IMM <= 21'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 2'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_6_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
        reservation_station_6_decoded_instruction_memory_type <= 2'h0;
        reservation_station_6_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_233) begin
        reservation_station_6_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_6_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_6_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_6_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_6_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_156) begin
        reservation_station_6_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_6_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_6_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_6_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_6_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_116) begin
        reservation_station_6_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_6_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_6_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_6_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_6_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_93) begin
        reservation_station_6_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_6_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_6_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_6_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_6_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_669 | _GEN_514 : _GEN_637 | _GEN_514) begin
        reservation_station_7_decoded_instruction_RDold <= 5'h0;
        reservation_station_7_decoded_instruction_RD <= 7'h0;
        reservation_station_7_decoded_instruction_RS1 <= 7'h0;
        reservation_station_7_decoded_instruction_RS2 <= 7'h0;
        reservation_station_7_decoded_instruction_IMM <= 21'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 2'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_7_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
        reservation_station_7_decoded_instruction_memory_type <= 2'h0;
        reservation_station_7_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_244) begin
        reservation_station_7_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_7_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_7_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_7_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_7_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_157) begin
        reservation_station_7_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_7_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_7_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_7_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_7_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_118) begin
        reservation_station_7_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_7_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_7_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_7_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_7_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_94) begin
        reservation_station_7_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_7_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_7_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_7_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_7_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_670 | _GEN_527 : _GEN_638 | _GEN_527) begin
        reservation_station_8_decoded_instruction_RDold <= 5'h0;
        reservation_station_8_decoded_instruction_RD <= 7'h0;
        reservation_station_8_decoded_instruction_RS1 <= 7'h0;
        reservation_station_8_decoded_instruction_RS2 <= 7'h0;
        reservation_station_8_decoded_instruction_IMM <= 21'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 2'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_8_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
        reservation_station_8_decoded_instruction_memory_type <= 2'h0;
        reservation_station_8_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_255) begin
        reservation_station_8_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_8_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_8_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_8_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_8_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_158) begin
        reservation_station_8_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_8_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_8_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_8_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_8_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_120) begin
        reservation_station_8_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_8_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_8_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_8_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_8_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_95) begin
        reservation_station_8_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_8_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_8_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_8_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_8_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_671 | _GEN_540 : _GEN_639 | _GEN_540) begin
        reservation_station_9_decoded_instruction_RDold <= 5'h0;
        reservation_station_9_decoded_instruction_RD <= 7'h0;
        reservation_station_9_decoded_instruction_RS1 <= 7'h0;
        reservation_station_9_decoded_instruction_RS2 <= 7'h0;
        reservation_station_9_decoded_instruction_IMM <= 21'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 2'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_9_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
        reservation_station_9_decoded_instruction_memory_type <= 2'h0;
        reservation_station_9_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_266) begin
        reservation_station_9_decoded_instruction_RDold <= io_backend_packet_3_bits_RDold;
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_9_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_9_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_9_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_9_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_159) begin
        reservation_station_9_decoded_instruction_RDold <= io_backend_packet_2_bits_RDold;
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_9_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_9_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_9_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_9_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_122) begin
        reservation_station_9_decoded_instruction_RDold <= io_backend_packet_1_bits_RDold;
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_9_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_9_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_9_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_9_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_96) begin
        reservation_station_9_decoded_instruction_RDold <= io_backend_packet_0_bits_RDold;
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_9_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_9_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_9_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_9_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_672 | _GEN_553 : _GEN_640 | _GEN_553) begin
        reservation_station_10_decoded_instruction_RDold <= 5'h0;
        reservation_station_10_decoded_instruction_RD <= 7'h0;
        reservation_station_10_decoded_instruction_RS1 <= 7'h0;
        reservation_station_10_decoded_instruction_RS2 <= 7'h0;
        reservation_station_10_decoded_instruction_IMM <= 21'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 2'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_10_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
        reservation_station_10_decoded_instruction_memory_type <= 2'h0;
        reservation_station_10_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_277) begin
        reservation_station_10_decoded_instruction_RDold <=
          io_backend_packet_3_bits_RDold;
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_10_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_10_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_10_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_10_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_160) begin
        reservation_station_10_decoded_instruction_RDold <=
          io_backend_packet_2_bits_RDold;
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_10_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_10_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_10_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_10_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_124) begin
        reservation_station_10_decoded_instruction_RDold <=
          io_backend_packet_1_bits_RDold;
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_10_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_10_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_10_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_10_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_97) begin
        reservation_station_10_decoded_instruction_RDold <=
          io_backend_packet_0_bits_RDold;
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_10_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_10_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_10_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_10_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_673 | _GEN_566 : _GEN_641 | _GEN_566) begin
        reservation_station_11_decoded_instruction_RDold <= 5'h0;
        reservation_station_11_decoded_instruction_RD <= 7'h0;
        reservation_station_11_decoded_instruction_RS1 <= 7'h0;
        reservation_station_11_decoded_instruction_RS2 <= 7'h0;
        reservation_station_11_decoded_instruction_IMM <= 21'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 2'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_11_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
        reservation_station_11_decoded_instruction_memory_type <= 2'h0;
        reservation_station_11_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_288) begin
        reservation_station_11_decoded_instruction_RDold <=
          io_backend_packet_3_bits_RDold;
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_11_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_11_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_11_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_11_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_161) begin
        reservation_station_11_decoded_instruction_RDold <=
          io_backend_packet_2_bits_RDold;
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_11_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_11_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_11_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_11_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_126) begin
        reservation_station_11_decoded_instruction_RDold <=
          io_backend_packet_1_bits_RDold;
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_11_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_11_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_11_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_11_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_98) begin
        reservation_station_11_decoded_instruction_RDold <=
          io_backend_packet_0_bits_RDold;
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_11_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_11_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_11_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_11_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_674 | _GEN_579 : _GEN_642 | _GEN_579) begin
        reservation_station_12_decoded_instruction_RDold <= 5'h0;
        reservation_station_12_decoded_instruction_RD <= 7'h0;
        reservation_station_12_decoded_instruction_RS1 <= 7'h0;
        reservation_station_12_decoded_instruction_RS2 <= 7'h0;
        reservation_station_12_decoded_instruction_IMM <= 21'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 2'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_12_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
        reservation_station_12_decoded_instruction_memory_type <= 2'h0;
        reservation_station_12_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_299) begin
        reservation_station_12_decoded_instruction_RDold <=
          io_backend_packet_3_bits_RDold;
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_12_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_12_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_12_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_12_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_162) begin
        reservation_station_12_decoded_instruction_RDold <=
          io_backend_packet_2_bits_RDold;
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_12_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_12_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_12_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_12_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_128) begin
        reservation_station_12_decoded_instruction_RDold <=
          io_backend_packet_1_bits_RDold;
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_12_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_12_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_12_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_12_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_99) begin
        reservation_station_12_decoded_instruction_RDold <=
          io_backend_packet_0_bits_RDold;
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_12_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_12_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_12_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_12_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_675 | _GEN_592 : _GEN_643 | _GEN_592) begin
        reservation_station_13_decoded_instruction_RDold <= 5'h0;
        reservation_station_13_decoded_instruction_RD <= 7'h0;
        reservation_station_13_decoded_instruction_RS1 <= 7'h0;
        reservation_station_13_decoded_instruction_RS2 <= 7'h0;
        reservation_station_13_decoded_instruction_IMM <= 21'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 2'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_13_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
        reservation_station_13_decoded_instruction_memory_type <= 2'h0;
        reservation_station_13_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_310) begin
        reservation_station_13_decoded_instruction_RDold <=
          io_backend_packet_3_bits_RDold;
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_13_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_13_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_13_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_13_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_163) begin
        reservation_station_13_decoded_instruction_RDold <=
          io_backend_packet_2_bits_RDold;
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_13_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_13_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_13_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_13_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_130) begin
        reservation_station_13_decoded_instruction_RDold <=
          io_backend_packet_1_bits_RDold;
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_13_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_13_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_13_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_13_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_100) begin
        reservation_station_13_decoded_instruction_RDold <=
          io_backend_packet_0_bits_RDold;
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_13_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_13_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_13_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_13_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_676 | _GEN_605 : _GEN_644 | _GEN_605) begin
        reservation_station_14_decoded_instruction_RDold <= 5'h0;
        reservation_station_14_decoded_instruction_RD <= 7'h0;
        reservation_station_14_decoded_instruction_RS1 <= 7'h0;
        reservation_station_14_decoded_instruction_RS2 <= 7'h0;
        reservation_station_14_decoded_instruction_IMM <= 21'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 2'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_14_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
        reservation_station_14_decoded_instruction_memory_type <= 2'h0;
        reservation_station_14_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_321) begin
        reservation_station_14_decoded_instruction_RDold <=
          io_backend_packet_3_bits_RDold;
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_14_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_14_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_14_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_14_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_164) begin
        reservation_station_14_decoded_instruction_RDold <=
          io_backend_packet_2_bits_RDold;
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_14_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_14_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_14_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_14_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_132) begin
        reservation_station_14_decoded_instruction_RDold <=
          io_backend_packet_1_bits_RDold;
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_14_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_14_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_14_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_14_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_101) begin
        reservation_station_14_decoded_instruction_RDold <=
          io_backend_packet_0_bits_RDold;
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_14_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_14_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_14_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_14_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
      if (_GEN_646 ? _GEN_677 | _GEN_618 : _GEN_645 | _GEN_618) begin
        reservation_station_15_decoded_instruction_RDold <= 5'h0;
        reservation_station_15_decoded_instruction_RD <= 7'h0;
        reservation_station_15_decoded_instruction_RS1 <= 7'h0;
        reservation_station_15_decoded_instruction_RS2 <= 7'h0;
        reservation_station_15_decoded_instruction_IMM <= 21'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 2'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_15_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
        reservation_station_15_decoded_instruction_memory_type <= 2'h0;
        reservation_station_15_decoded_instruction_access_width <= 2'h0;
      end
      else if (_GEN_331) begin
        reservation_station_15_decoded_instruction_RDold <=
          io_backend_packet_3_bits_RDold;
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_15_decoded_instruction_MOB_index <=
          io_backend_packet_3_bits_MOB_index;
        reservation_station_15_decoded_instruction_FTQ_index <=
          io_backend_packet_3_bits_FTQ_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
        reservation_station_15_decoded_instruction_memory_type <=
          io_backend_packet_3_bits_memory_type;
        reservation_station_15_decoded_instruction_access_width <=
          io_backend_packet_3_bits_access_width;
      end
      else if (_GEN_165) begin
        reservation_station_15_decoded_instruction_RDold <=
          io_backend_packet_2_bits_RDold;
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_15_decoded_instruction_MOB_index <=
          io_backend_packet_2_bits_MOB_index;
        reservation_station_15_decoded_instruction_FTQ_index <=
          io_backend_packet_2_bits_FTQ_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
        reservation_station_15_decoded_instruction_memory_type <=
          io_backend_packet_2_bits_memory_type;
        reservation_station_15_decoded_instruction_access_width <=
          io_backend_packet_2_bits_access_width;
      end
      else if (_GEN_133) begin
        reservation_station_15_decoded_instruction_RDold <=
          io_backend_packet_1_bits_RDold;
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_15_decoded_instruction_MOB_index <=
          io_backend_packet_1_bits_MOB_index;
        reservation_station_15_decoded_instruction_FTQ_index <=
          io_backend_packet_1_bits_FTQ_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
        reservation_station_15_decoded_instruction_memory_type <=
          io_backend_packet_1_bits_memory_type;
        reservation_station_15_decoded_instruction_access_width <=
          io_backend_packet_1_bits_access_width;
      end
      else if (_GEN_102) begin
        reservation_station_15_decoded_instruction_RDold <=
          io_backend_packet_0_bits_RDold;
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_15_decoded_instruction_MOB_index <=
          io_backend_packet_0_bits_MOB_index;
        reservation_station_15_decoded_instruction_FTQ_index <=
          io_backend_packet_0_bits_FTQ_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
        reservation_station_15_decoded_instruction_memory_type <=
          io_backend_packet_0_bits_memory_type;
        reservation_station_15_decoded_instruction_access_width <=
          io_backend_packet_0_bits_access_width;
      end
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_1_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_2_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_3_ready = |(availalbe_RS_entries[4:2]);
  assign io_RF_inputs_0_valid = port0_valid & _GEN_60[port0_RS_index];
  assign io_RF_inputs_0_bits_ready_bits_RS1_ready = port0_valid & _GEN_61[port0_RS_index];
  assign io_RF_inputs_0_bits_ready_bits_RS2_ready = port0_valid & _GEN_62[port0_RS_index];
  assign io_RF_inputs_0_bits_RDold = port0_valid ? _GEN_63[port0_RS_index] : 5'h0;
  assign io_RF_inputs_0_bits_RD = port0_valid ? _GEN_64[port0_RS_index] : 7'h0;
  assign io_RF_inputs_0_bits_RD_valid = port0_valid & _GEN_65[port0_RS_index];
  assign io_RF_inputs_0_bits_RS1 = port0_valid ? _GEN_66[port0_RS_index] : 7'h0;
  assign io_RF_inputs_0_bits_RS1_valid = port0_valid & _GEN_67[port0_RS_index];
  assign io_RF_inputs_0_bits_RS2 = port0_valid ? _GEN_68[port0_RS_index] : 7'h0;
  assign io_RF_inputs_0_bits_RS2_valid = port0_valid & _GEN_69[port0_RS_index];
  assign io_RF_inputs_0_bits_IMM = port0_valid ? _GEN_70[port0_RS_index] : 21'h0;
  assign io_RF_inputs_0_bits_FUNCT3 = port0_valid ? _GEN_71[port0_RS_index] : 3'h0;
  assign io_RF_inputs_0_bits_packet_index = port0_valid ? _GEN_72[port0_RS_index] : 2'h0;
  assign io_RF_inputs_0_bits_ROB_index = port0_valid ? _GEN_73[port0_RS_index] : 6'h0;
  assign io_RF_inputs_0_bits_MOB_index = port0_valid ? _GEN_74[port0_RS_index] : 4'h0;
  assign io_RF_inputs_0_bits_FTQ_index = port0_valid ? _GEN_75[port0_RS_index] : 4'h0;
  assign io_RF_inputs_0_bits_instructionType =
    port0_valid ? _GEN_76[port0_RS_index] : 5'h0;
  assign io_RF_inputs_0_bits_portID = port0_valid ? _GEN_77[port0_RS_index] : 2'h0;
  assign io_RF_inputs_0_bits_RS_type = port0_valid ? _GEN_78[port0_RS_index] : 2'h0;
  assign io_RF_inputs_0_bits_needs_ALU = port0_valid & _GEN_79[port0_RS_index];
  assign io_RF_inputs_0_bits_needs_branch_unit = port0_valid & _GEN_80[port0_RS_index];
  assign io_RF_inputs_0_bits_needs_CSRs = port0_valid & _GEN_81[port0_RS_index];
  assign io_RF_inputs_0_bits_SUBTRACT = port0_valid & _GEN_82[port0_RS_index];
  assign io_RF_inputs_0_bits_MULTIPLY = port0_valid & _GEN_83[port0_RS_index];
  assign io_RF_inputs_0_bits_IS_IMM = port0_valid & _GEN_84[port0_RS_index];
  assign io_RF_inputs_0_bits_memory_type = port0_valid ? _GEN_85[port0_RS_index] : 2'h0;
  assign io_RF_inputs_0_bits_access_width = port0_valid ? _GEN_86[port0_RS_index] : 2'h0;
  assign io_RF_inputs_1_valid = port1_valid & _GEN_60[port1_RS_index];
  assign io_RF_inputs_1_bits_ready_bits_RS1_ready = port1_valid & _GEN_61[port1_RS_index];
  assign io_RF_inputs_1_bits_ready_bits_RS2_ready = port1_valid & _GEN_62[port1_RS_index];
  assign io_RF_inputs_1_bits_RDold = port1_valid ? _GEN_63[port1_RS_index] : 5'h0;
  assign io_RF_inputs_1_bits_RD = port1_valid ? _GEN_64[port1_RS_index] : 7'h0;
  assign io_RF_inputs_1_bits_RD_valid = port1_valid & _GEN_65[port1_RS_index];
  assign io_RF_inputs_1_bits_RS1 = port1_valid ? _GEN_66[port1_RS_index] : 7'h0;
  assign io_RF_inputs_1_bits_RS1_valid = port1_valid & _GEN_67[port1_RS_index];
  assign io_RF_inputs_1_bits_RS2 = port1_valid ? _GEN_68[port1_RS_index] : 7'h0;
  assign io_RF_inputs_1_bits_RS2_valid = port1_valid & _GEN_69[port1_RS_index];
  assign io_RF_inputs_1_bits_IMM = port1_valid ? _GEN_70[port1_RS_index] : 21'h0;
  assign io_RF_inputs_1_bits_FUNCT3 = port1_valid ? _GEN_71[port1_RS_index] : 3'h0;
  assign io_RF_inputs_1_bits_packet_index = port1_valid ? _GEN_72[port1_RS_index] : 2'h0;
  assign io_RF_inputs_1_bits_ROB_index = port1_valid ? _GEN_73[port1_RS_index] : 6'h0;
  assign io_RF_inputs_1_bits_MOB_index = port1_valid ? _GEN_74[port1_RS_index] : 4'h0;
  assign io_RF_inputs_1_bits_FTQ_index = port1_valid ? _GEN_75[port1_RS_index] : 4'h0;
  assign io_RF_inputs_1_bits_instructionType =
    port1_valid ? _GEN_76[port1_RS_index] : 5'h0;
  assign io_RF_inputs_1_bits_portID = port1_valid ? _GEN_77[port1_RS_index] : 2'h0;
  assign io_RF_inputs_1_bits_RS_type = port1_valid ? _GEN_78[port1_RS_index] : 2'h0;
  assign io_RF_inputs_1_bits_needs_ALU = port1_valid & _GEN_79[port1_RS_index];
  assign io_RF_inputs_1_bits_needs_branch_unit = port1_valid & _GEN_80[port1_RS_index];
  assign io_RF_inputs_1_bits_needs_CSRs = port1_valid & _GEN_81[port1_RS_index];
  assign io_RF_inputs_1_bits_SUBTRACT = port1_valid & _GEN_82[port1_RS_index];
  assign io_RF_inputs_1_bits_MULTIPLY = port1_valid & _GEN_83[port1_RS_index];
  assign io_RF_inputs_1_bits_IS_IMM = port1_valid & _GEN_84[port1_RS_index];
  assign io_RF_inputs_1_bits_memory_type = port1_valid ? _GEN_85[port1_RS_index] : 2'h0;
  assign io_RF_inputs_1_bits_access_width = port1_valid ? _GEN_86[port1_RS_index] : 2'h0;
  assign io_RF_inputs_2_valid = port2_valid & _GEN_60[port2_RS_index];
  assign io_RF_inputs_2_bits_ready_bits_RS1_ready = port2_valid & _GEN_61[port2_RS_index];
  assign io_RF_inputs_2_bits_ready_bits_RS2_ready = port2_valid & _GEN_62[port2_RS_index];
  assign io_RF_inputs_2_bits_RDold = port2_valid ? _GEN_63[port2_RS_index] : 5'h0;
  assign io_RF_inputs_2_bits_RD = port2_valid ? _GEN_64[port2_RS_index] : 7'h0;
  assign io_RF_inputs_2_bits_RD_valid = port2_valid & _GEN_65[port2_RS_index];
  assign io_RF_inputs_2_bits_RS1 = port2_valid ? _GEN_66[port2_RS_index] : 7'h0;
  assign io_RF_inputs_2_bits_RS1_valid = port2_valid & _GEN_67[port2_RS_index];
  assign io_RF_inputs_2_bits_RS2 = port2_valid ? _GEN_68[port2_RS_index] : 7'h0;
  assign io_RF_inputs_2_bits_RS2_valid = port2_valid & _GEN_69[port2_RS_index];
  assign io_RF_inputs_2_bits_IMM = port2_valid ? _GEN_70[port2_RS_index] : 21'h0;
  assign io_RF_inputs_2_bits_FUNCT3 = port2_valid ? _GEN_71[port2_RS_index] : 3'h0;
  assign io_RF_inputs_2_bits_packet_index = port2_valid ? _GEN_72[port2_RS_index] : 2'h0;
  assign io_RF_inputs_2_bits_ROB_index = port2_valid ? _GEN_73[port2_RS_index] : 6'h0;
  assign io_RF_inputs_2_bits_MOB_index = port2_valid ? _GEN_74[port2_RS_index] : 4'h0;
  assign io_RF_inputs_2_bits_FTQ_index = port2_valid ? _GEN_75[port2_RS_index] : 4'h0;
  assign io_RF_inputs_2_bits_instructionType =
    port2_valid ? _GEN_76[port2_RS_index] : 5'h0;
  assign io_RF_inputs_2_bits_portID = port2_valid ? _GEN_77[port2_RS_index] : 2'h0;
  assign io_RF_inputs_2_bits_RS_type = port2_valid ? _GEN_78[port2_RS_index] : 2'h0;
  assign io_RF_inputs_2_bits_needs_ALU = port2_valid & _GEN_79[port2_RS_index];
  assign io_RF_inputs_2_bits_needs_branch_unit = port2_valid & _GEN_80[port2_RS_index];
  assign io_RF_inputs_2_bits_needs_CSRs = port2_valid & _GEN_81[port2_RS_index];
  assign io_RF_inputs_2_bits_SUBTRACT = port2_valid & _GEN_82[port2_RS_index];
  assign io_RF_inputs_2_bits_MULTIPLY = port2_valid & _GEN_83[port2_RS_index];
  assign io_RF_inputs_2_bits_IS_IMM = port2_valid & _GEN_84[port2_RS_index];
  assign io_RF_inputs_2_bits_memory_type = port2_valid ? _GEN_85[port2_RS_index] : 2'h0;
  assign io_RF_inputs_2_bits_access_width = port2_valid ? _GEN_86[port2_RS_index] : 2'h0;
endmodule

module MEMRS(
  input         clock,
                reset,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_0_bits_RDold,
  input  [6:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [6:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [6:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [20:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [1:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [3:0]  io_backend_packet_0_bits_MOB_index,
                io_backend_packet_0_bits_FTQ_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IS_IMM,
  input  [1:0]  io_backend_packet_0_bits_memory_type,
                io_backend_packet_0_bits_access_width,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_1_bits_RDold,
  input  [6:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [6:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [6:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [20:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [1:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [3:0]  io_backend_packet_1_bits_MOB_index,
                io_backend_packet_1_bits_FTQ_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IS_IMM,
  input  [1:0]  io_backend_packet_1_bits_memory_type,
                io_backend_packet_1_bits_access_width,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_2_bits_RDold,
  input  [6:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [6:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [6:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [20:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [1:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [3:0]  io_backend_packet_2_bits_MOB_index,
                io_backend_packet_2_bits_FTQ_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IS_IMM,
  input  [1:0]  io_backend_packet_2_bits_memory_type,
                io_backend_packet_2_bits_access_width,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_3_bits_RDold,
  input  [6:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [6:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [6:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [20:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [1:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [3:0]  io_backend_packet_3_bits_MOB_index,
                io_backend_packet_3_bits_FTQ_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IS_IMM,
  input  [1:0]  io_backend_packet_3_bits_memory_type,
                io_backend_packet_3_bits_access_width,
  input  [31:0] io_fetch_PC,
  input         io_reserved_pointers_0_valid,
  input  [3:0]  io_reserved_pointers_0_bits,
  input         io_reserved_pointers_1_valid,
  input  [3:0]  io_reserved_pointers_1_bits,
  input         io_reserved_pointers_2_valid,
  input  [3:0]  io_reserved_pointers_2_bits,
  input         io_reserved_pointers_3_valid,
  input  [3:0]  io_reserved_pointers_3_bits,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
                io_commit_valid,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  output        io_RF_inputs_3_valid,
  output [6:0]  io_RF_inputs_3_bits_RD,
                io_RF_inputs_3_bits_RS1,
                io_RF_inputs_3_bits_RS2,
  output [20:0] io_RF_inputs_3_bits_IMM,
  output [2:0]  io_RF_inputs_3_bits_FUNCT3,
  output [3:0]  io_RF_inputs_3_bits_MOB_index,
  output [1:0]  io_RF_inputs_3_bits_memory_type,
                io_RF_inputs_3_bits_access_width
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_0_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_0_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_0_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_0_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_0_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_0_fetch_PC;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_1_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_1_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_1_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_1_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_1_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_1_fetch_PC;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_2_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_2_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_2_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_2_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_2_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_2_fetch_PC;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_3_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_3_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_3_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_3_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_3_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_3_fetch_PC;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_4_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_4_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_4_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_4_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_4_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_4_fetch_PC;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_5_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_5_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_5_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_5_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_5_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_5_fetch_PC;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_6_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_6_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_6_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_6_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_6_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_6_fetch_PC;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_7_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_7_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_7_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_7_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_7_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_7_fetch_PC;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_8_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_8_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_8_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_8_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_8_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_8_fetch_PC;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_9_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_9_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_9_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_9_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_9_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_9_fetch_PC;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_10_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_10_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_10_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_10_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_10_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_10_fetch_PC;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_11_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_11_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_11_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_11_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_11_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_11_fetch_PC;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_12_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_12_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_12_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_12_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_12_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_12_fetch_PC;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_13_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_13_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_13_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_13_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_13_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_13_fetch_PC;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_14_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_14_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_14_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_14_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_14_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_14_fetch_PC;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [4:0]        reservation_station_15_decoded_instruction_RDold;
  reg  [6:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [3:0]        reservation_station_15_decoded_instruction_MOB_index;
  reg  [3:0]        reservation_station_15_decoded_instruction_FTQ_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IS_IMM;
  reg  [1:0]        reservation_station_15_decoded_instruction_memory_type;
  reg  [1:0]        reservation_station_15_decoded_instruction_access_width;
  reg  [31:0]       reservation_station_15_fetch_PC;
  reg               reservation_station_15_valid;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [15:0]       _GEN =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire [15:0]       _GEN_0 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire [15:0][6:0]  _GEN_1 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0][6:0]  _GEN_2 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0]       _GEN_3 =
    {{reservation_station_15_decoded_instruction_RS1_valid},
     {reservation_station_14_decoded_instruction_RS1_valid},
     {reservation_station_13_decoded_instruction_RS1_valid},
     {reservation_station_12_decoded_instruction_RS1_valid},
     {reservation_station_11_decoded_instruction_RS1_valid},
     {reservation_station_10_decoded_instruction_RS1_valid},
     {reservation_station_9_decoded_instruction_RS1_valid},
     {reservation_station_8_decoded_instruction_RS1_valid},
     {reservation_station_7_decoded_instruction_RS1_valid},
     {reservation_station_6_decoded_instruction_RS1_valid},
     {reservation_station_5_decoded_instruction_RS1_valid},
     {reservation_station_4_decoded_instruction_RS1_valid},
     {reservation_station_3_decoded_instruction_RS1_valid},
     {reservation_station_2_decoded_instruction_RS1_valid},
     {reservation_station_1_decoded_instruction_RS1_valid},
     {reservation_station_0_decoded_instruction_RS1_valid}};
  wire [15:0][6:0]  _GEN_4 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0]       _GEN_5 =
    {{reservation_station_15_decoded_instruction_RS2_valid},
     {reservation_station_14_decoded_instruction_RS2_valid},
     {reservation_station_13_decoded_instruction_RS2_valid},
     {reservation_station_12_decoded_instruction_RS2_valid},
     {reservation_station_11_decoded_instruction_RS2_valid},
     {reservation_station_10_decoded_instruction_RS2_valid},
     {reservation_station_9_decoded_instruction_RS2_valid},
     {reservation_station_8_decoded_instruction_RS2_valid},
     {reservation_station_7_decoded_instruction_RS2_valid},
     {reservation_station_6_decoded_instruction_RS2_valid},
     {reservation_station_5_decoded_instruction_RS2_valid},
     {reservation_station_4_decoded_instruction_RS2_valid},
     {reservation_station_3_decoded_instruction_RS2_valid},
     {reservation_station_2_decoded_instruction_RS2_valid},
     {reservation_station_1_decoded_instruction_RS2_valid},
     {reservation_station_0_decoded_instruction_RS2_valid}};
  wire [15:0][20:0] _GEN_6 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_7 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][3:0]  _GEN_8 =
    {{reservation_station_15_decoded_instruction_MOB_index},
     {reservation_station_14_decoded_instruction_MOB_index},
     {reservation_station_13_decoded_instruction_MOB_index},
     {reservation_station_12_decoded_instruction_MOB_index},
     {reservation_station_11_decoded_instruction_MOB_index},
     {reservation_station_10_decoded_instruction_MOB_index},
     {reservation_station_9_decoded_instruction_MOB_index},
     {reservation_station_8_decoded_instruction_MOB_index},
     {reservation_station_7_decoded_instruction_MOB_index},
     {reservation_station_6_decoded_instruction_MOB_index},
     {reservation_station_5_decoded_instruction_MOB_index},
     {reservation_station_4_decoded_instruction_MOB_index},
     {reservation_station_3_decoded_instruction_MOB_index},
     {reservation_station_2_decoded_instruction_MOB_index},
     {reservation_station_1_decoded_instruction_MOB_index},
     {reservation_station_0_decoded_instruction_MOB_index}};
  wire [15:0][1:0]  _GEN_9 =
    {{reservation_station_15_decoded_instruction_memory_type},
     {reservation_station_14_decoded_instruction_memory_type},
     {reservation_station_13_decoded_instruction_memory_type},
     {reservation_station_12_decoded_instruction_memory_type},
     {reservation_station_11_decoded_instruction_memory_type},
     {reservation_station_10_decoded_instruction_memory_type},
     {reservation_station_9_decoded_instruction_memory_type},
     {reservation_station_8_decoded_instruction_memory_type},
     {reservation_station_7_decoded_instruction_memory_type},
     {reservation_station_6_decoded_instruction_memory_type},
     {reservation_station_5_decoded_instruction_memory_type},
     {reservation_station_4_decoded_instruction_memory_type},
     {reservation_station_3_decoded_instruction_memory_type},
     {reservation_station_2_decoded_instruction_memory_type},
     {reservation_station_1_decoded_instruction_memory_type},
     {reservation_station_0_decoded_instruction_memory_type}};
  wire [15:0][1:0]  _GEN_10 =
    {{reservation_station_15_decoded_instruction_access_width},
     {reservation_station_14_decoded_instruction_access_width},
     {reservation_station_13_decoded_instruction_access_width},
     {reservation_station_12_decoded_instruction_access_width},
     {reservation_station_11_decoded_instruction_access_width},
     {reservation_station_10_decoded_instruction_access_width},
     {reservation_station_9_decoded_instruction_access_width},
     {reservation_station_8_decoded_instruction_access_width},
     {reservation_station_7_decoded_instruction_access_width},
     {reservation_station_6_decoded_instruction_access_width},
     {reservation_station_5_decoded_instruction_access_width},
     {reservation_station_4_decoded_instruction_access_width},
     {reservation_station_3_decoded_instruction_access_width},
     {reservation_station_2_decoded_instruction_access_width},
     {reservation_station_1_decoded_instruction_access_width},
     {reservation_station_0_decoded_instruction_access_width}};
  wire [15:0]       _GEN_11 =
    {{reservation_station_15_valid},
     {reservation_station_14_valid},
     {reservation_station_13_valid},
     {reservation_station_12_valid},
     {reservation_station_11_valid},
     {reservation_station_10_valid},
     {reservation_station_9_valid},
     {reservation_station_8_valid},
     {reservation_station_7_valid},
     {reservation_station_6_valid},
     {reservation_station_5_valid},
     {reservation_station_4_valid},
     {reservation_station_3_valid},
     {reservation_station_2_valid},
     {reservation_station_1_valid},
     {reservation_station_0_valid}};
  wire              good_to_go =
    _GEN_11[front_index] & (_GEN[front_index] | ~_GEN_3[front_index])
    & (_GEN_0[front_index] | ~_GEN_5[front_index]);
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RDold <= 5'h0;
      reservation_station_0_decoded_instruction_RD <= 7'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 7'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 7'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 21'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 2'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_0_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_0_decoded_instruction_memory_type <= 2'h0;
      reservation_station_0_decoded_instruction_access_width <= 2'h0;
      reservation_station_0_fetch_PC <= 32'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RDold <= 5'h0;
      reservation_station_1_decoded_instruction_RD <= 7'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 7'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 7'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 21'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 2'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_1_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_1_decoded_instruction_memory_type <= 2'h0;
      reservation_station_1_decoded_instruction_access_width <= 2'h0;
      reservation_station_1_fetch_PC <= 32'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RDold <= 5'h0;
      reservation_station_2_decoded_instruction_RD <= 7'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 7'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 7'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 21'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 2'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_2_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_2_decoded_instruction_memory_type <= 2'h0;
      reservation_station_2_decoded_instruction_access_width <= 2'h0;
      reservation_station_2_fetch_PC <= 32'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RDold <= 5'h0;
      reservation_station_3_decoded_instruction_RD <= 7'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 7'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 7'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 21'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 2'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_3_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_3_decoded_instruction_memory_type <= 2'h0;
      reservation_station_3_decoded_instruction_access_width <= 2'h0;
      reservation_station_3_fetch_PC <= 32'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RDold <= 5'h0;
      reservation_station_4_decoded_instruction_RD <= 7'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 7'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 7'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 21'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 2'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_4_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_4_decoded_instruction_memory_type <= 2'h0;
      reservation_station_4_decoded_instruction_access_width <= 2'h0;
      reservation_station_4_fetch_PC <= 32'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RDold <= 5'h0;
      reservation_station_5_decoded_instruction_RD <= 7'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 7'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 7'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 21'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 2'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_5_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_5_decoded_instruction_memory_type <= 2'h0;
      reservation_station_5_decoded_instruction_access_width <= 2'h0;
      reservation_station_5_fetch_PC <= 32'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RDold <= 5'h0;
      reservation_station_6_decoded_instruction_RD <= 7'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 7'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 7'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 21'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 2'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_6_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_6_decoded_instruction_memory_type <= 2'h0;
      reservation_station_6_decoded_instruction_access_width <= 2'h0;
      reservation_station_6_fetch_PC <= 32'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RDold <= 5'h0;
      reservation_station_7_decoded_instruction_RD <= 7'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 7'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 7'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 21'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 2'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_7_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_7_decoded_instruction_memory_type <= 2'h0;
      reservation_station_7_decoded_instruction_access_width <= 2'h0;
      reservation_station_7_fetch_PC <= 32'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RDold <= 5'h0;
      reservation_station_8_decoded_instruction_RD <= 7'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 7'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 7'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 21'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 2'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_8_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_8_decoded_instruction_memory_type <= 2'h0;
      reservation_station_8_decoded_instruction_access_width <= 2'h0;
      reservation_station_8_fetch_PC <= 32'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RDold <= 5'h0;
      reservation_station_9_decoded_instruction_RD <= 7'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 7'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 7'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 21'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 2'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_9_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_9_decoded_instruction_memory_type <= 2'h0;
      reservation_station_9_decoded_instruction_access_width <= 2'h0;
      reservation_station_9_fetch_PC <= 32'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RDold <= 5'h0;
      reservation_station_10_decoded_instruction_RD <= 7'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 7'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 7'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 21'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 2'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_10_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_10_decoded_instruction_memory_type <= 2'h0;
      reservation_station_10_decoded_instruction_access_width <= 2'h0;
      reservation_station_10_fetch_PC <= 32'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RDold <= 5'h0;
      reservation_station_11_decoded_instruction_RD <= 7'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 7'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 7'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 21'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 2'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_11_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_11_decoded_instruction_memory_type <= 2'h0;
      reservation_station_11_decoded_instruction_access_width <= 2'h0;
      reservation_station_11_fetch_PC <= 32'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RDold <= 5'h0;
      reservation_station_12_decoded_instruction_RD <= 7'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 7'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 7'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 21'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 2'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_12_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_12_decoded_instruction_memory_type <= 2'h0;
      reservation_station_12_decoded_instruction_access_width <= 2'h0;
      reservation_station_12_fetch_PC <= 32'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RDold <= 5'h0;
      reservation_station_13_decoded_instruction_RD <= 7'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 7'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 7'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 21'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 2'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_13_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_13_decoded_instruction_memory_type <= 2'h0;
      reservation_station_13_decoded_instruction_access_width <= 2'h0;
      reservation_station_13_fetch_PC <= 32'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RDold <= 5'h0;
      reservation_station_14_decoded_instruction_RD <= 7'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 7'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 7'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 21'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 2'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_14_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_14_decoded_instruction_memory_type <= 2'h0;
      reservation_station_14_decoded_instruction_access_width <= 2'h0;
      reservation_station_14_fetch_PC <= 32'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RDold <= 5'h0;
      reservation_station_15_decoded_instruction_RD <= 7'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 7'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 7'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 21'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 2'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_MOB_index <= 4'h0;
      reservation_station_15_decoded_instruction_FTQ_index <= 4'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_15_decoded_instruction_memory_type <= 2'h0;
      reservation_station_15_decoded_instruction_access_width <= 2'h0;
      reservation_station_15_fetch_PC <= 32'h0;
      reservation_station_15_valid <= 1'h0;
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic       written_vec_0;
      automatic logic       written_vec_1;
      automatic logic       written_vec_2;
      automatic logic       written_vec_3;
      automatic logic [1:0] _GEN_12;
      automatic logic [3:0] _GEN_13;
      automatic logic       _GEN_14;
      automatic logic       _GEN_15;
      automatic logic       _GEN_16;
      automatic logic       _GEN_17;
      automatic logic       _GEN_18;
      automatic logic       _GEN_19;
      automatic logic       _GEN_20;
      automatic logic       _GEN_21;
      automatic logic       _GEN_22;
      automatic logic       _GEN_23;
      automatic logic       _GEN_24;
      automatic logic       _GEN_25;
      automatic logic       _GEN_26;
      automatic logic       _GEN_27;
      automatic logic       _GEN_28;
      automatic logic       _GEN_29;
      automatic logic       _GEN_30;
      automatic logic       _GEN_31;
      automatic logic       _GEN_32;
      automatic logic       _GEN_33;
      automatic logic       _GEN_34;
      automatic logic       _GEN_35;
      automatic logic       _GEN_36;
      automatic logic       _GEN_37;
      automatic logic       _GEN_38;
      automatic logic       _GEN_39;
      automatic logic       _GEN_40;
      automatic logic       _GEN_41;
      automatic logic       _GEN_42;
      automatic logic       _GEN_43;
      automatic logic       _GEN_44;
      automatic logic [1:0] _GEN_45;
      automatic logic [3:0] _GEN_46;
      automatic logic       _GEN_47;
      automatic logic       _GEN_48;
      automatic logic       _GEN_49;
      automatic logic       _GEN_50;
      automatic logic       _GEN_51;
      automatic logic       _GEN_52;
      automatic logic       _GEN_53;
      automatic logic       _GEN_54;
      automatic logic       _GEN_55;
      automatic logic       _GEN_56;
      automatic logic       _GEN_57;
      automatic logic       _GEN_58;
      automatic logic       _GEN_59;
      automatic logic       _GEN_60;
      automatic logic       _GEN_61;
      automatic logic       _GEN_62;
      automatic logic       _GEN_63;
      automatic logic       _GEN_64;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68;
      automatic logic       _GEN_69;
      automatic logic       _GEN_70;
      automatic logic       _GEN_71;
      automatic logic       _GEN_72;
      automatic logic       _GEN_73;
      automatic logic       _GEN_74;
      automatic logic       _GEN_75;
      automatic logic       _GEN_76;
      automatic logic       _GEN_77;
      automatic logic       _GEN_78;
      automatic logic       _GEN_79;
      automatic logic       _GEN_80;
      automatic logic       _GEN_81;
      automatic logic       _GEN_82;
      automatic logic       _GEN_83;
      automatic logic       _GEN_84;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic       _GEN_91;
      automatic logic       _GEN_92;
      automatic logic       _GEN_93;
      automatic logic [1:0] _GEN_94;
      automatic logic [3:0] _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic [1:0] _GEN_127;
      automatic logic [3:0] _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176 =
        io_commit_valid & (io_commit_bits_is_misprediction | io_commit_bits_exception);
      automatic logic       _GEN_177 = _GEN_176 | good_to_go & front_index == 4'h0;
      automatic logic       _GEN_178 = _GEN_176 | good_to_go & front_index == 4'h1;
      automatic logic       _GEN_179 = _GEN_176 | good_to_go & front_index == 4'h2;
      automatic logic       _GEN_180 = _GEN_176 | good_to_go & front_index == 4'h3;
      automatic logic       _GEN_181 = _GEN_176 | good_to_go & front_index == 4'h4;
      automatic logic       _GEN_182 = _GEN_176 | good_to_go & front_index == 4'h5;
      automatic logic       _GEN_183 = _GEN_176 | good_to_go & front_index == 4'h6;
      automatic logic       _GEN_184 = _GEN_176 | good_to_go & front_index == 4'h7;
      automatic logic       _GEN_185 = _GEN_176 | good_to_go & front_index == 4'h8;
      automatic logic       _GEN_186 = _GEN_176 | good_to_go & front_index == 4'h9;
      automatic logic       _GEN_187 = _GEN_176 | good_to_go & front_index == 4'hA;
      automatic logic       _GEN_188 = _GEN_176 | good_to_go & front_index == 4'hB;
      automatic logic       _GEN_189 = _GEN_176 | good_to_go & front_index == 4'hC;
      automatic logic       _GEN_190 = _GEN_176 | good_to_go & front_index == 4'hD;
      automatic logic       _GEN_191 = _GEN_176 | good_to_go & front_index == 4'hE;
      automatic logic       _GEN_192 = _GEN_176 | good_to_go & (&front_index);
      written_vec_0 =
        io_backend_packet_0_valid & io_reserved_pointers_0_valid
        & (|(availalbe_RS_entries[4:2]));
      written_vec_1 =
        io_backend_packet_1_valid & io_reserved_pointers_1_valid
        & (|(availalbe_RS_entries[4:2]));
      written_vec_2 =
        io_backend_packet_2_valid & io_reserved_pointers_2_valid
        & (|(availalbe_RS_entries[4:2]));
      written_vec_3 =
        io_backend_packet_3_valid & io_reserved_pointers_3_valid
        & (|(availalbe_RS_entries[4:2]));
      _GEN_12 = {1'h0, written_vec_0};
      _GEN_13 = back_index + {3'h0, written_vec_0 - 1'h1};
      _GEN_14 = _GEN_13 == 4'h0;
      _GEN_15 = written_vec_0 & _GEN_14;
      _GEN_16 = _GEN_13 == 4'h1;
      _GEN_17 = written_vec_0 & _GEN_16;
      _GEN_18 = _GEN_13 == 4'h2;
      _GEN_19 = written_vec_0 & _GEN_18;
      _GEN_20 = _GEN_13 == 4'h3;
      _GEN_21 = written_vec_0 & _GEN_20;
      _GEN_22 = _GEN_13 == 4'h4;
      _GEN_23 = written_vec_0 & _GEN_22;
      _GEN_24 = _GEN_13 == 4'h5;
      _GEN_25 = written_vec_0 & _GEN_24;
      _GEN_26 = _GEN_13 == 4'h6;
      _GEN_27 = written_vec_0 & _GEN_26;
      _GEN_28 = _GEN_13 == 4'h7;
      _GEN_29 = written_vec_0 & _GEN_28;
      _GEN_30 = _GEN_13 == 4'h8;
      _GEN_31 = written_vec_0 & _GEN_30;
      _GEN_32 = _GEN_13 == 4'h9;
      _GEN_33 = written_vec_0 & _GEN_32;
      _GEN_34 = _GEN_13 == 4'hA;
      _GEN_35 = written_vec_0 & _GEN_34;
      _GEN_36 = _GEN_13 == 4'hB;
      _GEN_37 = written_vec_0 & _GEN_36;
      _GEN_38 = _GEN_13 == 4'hC;
      _GEN_39 = written_vec_0 & _GEN_38;
      _GEN_40 = _GEN_13 == 4'hD;
      _GEN_41 = written_vec_0 & _GEN_40;
      _GEN_42 = _GEN_13 == 4'hE;
      _GEN_43 = written_vec_0 & _GEN_42;
      _GEN_44 = written_vec_0 & (&_GEN_13);
      _GEN_45 = {1'h0, written_vec_1};
      _GEN_46 = back_index + {2'h0, _GEN_12 + _GEN_45 - 2'h1};
      _GEN_47 = _GEN_46 == 4'h0;
      _GEN_48 = written_vec_1 & _GEN_47;
      _GEN_49 = _GEN_46 == 4'h1;
      _GEN_50 = written_vec_1 & _GEN_49;
      _GEN_51 = _GEN_46 == 4'h2;
      _GEN_52 = written_vec_1 & _GEN_51;
      _GEN_53 = _GEN_46 == 4'h3;
      _GEN_54 = written_vec_1 & _GEN_53;
      _GEN_55 = _GEN_46 == 4'h4;
      _GEN_56 = written_vec_1 & _GEN_55;
      _GEN_57 = _GEN_46 == 4'h5;
      _GEN_58 = written_vec_1 & _GEN_57;
      _GEN_59 = _GEN_46 == 4'h6;
      _GEN_60 = written_vec_1 & _GEN_59;
      _GEN_61 = _GEN_46 == 4'h7;
      _GEN_62 = written_vec_1 & _GEN_61;
      _GEN_63 = _GEN_46 == 4'h8;
      _GEN_64 = written_vec_1 & _GEN_63;
      _GEN_65 = _GEN_46 == 4'h9;
      _GEN_66 = written_vec_1 & _GEN_65;
      _GEN_67 = _GEN_46 == 4'hA;
      _GEN_68 = written_vec_1 & _GEN_67;
      _GEN_69 = _GEN_46 == 4'hB;
      _GEN_70 = written_vec_1 & _GEN_69;
      _GEN_71 = _GEN_46 == 4'hC;
      _GEN_72 = written_vec_1 & _GEN_71;
      _GEN_73 = _GEN_46 == 4'hD;
      _GEN_74 = written_vec_1 & _GEN_73;
      _GEN_75 = _GEN_46 == 4'hE;
      _GEN_76 = written_vec_1 & _GEN_75;
      _GEN_77 = written_vec_1 & (&_GEN_46);
      _GEN_78 =
        written_vec_1
          ? _GEN_47 | _GEN_15 | reservation_station_0_valid
          : _GEN_15 | reservation_station_0_valid;
      _GEN_79 =
        written_vec_1
          ? _GEN_49 | _GEN_17 | reservation_station_1_valid
          : _GEN_17 | reservation_station_1_valid;
      _GEN_80 =
        written_vec_1
          ? _GEN_51 | _GEN_19 | reservation_station_2_valid
          : _GEN_19 | reservation_station_2_valid;
      _GEN_81 =
        written_vec_1
          ? _GEN_53 | _GEN_21 | reservation_station_3_valid
          : _GEN_21 | reservation_station_3_valid;
      _GEN_82 =
        written_vec_1
          ? _GEN_55 | _GEN_23 | reservation_station_4_valid
          : _GEN_23 | reservation_station_4_valid;
      _GEN_83 =
        written_vec_1
          ? _GEN_57 | _GEN_25 | reservation_station_5_valid
          : _GEN_25 | reservation_station_5_valid;
      _GEN_84 =
        written_vec_1
          ? _GEN_59 | _GEN_27 | reservation_station_6_valid
          : _GEN_27 | reservation_station_6_valid;
      _GEN_85 =
        written_vec_1
          ? _GEN_61 | _GEN_29 | reservation_station_7_valid
          : _GEN_29 | reservation_station_7_valid;
      _GEN_86 =
        written_vec_1
          ? _GEN_63 | _GEN_31 | reservation_station_8_valid
          : _GEN_31 | reservation_station_8_valid;
      _GEN_87 =
        written_vec_1
          ? _GEN_65 | _GEN_33 | reservation_station_9_valid
          : _GEN_33 | reservation_station_9_valid;
      _GEN_88 =
        written_vec_1
          ? _GEN_67 | _GEN_35 | reservation_station_10_valid
          : _GEN_35 | reservation_station_10_valid;
      _GEN_89 =
        written_vec_1
          ? _GEN_69 | _GEN_37 | reservation_station_11_valid
          : _GEN_37 | reservation_station_11_valid;
      _GEN_90 =
        written_vec_1
          ? _GEN_71 | _GEN_39 | reservation_station_12_valid
          : _GEN_39 | reservation_station_12_valid;
      _GEN_91 =
        written_vec_1
          ? _GEN_73 | _GEN_41 | reservation_station_13_valid
          : _GEN_41 | reservation_station_13_valid;
      _GEN_92 =
        written_vec_1
          ? _GEN_75 | _GEN_43 | reservation_station_14_valid
          : _GEN_43 | reservation_station_14_valid;
      _GEN_93 =
        written_vec_1
          ? (&_GEN_46) | _GEN_44 | reservation_station_15_valid
          : _GEN_44 | reservation_station_15_valid;
      _GEN_94 = {1'h0, written_vec_2};
      _GEN_95 = back_index + {2'h0, _GEN_12 + _GEN_45 + _GEN_94 - 2'h1};
      _GEN_96 = _GEN_95 == 4'h0;
      _GEN_97 = written_vec_2 & _GEN_96;
      _GEN_98 = _GEN_95 == 4'h1;
      _GEN_99 = written_vec_2 & _GEN_98;
      _GEN_100 = _GEN_95 == 4'h2;
      _GEN_101 = written_vec_2 & _GEN_100;
      _GEN_102 = _GEN_95 == 4'h3;
      _GEN_103 = written_vec_2 & _GEN_102;
      _GEN_104 = _GEN_95 == 4'h4;
      _GEN_105 = written_vec_2 & _GEN_104;
      _GEN_106 = _GEN_95 == 4'h5;
      _GEN_107 = written_vec_2 & _GEN_106;
      _GEN_108 = _GEN_95 == 4'h6;
      _GEN_109 = written_vec_2 & _GEN_108;
      _GEN_110 = _GEN_95 == 4'h7;
      _GEN_111 = written_vec_2 & _GEN_110;
      _GEN_112 = _GEN_95 == 4'h8;
      _GEN_113 = written_vec_2 & _GEN_112;
      _GEN_114 = _GEN_95 == 4'h9;
      _GEN_115 = written_vec_2 & _GEN_114;
      _GEN_116 = _GEN_95 == 4'hA;
      _GEN_117 = written_vec_2 & _GEN_116;
      _GEN_118 = _GEN_95 == 4'hB;
      _GEN_119 = written_vec_2 & _GEN_118;
      _GEN_120 = _GEN_95 == 4'hC;
      _GEN_121 = written_vec_2 & _GEN_120;
      _GEN_122 = _GEN_95 == 4'hD;
      _GEN_123 = written_vec_2 & _GEN_122;
      _GEN_124 = _GEN_95 == 4'hE;
      _GEN_125 = written_vec_2 & _GEN_124;
      _GEN_126 = written_vec_2 & (&_GEN_95);
      _GEN_127 = {1'h0, written_vec_3};
      _GEN_128 =
        back_index
        + {1'h0, {1'h0, _GEN_12 + _GEN_45} + {1'h0, _GEN_94 + _GEN_127} - 3'h1};
      _GEN_129 = _GEN_128 == 4'h0;
      _GEN_130 = written_vec_3 & _GEN_129;
      _GEN_131 = _GEN_128 == 4'h1;
      _GEN_132 = written_vec_3 & _GEN_131;
      _GEN_133 = _GEN_128 == 4'h2;
      _GEN_134 = written_vec_3 & _GEN_133;
      _GEN_135 = _GEN_128 == 4'h3;
      _GEN_136 = written_vec_3 & _GEN_135;
      _GEN_137 = _GEN_128 == 4'h4;
      _GEN_138 = written_vec_3 & _GEN_137;
      _GEN_139 = _GEN_128 == 4'h5;
      _GEN_140 = written_vec_3 & _GEN_139;
      _GEN_141 = _GEN_128 == 4'h6;
      _GEN_142 = written_vec_3 & _GEN_141;
      _GEN_143 = _GEN_128 == 4'h7;
      _GEN_144 = written_vec_3 & _GEN_143;
      _GEN_145 = _GEN_128 == 4'h8;
      _GEN_146 = written_vec_3 & _GEN_145;
      _GEN_147 = _GEN_128 == 4'h9;
      _GEN_148 = written_vec_3 & _GEN_147;
      _GEN_149 = _GEN_128 == 4'hA;
      _GEN_150 = written_vec_3 & _GEN_149;
      _GEN_151 = _GEN_128 == 4'hB;
      _GEN_152 = written_vec_3 & _GEN_151;
      _GEN_153 = _GEN_128 == 4'hC;
      _GEN_154 = written_vec_3 & _GEN_153;
      _GEN_155 = _GEN_128 == 4'hD;
      _GEN_156 = written_vec_3 & _GEN_155;
      _GEN_157 = _GEN_128 == 4'hE;
      _GEN_158 = written_vec_3 & _GEN_157;
      _GEN_159 = written_vec_3 & (&_GEN_128);
      _GEN_160 = _GEN_129 | _GEN_97;
      _GEN_161 = _GEN_131 | _GEN_99;
      _GEN_162 = _GEN_133 | _GEN_101;
      _GEN_163 = _GEN_135 | _GEN_103;
      _GEN_164 = _GEN_137 | _GEN_105;
      _GEN_165 = _GEN_139 | _GEN_107;
      _GEN_166 = _GEN_141 | _GEN_109;
      _GEN_167 = _GEN_143 | _GEN_111;
      _GEN_168 = _GEN_145 | _GEN_113;
      _GEN_169 = _GEN_147 | _GEN_115;
      _GEN_170 = _GEN_149 | _GEN_117;
      _GEN_171 = _GEN_151 | _GEN_119;
      _GEN_172 = _GEN_153 | _GEN_121;
      _GEN_173 = _GEN_155 | _GEN_123;
      _GEN_174 = _GEN_157 | _GEN_125;
      _GEN_175 = (&_GEN_128) | _GEN_126;
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_177
        & (~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_0_valid
             ? RS1_match_0
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_48
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_15
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_177
        & (~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_0_valid
             ? RS2_match_0
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_48
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_15
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_177) begin
        reservation_station_0_decoded_instruction_RDold <= 5'h0;
        reservation_station_0_decoded_instruction_RD <= 7'h0;
        reservation_station_0_decoded_instruction_RS1 <= 7'h0;
        reservation_station_0_decoded_instruction_RS2 <= 7'h0;
        reservation_station_0_decoded_instruction_IMM <= 21'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 2'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_0_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
        reservation_station_0_decoded_instruction_memory_type <= 2'h0;
        reservation_station_0_decoded_instruction_access_width <= 2'h0;
        reservation_station_0_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_193;
        automatic logic _GEN_194;
        _GEN_193 = written_vec_1 & _GEN_47;
        _GEN_194 = _GEN_193 | _GEN_15;
        if (_GEN_130) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_97) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_48) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_15) begin
          reservation_station_0_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_0_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_0_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_0_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_129)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_96)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_193)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_14)
          reservation_station_0_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_160 | _GEN_194 : _GEN_97 | _GEN_194)
          reservation_station_0_fetch_PC <= io_fetch_PC;
      end
      reservation_station_0_decoded_instruction_RD_valid <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_48
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_15
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_0_decoded_instruction_RD_valid);
      reservation_station_0_decoded_instruction_RS1_valid <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_48
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_15
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_0_decoded_instruction_RS1_valid);
      reservation_station_0_decoded_instruction_RS2_valid <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_48
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_15
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_0_decoded_instruction_RS2_valid);
      reservation_station_0_decoded_instruction_needs_ALU <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_48
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_15
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_0_decoded_instruction_needs_ALU);
      reservation_station_0_decoded_instruction_needs_branch_unit <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_48
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_15
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_0_decoded_instruction_needs_branch_unit);
      reservation_station_0_decoded_instruction_needs_CSRs <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_48
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_15
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_0_decoded_instruction_needs_CSRs);
      reservation_station_0_decoded_instruction_SUBTRACT <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_97
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_48
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_15
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_0_decoded_instruction_SUBTRACT);
      reservation_station_0_decoded_instruction_MULTIPLY <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_97
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_48
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_15
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_0_decoded_instruction_MULTIPLY);
      reservation_station_0_decoded_instruction_IS_IMM <=
        ~_GEN_177
        & (_GEN_130
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_97
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_48
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_15
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_0_decoded_instruction_IS_IMM);
      reservation_station_0_valid <=
        ~_GEN_177 & (written_vec_3 ? _GEN_160 | _GEN_78 : _GEN_97 | _GEN_78);
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_178
        & (~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_1_valid
             ? RS1_match_1
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_50
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_17
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_178
        & (~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_1_valid
             ? RS2_match_1
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_50
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_17
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_178) begin
        reservation_station_1_decoded_instruction_RDold <= 5'h0;
        reservation_station_1_decoded_instruction_RD <= 7'h0;
        reservation_station_1_decoded_instruction_RS1 <= 7'h0;
        reservation_station_1_decoded_instruction_RS2 <= 7'h0;
        reservation_station_1_decoded_instruction_IMM <= 21'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 2'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_1_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
        reservation_station_1_decoded_instruction_memory_type <= 2'h0;
        reservation_station_1_decoded_instruction_access_width <= 2'h0;
        reservation_station_1_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_195;
        automatic logic _GEN_196;
        _GEN_195 = written_vec_1 & _GEN_49;
        _GEN_196 = _GEN_195 | _GEN_17;
        if (_GEN_132) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_99) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_50) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_17) begin
          reservation_station_1_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_1_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_1_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_1_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_131)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_98)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_195)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_16)
          reservation_station_1_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_161 | _GEN_196 : _GEN_99 | _GEN_196)
          reservation_station_1_fetch_PC <= io_fetch_PC;
      end
      reservation_station_1_decoded_instruction_RD_valid <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_50
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_17
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_1_decoded_instruction_RD_valid);
      reservation_station_1_decoded_instruction_RS1_valid <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_50
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_17
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_1_decoded_instruction_RS1_valid);
      reservation_station_1_decoded_instruction_RS2_valid <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_50
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_17
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_1_decoded_instruction_RS2_valid);
      reservation_station_1_decoded_instruction_needs_ALU <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_50
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_17
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_1_decoded_instruction_needs_ALU);
      reservation_station_1_decoded_instruction_needs_branch_unit <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_50
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_17
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_1_decoded_instruction_needs_branch_unit);
      reservation_station_1_decoded_instruction_needs_CSRs <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_50
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_17
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_1_decoded_instruction_needs_CSRs);
      reservation_station_1_decoded_instruction_SUBTRACT <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_99
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_50
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_17
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_1_decoded_instruction_SUBTRACT);
      reservation_station_1_decoded_instruction_MULTIPLY <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_99
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_50
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_17
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_1_decoded_instruction_MULTIPLY);
      reservation_station_1_decoded_instruction_IS_IMM <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_99
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_50
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_17
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_1_decoded_instruction_IS_IMM);
      reservation_station_1_valid <=
        ~_GEN_178 & (written_vec_3 ? _GEN_161 | _GEN_79 : _GEN_99 | _GEN_79);
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_179
        & (~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_2_valid
             ? RS1_match_2
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_52
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_19
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_179
        & (~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_2_valid
             ? RS2_match_2
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_52
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_19
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_179) begin
        reservation_station_2_decoded_instruction_RDold <= 5'h0;
        reservation_station_2_decoded_instruction_RD <= 7'h0;
        reservation_station_2_decoded_instruction_RS1 <= 7'h0;
        reservation_station_2_decoded_instruction_RS2 <= 7'h0;
        reservation_station_2_decoded_instruction_IMM <= 21'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 2'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_2_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
        reservation_station_2_decoded_instruction_memory_type <= 2'h0;
        reservation_station_2_decoded_instruction_access_width <= 2'h0;
        reservation_station_2_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_197;
        automatic logic _GEN_198;
        _GEN_197 = written_vec_1 & _GEN_51;
        _GEN_198 = _GEN_197 | _GEN_19;
        if (_GEN_134) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_101) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_52) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_19) begin
          reservation_station_2_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_2_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_2_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_2_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_133)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_100)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_197)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_18)
          reservation_station_2_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_162 | _GEN_198 : _GEN_101 | _GEN_198)
          reservation_station_2_fetch_PC <= io_fetch_PC;
      end
      reservation_station_2_decoded_instruction_RD_valid <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_52
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_19
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_2_decoded_instruction_RD_valid);
      reservation_station_2_decoded_instruction_RS1_valid <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_52
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_19
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_2_decoded_instruction_RS1_valid);
      reservation_station_2_decoded_instruction_RS2_valid <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_52
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_19
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_2_decoded_instruction_RS2_valid);
      reservation_station_2_decoded_instruction_needs_ALU <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_52
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_19
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_2_decoded_instruction_needs_ALU);
      reservation_station_2_decoded_instruction_needs_branch_unit <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_52
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_19
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_2_decoded_instruction_needs_branch_unit);
      reservation_station_2_decoded_instruction_needs_CSRs <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_52
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_19
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_2_decoded_instruction_needs_CSRs);
      reservation_station_2_decoded_instruction_SUBTRACT <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_101
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_52
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_19
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_2_decoded_instruction_SUBTRACT);
      reservation_station_2_decoded_instruction_MULTIPLY <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_101
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_52
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_19
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_2_decoded_instruction_MULTIPLY);
      reservation_station_2_decoded_instruction_IS_IMM <=
        ~_GEN_179
        & (_GEN_134
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_101
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_52
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_19
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_2_decoded_instruction_IS_IMM);
      reservation_station_2_valid <=
        ~_GEN_179 & (written_vec_3 ? _GEN_162 | _GEN_80 : _GEN_101 | _GEN_80);
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_180
        & (~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_3_valid
             ? RS1_match_3
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_54
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_21
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_180
        & (~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_3_valid
             ? RS2_match_3
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_54
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_21
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_180) begin
        reservation_station_3_decoded_instruction_RDold <= 5'h0;
        reservation_station_3_decoded_instruction_RD <= 7'h0;
        reservation_station_3_decoded_instruction_RS1 <= 7'h0;
        reservation_station_3_decoded_instruction_RS2 <= 7'h0;
        reservation_station_3_decoded_instruction_IMM <= 21'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 2'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_3_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
        reservation_station_3_decoded_instruction_memory_type <= 2'h0;
        reservation_station_3_decoded_instruction_access_width <= 2'h0;
        reservation_station_3_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_199;
        automatic logic _GEN_200;
        _GEN_199 = written_vec_1 & _GEN_53;
        _GEN_200 = _GEN_199 | _GEN_21;
        if (_GEN_136) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_103) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_54) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_21) begin
          reservation_station_3_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_3_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_3_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_3_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_135)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_102)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_199)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_20)
          reservation_station_3_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_163 | _GEN_200 : _GEN_103 | _GEN_200)
          reservation_station_3_fetch_PC <= io_fetch_PC;
      end
      reservation_station_3_decoded_instruction_RD_valid <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_54
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_21
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_3_decoded_instruction_RD_valid);
      reservation_station_3_decoded_instruction_RS1_valid <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_54
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_21
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_3_decoded_instruction_RS1_valid);
      reservation_station_3_decoded_instruction_RS2_valid <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_54
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_21
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_3_decoded_instruction_RS2_valid);
      reservation_station_3_decoded_instruction_needs_ALU <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_54
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_21
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_3_decoded_instruction_needs_ALU);
      reservation_station_3_decoded_instruction_needs_branch_unit <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_54
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_21
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_3_decoded_instruction_needs_branch_unit);
      reservation_station_3_decoded_instruction_needs_CSRs <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_54
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_21
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_3_decoded_instruction_needs_CSRs);
      reservation_station_3_decoded_instruction_SUBTRACT <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_103
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_54
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_21
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_3_decoded_instruction_SUBTRACT);
      reservation_station_3_decoded_instruction_MULTIPLY <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_103
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_54
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_21
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_3_decoded_instruction_MULTIPLY);
      reservation_station_3_decoded_instruction_IS_IMM <=
        ~_GEN_180
        & (_GEN_136
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_103
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_54
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_21
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_3_decoded_instruction_IS_IMM);
      reservation_station_3_valid <=
        ~_GEN_180 & (written_vec_3 ? _GEN_163 | _GEN_81 : _GEN_103 | _GEN_81);
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_181
        & (~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_4_valid
             ? RS1_match_4
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_56
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_23
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_181
        & (~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_4_valid
             ? RS2_match_4
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_56
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_23
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_181) begin
        reservation_station_4_decoded_instruction_RDold <= 5'h0;
        reservation_station_4_decoded_instruction_RD <= 7'h0;
        reservation_station_4_decoded_instruction_RS1 <= 7'h0;
        reservation_station_4_decoded_instruction_RS2 <= 7'h0;
        reservation_station_4_decoded_instruction_IMM <= 21'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 2'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_4_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
        reservation_station_4_decoded_instruction_memory_type <= 2'h0;
        reservation_station_4_decoded_instruction_access_width <= 2'h0;
        reservation_station_4_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_201;
        automatic logic _GEN_202;
        _GEN_201 = written_vec_1 & _GEN_55;
        _GEN_202 = _GEN_201 | _GEN_23;
        if (_GEN_138) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_105) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_56) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_23) begin
          reservation_station_4_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_4_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_4_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_4_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_137)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_104)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_201)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_22)
          reservation_station_4_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_164 | _GEN_202 : _GEN_105 | _GEN_202)
          reservation_station_4_fetch_PC <= io_fetch_PC;
      end
      reservation_station_4_decoded_instruction_RD_valid <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_56
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_23
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_4_decoded_instruction_RD_valid);
      reservation_station_4_decoded_instruction_RS1_valid <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_56
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_23
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_4_decoded_instruction_RS1_valid);
      reservation_station_4_decoded_instruction_RS2_valid <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_56
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_23
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_4_decoded_instruction_RS2_valid);
      reservation_station_4_decoded_instruction_needs_ALU <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_56
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_23
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_4_decoded_instruction_needs_ALU);
      reservation_station_4_decoded_instruction_needs_branch_unit <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_56
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_23
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_4_decoded_instruction_needs_branch_unit);
      reservation_station_4_decoded_instruction_needs_CSRs <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_56
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_23
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_4_decoded_instruction_needs_CSRs);
      reservation_station_4_decoded_instruction_SUBTRACT <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_105
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_56
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_23
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_4_decoded_instruction_SUBTRACT);
      reservation_station_4_decoded_instruction_MULTIPLY <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_105
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_56
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_23
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_4_decoded_instruction_MULTIPLY);
      reservation_station_4_decoded_instruction_IS_IMM <=
        ~_GEN_181
        & (_GEN_138
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_105
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_56
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_23
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_4_decoded_instruction_IS_IMM);
      reservation_station_4_valid <=
        ~_GEN_181 & (written_vec_3 ? _GEN_164 | _GEN_82 : _GEN_105 | _GEN_82);
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_182
        & (~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_5_valid
             ? RS1_match_5
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_58
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_25
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_182
        & (~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_5_valid
             ? RS2_match_5
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_58
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_25
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_182) begin
        reservation_station_5_decoded_instruction_RDold <= 5'h0;
        reservation_station_5_decoded_instruction_RD <= 7'h0;
        reservation_station_5_decoded_instruction_RS1 <= 7'h0;
        reservation_station_5_decoded_instruction_RS2 <= 7'h0;
        reservation_station_5_decoded_instruction_IMM <= 21'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 2'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_5_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
        reservation_station_5_decoded_instruction_memory_type <= 2'h0;
        reservation_station_5_decoded_instruction_access_width <= 2'h0;
        reservation_station_5_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_203;
        automatic logic _GEN_204;
        _GEN_203 = written_vec_1 & _GEN_57;
        _GEN_204 = _GEN_203 | _GEN_25;
        if (_GEN_140) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_107) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_58) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_25) begin
          reservation_station_5_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_5_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_5_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_5_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_139)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_106)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_203)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_24)
          reservation_station_5_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_165 | _GEN_204 : _GEN_107 | _GEN_204)
          reservation_station_5_fetch_PC <= io_fetch_PC;
      end
      reservation_station_5_decoded_instruction_RD_valid <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_58
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_25
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_5_decoded_instruction_RD_valid);
      reservation_station_5_decoded_instruction_RS1_valid <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_58
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_25
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_5_decoded_instruction_RS1_valid);
      reservation_station_5_decoded_instruction_RS2_valid <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_58
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_25
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_5_decoded_instruction_RS2_valid);
      reservation_station_5_decoded_instruction_needs_ALU <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_58
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_25
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_5_decoded_instruction_needs_ALU);
      reservation_station_5_decoded_instruction_needs_branch_unit <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_58
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_25
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_5_decoded_instruction_needs_branch_unit);
      reservation_station_5_decoded_instruction_needs_CSRs <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_58
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_25
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_5_decoded_instruction_needs_CSRs);
      reservation_station_5_decoded_instruction_SUBTRACT <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_107
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_58
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_25
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_5_decoded_instruction_SUBTRACT);
      reservation_station_5_decoded_instruction_MULTIPLY <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_107
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_58
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_25
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_5_decoded_instruction_MULTIPLY);
      reservation_station_5_decoded_instruction_IS_IMM <=
        ~_GEN_182
        & (_GEN_140
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_107
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_58
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_25
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_5_decoded_instruction_IS_IMM);
      reservation_station_5_valid <=
        ~_GEN_182 & (written_vec_3 ? _GEN_165 | _GEN_83 : _GEN_107 | _GEN_83);
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_183
        & (~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_6_valid
             ? RS1_match_6
             : _GEN_142
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_109
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_60
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_183
        & (~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_6_valid
             ? RS2_match_6
             : _GEN_142
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_109
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_60
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_183) begin
        reservation_station_6_decoded_instruction_RDold <= 5'h0;
        reservation_station_6_decoded_instruction_RD <= 7'h0;
        reservation_station_6_decoded_instruction_RS1 <= 7'h0;
        reservation_station_6_decoded_instruction_RS2 <= 7'h0;
        reservation_station_6_decoded_instruction_IMM <= 21'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 2'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_6_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
        reservation_station_6_decoded_instruction_memory_type <= 2'h0;
        reservation_station_6_decoded_instruction_access_width <= 2'h0;
        reservation_station_6_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_205;
        automatic logic _GEN_206;
        _GEN_205 = written_vec_1 & _GEN_59;
        _GEN_206 = _GEN_205 | _GEN_27;
        if (_GEN_142) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_109) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_60) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_27) begin
          reservation_station_6_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_6_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_6_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_6_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_141)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_108)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_205)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_26)
          reservation_station_6_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_166 | _GEN_206 : _GEN_109 | _GEN_206)
          reservation_station_6_fetch_PC <= io_fetch_PC;
      end
      reservation_station_6_decoded_instruction_RD_valid <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_109
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_60
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_6_decoded_instruction_RD_valid);
      reservation_station_6_decoded_instruction_RS1_valid <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_109
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_60
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_6_decoded_instruction_RS1_valid);
      reservation_station_6_decoded_instruction_RS2_valid <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_109
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_60
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_6_decoded_instruction_RS2_valid);
      reservation_station_6_decoded_instruction_needs_ALU <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_109
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_60
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_6_decoded_instruction_needs_ALU);
      reservation_station_6_decoded_instruction_needs_branch_unit <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_109
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_60
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_6_decoded_instruction_needs_branch_unit);
      reservation_station_6_decoded_instruction_needs_CSRs <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_109
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_60
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_6_decoded_instruction_needs_CSRs);
      reservation_station_6_decoded_instruction_SUBTRACT <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_109
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_60
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_27
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_6_decoded_instruction_SUBTRACT);
      reservation_station_6_decoded_instruction_MULTIPLY <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_109
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_60
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_27
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_6_decoded_instruction_MULTIPLY);
      reservation_station_6_decoded_instruction_IS_IMM <=
        ~_GEN_183
        & (_GEN_142
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_109
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_60
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_27
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_6_decoded_instruction_IS_IMM);
      reservation_station_6_valid <=
        ~_GEN_183 & (written_vec_3 ? _GEN_166 | _GEN_84 : _GEN_109 | _GEN_84);
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_184
        & (~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_7_valid
             ? RS1_match_7
             : _GEN_144
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_111
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_62
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_184
        & (~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_7_valid
             ? RS2_match_7
             : _GEN_144
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_111
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_62
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_184) begin
        reservation_station_7_decoded_instruction_RDold <= 5'h0;
        reservation_station_7_decoded_instruction_RD <= 7'h0;
        reservation_station_7_decoded_instruction_RS1 <= 7'h0;
        reservation_station_7_decoded_instruction_RS2 <= 7'h0;
        reservation_station_7_decoded_instruction_IMM <= 21'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 2'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_7_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
        reservation_station_7_decoded_instruction_memory_type <= 2'h0;
        reservation_station_7_decoded_instruction_access_width <= 2'h0;
        reservation_station_7_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_207;
        automatic logic _GEN_208;
        _GEN_207 = written_vec_1 & _GEN_61;
        _GEN_208 = _GEN_207 | _GEN_29;
        if (_GEN_144) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_111) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_62) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_29) begin
          reservation_station_7_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_7_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_7_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_7_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_143)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_110)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_207)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_28)
          reservation_station_7_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_167 | _GEN_208 : _GEN_111 | _GEN_208)
          reservation_station_7_fetch_PC <= io_fetch_PC;
      end
      reservation_station_7_decoded_instruction_RD_valid <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_111
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_62
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_7_decoded_instruction_RD_valid);
      reservation_station_7_decoded_instruction_RS1_valid <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_111
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_62
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_7_decoded_instruction_RS1_valid);
      reservation_station_7_decoded_instruction_RS2_valid <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_111
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_62
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_7_decoded_instruction_RS2_valid);
      reservation_station_7_decoded_instruction_needs_ALU <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_111
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_62
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_7_decoded_instruction_needs_ALU);
      reservation_station_7_decoded_instruction_needs_branch_unit <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_111
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_62
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_7_decoded_instruction_needs_branch_unit);
      reservation_station_7_decoded_instruction_needs_CSRs <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_111
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_62
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_7_decoded_instruction_needs_CSRs);
      reservation_station_7_decoded_instruction_SUBTRACT <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_111
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_62
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_29
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_7_decoded_instruction_SUBTRACT);
      reservation_station_7_decoded_instruction_MULTIPLY <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_111
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_62
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_29
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_7_decoded_instruction_MULTIPLY);
      reservation_station_7_decoded_instruction_IS_IMM <=
        ~_GEN_184
        & (_GEN_144
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_111
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_62
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_29
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_7_decoded_instruction_IS_IMM);
      reservation_station_7_valid <=
        ~_GEN_184 & (written_vec_3 ? _GEN_167 | _GEN_85 : _GEN_111 | _GEN_85);
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_185
        & (~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_8_valid
             ? RS1_match_8
             : _GEN_146
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_113
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_64
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_185
        & (~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_8_valid
             ? RS2_match_8
             : _GEN_146
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_113
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_64
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_185) begin
        reservation_station_8_decoded_instruction_RDold <= 5'h0;
        reservation_station_8_decoded_instruction_RD <= 7'h0;
        reservation_station_8_decoded_instruction_RS1 <= 7'h0;
        reservation_station_8_decoded_instruction_RS2 <= 7'h0;
        reservation_station_8_decoded_instruction_IMM <= 21'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 2'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_8_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
        reservation_station_8_decoded_instruction_memory_type <= 2'h0;
        reservation_station_8_decoded_instruction_access_width <= 2'h0;
        reservation_station_8_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_209;
        automatic logic _GEN_210;
        _GEN_209 = written_vec_1 & _GEN_63;
        _GEN_210 = _GEN_209 | _GEN_31;
        if (_GEN_146) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_113) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_64) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_31) begin
          reservation_station_8_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_8_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_8_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_8_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_145)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_112)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_209)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_30)
          reservation_station_8_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_168 | _GEN_210 : _GEN_113 | _GEN_210)
          reservation_station_8_fetch_PC <= io_fetch_PC;
      end
      reservation_station_8_decoded_instruction_RD_valid <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_113
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_64
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_8_decoded_instruction_RD_valid);
      reservation_station_8_decoded_instruction_RS1_valid <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_113
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_64
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_8_decoded_instruction_RS1_valid);
      reservation_station_8_decoded_instruction_RS2_valid <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_113
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_64
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_8_decoded_instruction_RS2_valid);
      reservation_station_8_decoded_instruction_needs_ALU <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_113
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_64
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_8_decoded_instruction_needs_ALU);
      reservation_station_8_decoded_instruction_needs_branch_unit <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_113
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_64
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_8_decoded_instruction_needs_branch_unit);
      reservation_station_8_decoded_instruction_needs_CSRs <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_113
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_64
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_8_decoded_instruction_needs_CSRs);
      reservation_station_8_decoded_instruction_SUBTRACT <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_113
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_64
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_31
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_8_decoded_instruction_SUBTRACT);
      reservation_station_8_decoded_instruction_MULTIPLY <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_113
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_64
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_31
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_8_decoded_instruction_MULTIPLY);
      reservation_station_8_decoded_instruction_IS_IMM <=
        ~_GEN_185
        & (_GEN_146
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_113
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_64
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_31
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_8_decoded_instruction_IS_IMM);
      reservation_station_8_valid <=
        ~_GEN_185 & (written_vec_3 ? _GEN_168 | _GEN_86 : _GEN_113 | _GEN_86);
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_186
        & (~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_9_valid
             ? RS1_match_9
             : _GEN_148
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_115
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_66
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_186
        & (~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_9_valid
             ? RS2_match_9
             : _GEN_148
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_115
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_66
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_186) begin
        reservation_station_9_decoded_instruction_RDold <= 5'h0;
        reservation_station_9_decoded_instruction_RD <= 7'h0;
        reservation_station_9_decoded_instruction_RS1 <= 7'h0;
        reservation_station_9_decoded_instruction_RS2 <= 7'h0;
        reservation_station_9_decoded_instruction_IMM <= 21'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 2'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_9_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
        reservation_station_9_decoded_instruction_memory_type <= 2'h0;
        reservation_station_9_decoded_instruction_access_width <= 2'h0;
        reservation_station_9_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_211;
        automatic logic _GEN_212;
        _GEN_211 = written_vec_1 & _GEN_65;
        _GEN_212 = _GEN_211 | _GEN_33;
        if (_GEN_148) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_115) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_66) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_33) begin
          reservation_station_9_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_9_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_9_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_9_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_147)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_114)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_211)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_32)
          reservation_station_9_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_169 | _GEN_212 : _GEN_115 | _GEN_212)
          reservation_station_9_fetch_PC <= io_fetch_PC;
      end
      reservation_station_9_decoded_instruction_RD_valid <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_115
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_66
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_9_decoded_instruction_RD_valid);
      reservation_station_9_decoded_instruction_RS1_valid <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_115
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_66
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_9_decoded_instruction_RS1_valid);
      reservation_station_9_decoded_instruction_RS2_valid <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_115
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_66
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_9_decoded_instruction_RS2_valid);
      reservation_station_9_decoded_instruction_needs_ALU <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_115
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_66
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_9_decoded_instruction_needs_ALU);
      reservation_station_9_decoded_instruction_needs_branch_unit <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_115
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_66
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_9_decoded_instruction_needs_branch_unit);
      reservation_station_9_decoded_instruction_needs_CSRs <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_115
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_66
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_9_decoded_instruction_needs_CSRs);
      reservation_station_9_decoded_instruction_SUBTRACT <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_115
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_66
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_33
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_9_decoded_instruction_SUBTRACT);
      reservation_station_9_decoded_instruction_MULTIPLY <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_115
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_66
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_33
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_9_decoded_instruction_MULTIPLY);
      reservation_station_9_decoded_instruction_IS_IMM <=
        ~_GEN_186
        & (_GEN_148
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_115
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_66
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_33
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_9_decoded_instruction_IS_IMM);
      reservation_station_9_valid <=
        ~_GEN_186 & (written_vec_3 ? _GEN_169 | _GEN_87 : _GEN_115 | _GEN_87);
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_187
        & (~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_10_valid
             ? RS1_match_10
             : _GEN_150
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_117
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_68
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_187
        & (~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_10_valid
             ? RS2_match_10
             : _GEN_150
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_117
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_68
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_187) begin
        reservation_station_10_decoded_instruction_RDold <= 5'h0;
        reservation_station_10_decoded_instruction_RD <= 7'h0;
        reservation_station_10_decoded_instruction_RS1 <= 7'h0;
        reservation_station_10_decoded_instruction_RS2 <= 7'h0;
        reservation_station_10_decoded_instruction_IMM <= 21'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 2'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_10_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
        reservation_station_10_decoded_instruction_memory_type <= 2'h0;
        reservation_station_10_decoded_instruction_access_width <= 2'h0;
        reservation_station_10_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_213;
        automatic logic _GEN_214;
        _GEN_213 = written_vec_1 & _GEN_67;
        _GEN_214 = _GEN_213 | _GEN_35;
        if (_GEN_150) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_117) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_68) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_35) begin
          reservation_station_10_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_10_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_10_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_10_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_149)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_116)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_213)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_34)
          reservation_station_10_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_170 | _GEN_214 : _GEN_117 | _GEN_214)
          reservation_station_10_fetch_PC <= io_fetch_PC;
      end
      reservation_station_10_decoded_instruction_RD_valid <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_117
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_68
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_10_decoded_instruction_RD_valid);
      reservation_station_10_decoded_instruction_RS1_valid <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_117
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_68
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_10_decoded_instruction_RS1_valid);
      reservation_station_10_decoded_instruction_RS2_valid <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_117
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_68
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_10_decoded_instruction_RS2_valid);
      reservation_station_10_decoded_instruction_needs_ALU <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_117
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_68
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_10_decoded_instruction_needs_ALU);
      reservation_station_10_decoded_instruction_needs_branch_unit <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_117
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_68
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_10_decoded_instruction_needs_branch_unit);
      reservation_station_10_decoded_instruction_needs_CSRs <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_117
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_68
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_10_decoded_instruction_needs_CSRs);
      reservation_station_10_decoded_instruction_SUBTRACT <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_117
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_68
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_35
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_10_decoded_instruction_SUBTRACT);
      reservation_station_10_decoded_instruction_MULTIPLY <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_117
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_68
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_35
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_10_decoded_instruction_MULTIPLY);
      reservation_station_10_decoded_instruction_IS_IMM <=
        ~_GEN_187
        & (_GEN_150
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_117
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_68
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_35
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_10_decoded_instruction_IS_IMM);
      reservation_station_10_valid <=
        ~_GEN_187 & (written_vec_3 ? _GEN_170 | _GEN_88 : _GEN_117 | _GEN_88);
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_188
        & (~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_11_valid
             ? RS1_match_11
             : _GEN_152
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_119
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_70
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_188
        & (~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_11_valid
             ? RS2_match_11
             : _GEN_152
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_119
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_70
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_188) begin
        reservation_station_11_decoded_instruction_RDold <= 5'h0;
        reservation_station_11_decoded_instruction_RD <= 7'h0;
        reservation_station_11_decoded_instruction_RS1 <= 7'h0;
        reservation_station_11_decoded_instruction_RS2 <= 7'h0;
        reservation_station_11_decoded_instruction_IMM <= 21'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 2'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_11_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
        reservation_station_11_decoded_instruction_memory_type <= 2'h0;
        reservation_station_11_decoded_instruction_access_width <= 2'h0;
        reservation_station_11_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_215;
        automatic logic _GEN_216;
        _GEN_215 = written_vec_1 & _GEN_69;
        _GEN_216 = _GEN_215 | _GEN_37;
        if (_GEN_152) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_119) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_70) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_37) begin
          reservation_station_11_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_11_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_11_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_11_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_151)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_118)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_215)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_36)
          reservation_station_11_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_171 | _GEN_216 : _GEN_119 | _GEN_216)
          reservation_station_11_fetch_PC <= io_fetch_PC;
      end
      reservation_station_11_decoded_instruction_RD_valid <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_119
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_70
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_11_decoded_instruction_RD_valid);
      reservation_station_11_decoded_instruction_RS1_valid <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_119
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_70
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_11_decoded_instruction_RS1_valid);
      reservation_station_11_decoded_instruction_RS2_valid <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_119
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_70
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_11_decoded_instruction_RS2_valid);
      reservation_station_11_decoded_instruction_needs_ALU <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_119
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_70
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_11_decoded_instruction_needs_ALU);
      reservation_station_11_decoded_instruction_needs_branch_unit <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_119
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_70
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_11_decoded_instruction_needs_branch_unit);
      reservation_station_11_decoded_instruction_needs_CSRs <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_119
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_70
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_11_decoded_instruction_needs_CSRs);
      reservation_station_11_decoded_instruction_SUBTRACT <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_119
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_70
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_37
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_11_decoded_instruction_SUBTRACT);
      reservation_station_11_decoded_instruction_MULTIPLY <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_119
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_70
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_37
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_11_decoded_instruction_MULTIPLY);
      reservation_station_11_decoded_instruction_IS_IMM <=
        ~_GEN_188
        & (_GEN_152
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_119
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_70
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_37
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_11_decoded_instruction_IS_IMM);
      reservation_station_11_valid <=
        ~_GEN_188 & (written_vec_3 ? _GEN_171 | _GEN_89 : _GEN_119 | _GEN_89);
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_189
        & (~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_12_valid
             ? RS1_match_12
             : _GEN_154
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_121
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_72
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_189
        & (~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_12_valid
             ? RS2_match_12
             : _GEN_154
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_121
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_72
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_189) begin
        reservation_station_12_decoded_instruction_RDold <= 5'h0;
        reservation_station_12_decoded_instruction_RD <= 7'h0;
        reservation_station_12_decoded_instruction_RS1 <= 7'h0;
        reservation_station_12_decoded_instruction_RS2 <= 7'h0;
        reservation_station_12_decoded_instruction_IMM <= 21'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 2'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_12_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
        reservation_station_12_decoded_instruction_memory_type <= 2'h0;
        reservation_station_12_decoded_instruction_access_width <= 2'h0;
        reservation_station_12_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_217;
        automatic logic _GEN_218;
        _GEN_217 = written_vec_1 & _GEN_71;
        _GEN_218 = _GEN_217 | _GEN_39;
        if (_GEN_154) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_121) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_72) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_39) begin
          reservation_station_12_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_12_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_12_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_12_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_153)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_120)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_217)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_38)
          reservation_station_12_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_172 | _GEN_218 : _GEN_121 | _GEN_218)
          reservation_station_12_fetch_PC <= io_fetch_PC;
      end
      reservation_station_12_decoded_instruction_RD_valid <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_72
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_12_decoded_instruction_RD_valid);
      reservation_station_12_decoded_instruction_RS1_valid <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_72
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_12_decoded_instruction_RS1_valid);
      reservation_station_12_decoded_instruction_RS2_valid <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_72
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_12_decoded_instruction_RS2_valid);
      reservation_station_12_decoded_instruction_needs_ALU <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_72
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_12_decoded_instruction_needs_ALU);
      reservation_station_12_decoded_instruction_needs_branch_unit <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_72
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_12_decoded_instruction_needs_branch_unit);
      reservation_station_12_decoded_instruction_needs_CSRs <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_72
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_12_decoded_instruction_needs_CSRs);
      reservation_station_12_decoded_instruction_SUBTRACT <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_121
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_72
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_39
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_12_decoded_instruction_SUBTRACT);
      reservation_station_12_decoded_instruction_MULTIPLY <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_121
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_72
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_39
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_12_decoded_instruction_MULTIPLY);
      reservation_station_12_decoded_instruction_IS_IMM <=
        ~_GEN_189
        & (_GEN_154
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_121
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_72
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_39
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_12_decoded_instruction_IS_IMM);
      reservation_station_12_valid <=
        ~_GEN_189 & (written_vec_3 ? _GEN_172 | _GEN_90 : _GEN_121 | _GEN_90);
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_190
        & (~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_13_valid
             ? RS1_match_13
             : _GEN_156
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_123
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_190
        & (~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_13_valid
             ? RS2_match_13
             : _GEN_156
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_123
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_190) begin
        reservation_station_13_decoded_instruction_RDold <= 5'h0;
        reservation_station_13_decoded_instruction_RD <= 7'h0;
        reservation_station_13_decoded_instruction_RS1 <= 7'h0;
        reservation_station_13_decoded_instruction_RS2 <= 7'h0;
        reservation_station_13_decoded_instruction_IMM <= 21'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 2'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_13_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
        reservation_station_13_decoded_instruction_memory_type <= 2'h0;
        reservation_station_13_decoded_instruction_access_width <= 2'h0;
        reservation_station_13_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_219;
        automatic logic _GEN_220;
        _GEN_219 = written_vec_1 & _GEN_73;
        _GEN_220 = _GEN_219 | _GEN_41;
        if (_GEN_156) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_123) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_74) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_41) begin
          reservation_station_13_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_13_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_13_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_13_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_155)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_122)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_219)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_40)
          reservation_station_13_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_173 | _GEN_220 : _GEN_123 | _GEN_220)
          reservation_station_13_fetch_PC <= io_fetch_PC;
      end
      reservation_station_13_decoded_instruction_RD_valid <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_13_decoded_instruction_RD_valid);
      reservation_station_13_decoded_instruction_RS1_valid <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_13_decoded_instruction_RS1_valid);
      reservation_station_13_decoded_instruction_RS2_valid <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_13_decoded_instruction_RS2_valid);
      reservation_station_13_decoded_instruction_needs_ALU <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_13_decoded_instruction_needs_ALU);
      reservation_station_13_decoded_instruction_needs_branch_unit <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_13_decoded_instruction_needs_branch_unit);
      reservation_station_13_decoded_instruction_needs_CSRs <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_13_decoded_instruction_needs_CSRs);
      reservation_station_13_decoded_instruction_SUBTRACT <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_123
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_74
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_41
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_13_decoded_instruction_SUBTRACT);
      reservation_station_13_decoded_instruction_MULTIPLY <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_123
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_74
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_41
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_13_decoded_instruction_MULTIPLY);
      reservation_station_13_decoded_instruction_IS_IMM <=
        ~_GEN_190
        & (_GEN_156
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_123
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_74
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_41
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_13_decoded_instruction_IS_IMM);
      reservation_station_13_valid <=
        ~_GEN_190 & (written_vec_3 ? _GEN_173 | _GEN_91 : _GEN_123 | _GEN_91);
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_191
        & (~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_14_valid
             ? RS1_match_14
             : _GEN_158
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_125
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_76
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_43
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_191
        & (~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_14_valid
             ? RS2_match_14
             : _GEN_158
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_125
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_76
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_43
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_191) begin
        reservation_station_14_decoded_instruction_RDold <= 5'h0;
        reservation_station_14_decoded_instruction_RD <= 7'h0;
        reservation_station_14_decoded_instruction_RS1 <= 7'h0;
        reservation_station_14_decoded_instruction_RS2 <= 7'h0;
        reservation_station_14_decoded_instruction_IMM <= 21'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 2'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_14_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
        reservation_station_14_decoded_instruction_memory_type <= 2'h0;
        reservation_station_14_decoded_instruction_access_width <= 2'h0;
        reservation_station_14_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_221;
        automatic logic _GEN_222;
        _GEN_221 = written_vec_1 & _GEN_75;
        _GEN_222 = _GEN_221 | _GEN_43;
        if (_GEN_158) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_125) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_76) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_43) begin
          reservation_station_14_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_14_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_14_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_14_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & _GEN_157)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & _GEN_124)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_221)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & _GEN_42)
          reservation_station_14_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_174 | _GEN_222 : _GEN_125 | _GEN_222)
          reservation_station_14_fetch_PC <= io_fetch_PC;
      end
      reservation_station_14_decoded_instruction_RD_valid <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_43
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_14_decoded_instruction_RD_valid);
      reservation_station_14_decoded_instruction_RS1_valid <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_43
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_14_decoded_instruction_RS1_valid);
      reservation_station_14_decoded_instruction_RS2_valid <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_43
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_14_decoded_instruction_RS2_valid);
      reservation_station_14_decoded_instruction_needs_ALU <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_43
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_14_decoded_instruction_needs_ALU);
      reservation_station_14_decoded_instruction_needs_branch_unit <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_43
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_14_decoded_instruction_needs_branch_unit);
      reservation_station_14_decoded_instruction_needs_CSRs <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_43
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_14_decoded_instruction_needs_CSRs);
      reservation_station_14_decoded_instruction_SUBTRACT <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_125
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_76
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_43
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_14_decoded_instruction_SUBTRACT);
      reservation_station_14_decoded_instruction_MULTIPLY <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_125
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_76
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_43
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_14_decoded_instruction_MULTIPLY);
      reservation_station_14_decoded_instruction_IS_IMM <=
        ~_GEN_191
        & (_GEN_158
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_125
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_76
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_43
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_14_decoded_instruction_IS_IMM);
      reservation_station_14_valid <=
        ~_GEN_191 & (written_vec_3 ? _GEN_174 | _GEN_92 : _GEN_125 | _GEN_92);
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_192
        & (~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_15_valid
             ? RS1_match_15
             : _GEN_159
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_126
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_77
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_44
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_192
        & (~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_15_valid
             ? RS2_match_15
             : _GEN_159
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_126
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_77
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_44
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_192) begin
        reservation_station_15_decoded_instruction_RDold <= 5'h0;
        reservation_station_15_decoded_instruction_RD <= 7'h0;
        reservation_station_15_decoded_instruction_RS1 <= 7'h0;
        reservation_station_15_decoded_instruction_RS2 <= 7'h0;
        reservation_station_15_decoded_instruction_IMM <= 21'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 2'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_MOB_index <= 4'h0;
        reservation_station_15_decoded_instruction_FTQ_index <= 4'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
        reservation_station_15_decoded_instruction_memory_type <= 2'h0;
        reservation_station_15_decoded_instruction_access_width <= 2'h0;
        reservation_station_15_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_223;
        automatic logic _GEN_224;
        _GEN_223 = written_vec_1 & (&_GEN_46);
        _GEN_224 = _GEN_223 | _GEN_44;
        if (_GEN_159) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_3_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_3_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_3_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_3_bits_access_width;
        end
        else if (_GEN_126) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_2_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_2_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_2_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_2_bits_access_width;
        end
        else if (_GEN_77) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_1_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_1_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_1_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_1_bits_access_width;
        end
        else if (_GEN_44) begin
          reservation_station_15_decoded_instruction_RDold <=
            io_backend_packet_0_bits_RDold;
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_15_decoded_instruction_FTQ_index <=
            io_backend_packet_0_bits_FTQ_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
          reservation_station_15_decoded_instruction_memory_type <=
            io_backend_packet_0_bits_memory_type;
          reservation_station_15_decoded_instruction_access_width <=
            io_backend_packet_0_bits_access_width;
        end
        if (written_vec_3 & (&_GEN_128))
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_3_bits;
        else if (written_vec_2 & (&_GEN_95))
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_2_bits;
        else if (_GEN_223)
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_1_bits;
        else if (written_vec_0 & (&_GEN_13))
          reservation_station_15_decoded_instruction_MOB_index <=
            io_reserved_pointers_0_bits;
        if (written_vec_3 ? _GEN_175 | _GEN_224 : _GEN_126 | _GEN_224)
          reservation_station_15_fetch_PC <= io_fetch_PC;
      end
      reservation_station_15_decoded_instruction_RD_valid <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_77
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_44
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_15_decoded_instruction_RD_valid);
      reservation_station_15_decoded_instruction_RS1_valid <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_77
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_44
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_15_decoded_instruction_RS1_valid);
      reservation_station_15_decoded_instruction_RS2_valid <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_77
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_44
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_15_decoded_instruction_RS2_valid);
      reservation_station_15_decoded_instruction_needs_ALU <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_77
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_44
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_15_decoded_instruction_needs_ALU);
      reservation_station_15_decoded_instruction_needs_branch_unit <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_77
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_44
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_15_decoded_instruction_needs_branch_unit);
      reservation_station_15_decoded_instruction_needs_CSRs <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_77
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_44
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_15_decoded_instruction_needs_CSRs);
      reservation_station_15_decoded_instruction_SUBTRACT <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_126
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_77
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_44
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_15_decoded_instruction_SUBTRACT);
      reservation_station_15_decoded_instruction_MULTIPLY <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_126
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_77
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_44
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_15_decoded_instruction_MULTIPLY);
      reservation_station_15_decoded_instruction_IS_IMM <=
        ~_GEN_192
        & (_GEN_159
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_126
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_77
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_44
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_15_decoded_instruction_IS_IMM);
      reservation_station_15_valid <=
        ~_GEN_192 & (written_vec_3 ? _GEN_175 | _GEN_93 : _GEN_126 | _GEN_93);
      if (_GEN_176) begin
        front_pointer <= 5'h0;
        back_pointer <= 5'h0;
      end
      else begin
        front_pointer <= front_pointer + {4'h0, good_to_go};
        back_pointer <=
          back_pointer + {2'h0, {1'h0, _GEN_12 + _GEN_45} + {1'h0, _GEN_94 + _GEN_127}};
      end
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_1_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_2_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_3_ready = |(availalbe_RS_entries[4:2]);
  assign io_RF_inputs_3_valid = good_to_go;
  assign io_RF_inputs_3_bits_RD = _GEN_1[front_index];
  assign io_RF_inputs_3_bits_RS1 = _GEN_2[front_index];
  assign io_RF_inputs_3_bits_RS2 = _GEN_4[front_index];
  assign io_RF_inputs_3_bits_IMM = _GEN_6[front_index];
  assign io_RF_inputs_3_bits_FUNCT3 = _GEN_7[front_index];
  assign io_RF_inputs_3_bits_MOB_index = _GEN_8[front_index];
  assign io_RF_inputs_3_bits_memory_type = _GEN_9[front_index];
  assign io_RF_inputs_3_bits_access_width = _GEN_10[front_index];
endmodule

// VCS coverage exclude_file
module ram_4x192(
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [191:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [191:0] W0_data
);

  reg [191:0] Memory[0:3];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 192'bx;
endmodule

module Queue4_FU_output(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [6:0]  io_enq_bits_RD,
  input  [31:0] io_enq_bits_RD_data,
  input         io_enq_bits_RD_valid,
  input  [5:0]  io_enq_bits_ROB_index,
  input  [1:0]  io_enq_bits_fetch_packet_index,
  input         io_enq_bits_exception,
                io_deq_ready,
  output        io_deq_valid,
  output [6:0]  io_deq_bits_RD,
  output [31:0] io_deq_bits_RD_data,
  output        io_deq_bits_RD_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_branch_taken,
  output [31:0] io_deq_bits_target_address,
  output        io_deq_bits_branch_valid,
  output [31:0] io_deq_bits_address,
  output [1:0]  io_deq_bits_memory_type,
                io_deq_bits_access_width,
  output        io_deq_bits_is_unsigned,
  output [31:0] io_deq_bits_wr_data,
  output [3:0]  io_deq_bits_MOB_index,
  output [5:0]  io_deq_bits_ROB_index,
  output [3:0]  io_deq_bits_FTQ_index,
  output [1:0]  io_deq_bits_fetch_packet_index,
  output        io_deq_bits_exception,
  input         io_flush
);

  wire [191:0] _ram_ext_R0_data;
  reg  [1:0]   enq_ptr_value;
  reg  [1:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 2'h0;
      deq_ptr_value <= 2'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq;
      do_deq = io_deq_ready & ~empty;
      if (io_flush) begin
        enq_ptr_value <= 2'h0;
        deq_ptr_value <= 2'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 2'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 2'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_4x192 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_exception,
        io_enq_bits_fetch_packet_index,
        4'h0,
        io_enq_bits_ROB_index,
        139'h0,
        io_enq_bits_RD_valid,
        io_enq_bits_RD_data,
        io_enq_bits_RD})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_RD = _ram_ext_R0_data[6:0];
  assign io_deq_bits_RD_data = _ram_ext_R0_data[38:7];
  assign io_deq_bits_RD_valid = _ram_ext_R0_data[39];
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[71:40];
  assign io_deq_bits_branch_taken = _ram_ext_R0_data[72];
  assign io_deq_bits_target_address = _ram_ext_R0_data[104:73];
  assign io_deq_bits_branch_valid = _ram_ext_R0_data[105];
  assign io_deq_bits_address = _ram_ext_R0_data[137:106];
  assign io_deq_bits_memory_type = _ram_ext_R0_data[139:138];
  assign io_deq_bits_access_width = _ram_ext_R0_data[141:140];
  assign io_deq_bits_is_unsigned = _ram_ext_R0_data[142];
  assign io_deq_bits_wr_data = _ram_ext_R0_data[174:143];
  assign io_deq_bits_MOB_index = _ram_ext_R0_data[178:175];
  assign io_deq_bits_ROB_index = _ram_ext_R0_data[184:179];
  assign io_deq_bits_FTQ_index = _ram_ext_R0_data[188:185];
  assign io_deq_bits_fetch_packet_index = _ram_ext_R0_data[190:189];
  assign io_deq_bits_exception = _ram_ext_R0_data[191];
endmodule

module Arbiter2_FU_output(
  output        io_in_0_ready,
  input         io_in_0_valid,
  input  [6:0]  io_in_0_bits_RD,
  input  [31:0] io_in_0_bits_RD_data,
  input         io_in_0_bits_RD_valid,
  input  [31:0] io_in_0_bits_fetch_PC,
  input         io_in_0_bits_branch_taken,
  input  [31:0] io_in_0_bits_target_address,
  input         io_in_0_bits_branch_valid,
  input  [31:0] io_in_0_bits_address,
  input  [1:0]  io_in_0_bits_memory_type,
                io_in_0_bits_access_width,
  input         io_in_0_bits_is_unsigned,
  input  [31:0] io_in_0_bits_wr_data,
  input  [3:0]  io_in_0_bits_MOB_index,
  input  [5:0]  io_in_0_bits_ROB_index,
  input  [3:0]  io_in_0_bits_FTQ_index,
  input  [1:0]  io_in_0_bits_fetch_packet_index,
  input         io_in_0_bits_exception,
  output        io_in_1_ready,
  input         io_in_1_valid,
  input  [6:0]  io_in_1_bits_RD,
  input  [31:0] io_in_1_bits_RD_data,
  input         io_in_1_bits_RD_valid,
  input  [31:0] io_in_1_bits_fetch_PC,
  input         io_in_1_bits_branch_taken,
  input  [31:0] io_in_1_bits_target_address,
  input         io_in_1_bits_branch_valid,
  input  [31:0] io_in_1_bits_address,
  input  [1:0]  io_in_1_bits_memory_type,
                io_in_1_bits_access_width,
  input         io_in_1_bits_is_unsigned,
  input  [31:0] io_in_1_bits_wr_data,
  input  [3:0]  io_in_1_bits_MOB_index,
  input  [5:0]  io_in_1_bits_ROB_index,
  input  [3:0]  io_in_1_bits_FTQ_index,
  input  [1:0]  io_in_1_bits_fetch_packet_index,
  input         io_in_1_bits_exception,
                io_out_ready,
  output        io_out_valid,
  output [6:0]  io_out_bits_RD,
  output [31:0] io_out_bits_RD_data,
  output        io_out_bits_RD_valid,
  output [31:0] io_out_bits_fetch_PC,
  output        io_out_bits_branch_taken,
  output [31:0] io_out_bits_target_address,
  output        io_out_bits_branch_valid,
  output [31:0] io_out_bits_address,
  output [1:0]  io_out_bits_memory_type,
                io_out_bits_access_width,
  output        io_out_bits_is_unsigned,
  output [31:0] io_out_bits_wr_data,
  output [3:0]  io_out_bits_MOB_index,
  output [5:0]  io_out_bits_ROB_index,
  output [3:0]  io_out_bits_FTQ_index,
  output [1:0]  io_out_bits_fetch_packet_index,
  output        io_out_bits_exception
);

  assign io_in_0_ready = io_out_ready;
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;
  assign io_out_valid = io_in_0_valid | io_in_1_valid;
  assign io_out_bits_RD = io_in_0_valid ? io_in_0_bits_RD : io_in_1_bits_RD;
  assign io_out_bits_RD_data =
    io_in_0_valid ? io_in_0_bits_RD_data : io_in_1_bits_RD_data;
  assign io_out_bits_RD_valid =
    io_in_0_valid ? io_in_0_bits_RD_valid : io_in_1_bits_RD_valid;
  assign io_out_bits_fetch_PC =
    io_in_0_valid ? io_in_0_bits_fetch_PC : io_in_1_bits_fetch_PC;
  assign io_out_bits_branch_taken =
    io_in_0_valid ? io_in_0_bits_branch_taken : io_in_1_bits_branch_taken;
  assign io_out_bits_target_address =
    io_in_0_valid ? io_in_0_bits_target_address : io_in_1_bits_target_address;
  assign io_out_bits_branch_valid =
    io_in_0_valid ? io_in_0_bits_branch_valid : io_in_1_bits_branch_valid;
  assign io_out_bits_address =
    io_in_0_valid ? io_in_0_bits_address : io_in_1_bits_address;
  assign io_out_bits_memory_type =
    io_in_0_valid ? io_in_0_bits_memory_type : io_in_1_bits_memory_type;
  assign io_out_bits_access_width =
    io_in_0_valid ? io_in_0_bits_access_width : io_in_1_bits_access_width;
  assign io_out_bits_is_unsigned =
    io_in_0_valid ? io_in_0_bits_is_unsigned : io_in_1_bits_is_unsigned;
  assign io_out_bits_wr_data =
    io_in_0_valid ? io_in_0_bits_wr_data : io_in_1_bits_wr_data;
  assign io_out_bits_MOB_index =
    io_in_0_valid ? io_in_0_bits_MOB_index : io_in_1_bits_MOB_index;
  assign io_out_bits_ROB_index =
    io_in_0_valid ? io_in_0_bits_ROB_index : io_in_1_bits_ROB_index;
  assign io_out_bits_FTQ_index =
    io_in_0_valid ? io_in_0_bits_FTQ_index : io_in_1_bits_FTQ_index;
  assign io_out_bits_fetch_packet_index =
    io_in_0_valid ? io_in_0_bits_fetch_packet_index : io_in_1_bits_fetch_packet_index;
  assign io_out_bits_exception =
    io_in_0_valid ? io_in_0_bits_exception : io_in_1_bits_exception;
endmodule

module MOB(
  input         clock,
                reset,
                io_flush,
  output        io_reserve_0_ready,
  input         io_reserve_0_valid,
                io_reserve_0_bits_ready_bits_RS1_ready,
                io_reserve_0_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_0_bits_RDold,
  input  [6:0]  io_reserve_0_bits_RD,
  input         io_reserve_0_bits_RD_valid,
  input  [6:0]  io_reserve_0_bits_RS1,
  input         io_reserve_0_bits_RS1_valid,
  input  [6:0]  io_reserve_0_bits_RS2,
  input         io_reserve_0_bits_RS2_valid,
  input  [20:0] io_reserve_0_bits_IMM,
  input  [2:0]  io_reserve_0_bits_FUNCT3,
  input  [1:0]  io_reserve_0_bits_packet_index,
  input  [5:0]  io_reserve_0_bits_ROB_index,
  input  [3:0]  io_reserve_0_bits_MOB_index,
                io_reserve_0_bits_FTQ_index,
  input  [4:0]  io_reserve_0_bits_instructionType,
  input  [1:0]  io_reserve_0_bits_portID,
                io_reserve_0_bits_RS_type,
  input         io_reserve_0_bits_needs_ALU,
                io_reserve_0_bits_needs_branch_unit,
                io_reserve_0_bits_needs_CSRs,
                io_reserve_0_bits_SUBTRACT,
                io_reserve_0_bits_MULTIPLY,
                io_reserve_0_bits_IS_IMM,
  input  [1:0]  io_reserve_0_bits_memory_type,
                io_reserve_0_bits_access_width,
  output        io_reserve_1_ready,
  input         io_reserve_1_valid,
                io_reserve_1_bits_ready_bits_RS1_ready,
                io_reserve_1_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_1_bits_RDold,
  input  [6:0]  io_reserve_1_bits_RD,
  input         io_reserve_1_bits_RD_valid,
  input  [6:0]  io_reserve_1_bits_RS1,
  input         io_reserve_1_bits_RS1_valid,
  input  [6:0]  io_reserve_1_bits_RS2,
  input         io_reserve_1_bits_RS2_valid,
  input  [20:0] io_reserve_1_bits_IMM,
  input  [2:0]  io_reserve_1_bits_FUNCT3,
  input  [1:0]  io_reserve_1_bits_packet_index,
  input  [5:0]  io_reserve_1_bits_ROB_index,
  input  [3:0]  io_reserve_1_bits_MOB_index,
                io_reserve_1_bits_FTQ_index,
  input  [4:0]  io_reserve_1_bits_instructionType,
  input  [1:0]  io_reserve_1_bits_portID,
                io_reserve_1_bits_RS_type,
  input         io_reserve_1_bits_needs_ALU,
                io_reserve_1_bits_needs_branch_unit,
                io_reserve_1_bits_needs_CSRs,
                io_reserve_1_bits_SUBTRACT,
                io_reserve_1_bits_MULTIPLY,
                io_reserve_1_bits_IS_IMM,
  input  [1:0]  io_reserve_1_bits_memory_type,
                io_reserve_1_bits_access_width,
  output        io_reserve_2_ready,
  input         io_reserve_2_valid,
                io_reserve_2_bits_ready_bits_RS1_ready,
                io_reserve_2_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_2_bits_RDold,
  input  [6:0]  io_reserve_2_bits_RD,
  input         io_reserve_2_bits_RD_valid,
  input  [6:0]  io_reserve_2_bits_RS1,
  input         io_reserve_2_bits_RS1_valid,
  input  [6:0]  io_reserve_2_bits_RS2,
  input         io_reserve_2_bits_RS2_valid,
  input  [20:0] io_reserve_2_bits_IMM,
  input  [2:0]  io_reserve_2_bits_FUNCT3,
  input  [1:0]  io_reserve_2_bits_packet_index,
  input  [5:0]  io_reserve_2_bits_ROB_index,
  input  [3:0]  io_reserve_2_bits_MOB_index,
                io_reserve_2_bits_FTQ_index,
  input  [4:0]  io_reserve_2_bits_instructionType,
  input  [1:0]  io_reserve_2_bits_portID,
                io_reserve_2_bits_RS_type,
  input         io_reserve_2_bits_needs_ALU,
                io_reserve_2_bits_needs_branch_unit,
                io_reserve_2_bits_needs_CSRs,
                io_reserve_2_bits_SUBTRACT,
                io_reserve_2_bits_MULTIPLY,
                io_reserve_2_bits_IS_IMM,
  input  [1:0]  io_reserve_2_bits_memory_type,
                io_reserve_2_bits_access_width,
  output        io_reserve_3_ready,
  input         io_reserve_3_valid,
                io_reserve_3_bits_ready_bits_RS1_ready,
                io_reserve_3_bits_ready_bits_RS2_ready,
  input  [4:0]  io_reserve_3_bits_RDold,
  input  [6:0]  io_reserve_3_bits_RD,
  input         io_reserve_3_bits_RD_valid,
  input  [6:0]  io_reserve_3_bits_RS1,
  input         io_reserve_3_bits_RS1_valid,
  input  [6:0]  io_reserve_3_bits_RS2,
  input         io_reserve_3_bits_RS2_valid,
  input  [20:0] io_reserve_3_bits_IMM,
  input  [2:0]  io_reserve_3_bits_FUNCT3,
  input  [1:0]  io_reserve_3_bits_packet_index,
  input  [5:0]  io_reserve_3_bits_ROB_index,
  input  [3:0]  io_reserve_3_bits_MOB_index,
                io_reserve_3_bits_FTQ_index,
  input  [4:0]  io_reserve_3_bits_instructionType,
  input  [1:0]  io_reserve_3_bits_portID,
                io_reserve_3_bits_RS_type,
  input         io_reserve_3_bits_needs_ALU,
                io_reserve_3_bits_needs_branch_unit,
                io_reserve_3_bits_needs_CSRs,
                io_reserve_3_bits_SUBTRACT,
                io_reserve_3_bits_MULTIPLY,
                io_reserve_3_bits_IS_IMM,
  input  [1:0]  io_reserve_3_bits_memory_type,
                io_reserve_3_bits_access_width,
  output        io_reserved_pointers_0_valid,
  output [3:0]  io_reserved_pointers_0_bits,
  output        io_reserved_pointers_1_valid,
  output [3:0]  io_reserved_pointers_1_bits,
  output        io_reserved_pointers_2_valid,
  output [3:0]  io_reserved_pointers_2_bits,
  output        io_reserved_pointers_3_valid,
  output [3:0]  io_reserved_pointers_3_bits,
  input  [31:0] io_fetch_PC,
  input         io_AGU_output_valid,
  input  [6:0]  io_AGU_output_bits_RD,
  input  [31:0] io_AGU_output_bits_RD_data,
  input         io_AGU_output_bits_RD_valid,
  input  [31:0] io_AGU_output_bits_fetch_PC,
  input         io_AGU_output_bits_branch_taken,
  input  [31:0] io_AGU_output_bits_target_address,
  input         io_AGU_output_bits_branch_valid,
  input  [31:0] io_AGU_output_bits_address,
  input  [1:0]  io_AGU_output_bits_memory_type,
                io_AGU_output_bits_access_width,
  input         io_AGU_output_bits_is_unsigned,
  input  [31:0] io_AGU_output_bits_wr_data,
  input  [3:0]  io_AGU_output_bits_MOB_index,
  input  [5:0]  io_AGU_output_bits_ROB_index,
  input  [3:0]  io_AGU_output_bits_FTQ_index,
  input  [1:0]  io_AGU_output_bits_fetch_packet_index,
  input         io_AGU_output_bits_exception,
  output        io_MOB_output_valid,
  output [6:0]  io_MOB_output_bits_RD,
  output [31:0] io_MOB_output_bits_RD_data,
  output        io_MOB_output_bits_RD_valid,
  output [31:0] io_MOB_output_bits_fetch_PC,
  output        io_MOB_output_bits_branch_taken,
  output [31:0] io_MOB_output_bits_target_address,
  output        io_MOB_output_bits_branch_valid,
  output [31:0] io_MOB_output_bits_address,
  output [1:0]  io_MOB_output_bits_memory_type,
                io_MOB_output_bits_access_width,
  output        io_MOB_output_bits_is_unsigned,
  output [31:0] io_MOB_output_bits_wr_data,
  output [3:0]  io_MOB_output_bits_MOB_index,
  output [5:0]  io_MOB_output_bits_ROB_index,
  output [3:0]  io_MOB_output_bits_FTQ_index,
  output [1:0]  io_MOB_output_bits_fetch_packet_index,
  output        io_MOB_output_bits_exception,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_backend_memory_request_ready,
  output        io_backend_memory_request_valid,
  output [31:0] io_backend_memory_request_bits_addr,
                io_backend_memory_request_bits_data,
  output [1:0]  io_backend_memory_request_bits_memory_type,
                io_backend_memory_request_bits_access_width,
  output [3:0]  io_backend_memory_request_bits_MOB_index,
  output        io_backend_memory_response_ready,
  input         io_backend_memory_response_valid,
  input  [31:0] io_backend_memory_response_bits_data,
  input  [3:0]  io_backend_memory_response_bits_MOB_index
);

  wire [2:0]        _availalbe_MOB_entries_4to2;
  wire              _FU_output_arbiter_io_in_0_ready;
  wire              _FU_output_arbiter_io_in_1_ready;
  wire              _FU_output_store_Q_io_enq_ready;
  wire              _FU_output_store_Q_io_deq_valid;
  wire [6:0]        _FU_output_store_Q_io_deq_bits_RD;
  wire [31:0]       _FU_output_store_Q_io_deq_bits_RD_data;
  wire              _FU_output_store_Q_io_deq_bits_RD_valid;
  wire [31:0]       _FU_output_store_Q_io_deq_bits_fetch_PC;
  wire              _FU_output_store_Q_io_deq_bits_branch_taken;
  wire [31:0]       _FU_output_store_Q_io_deq_bits_target_address;
  wire              _FU_output_store_Q_io_deq_bits_branch_valid;
  wire [31:0]       _FU_output_store_Q_io_deq_bits_address;
  wire [1:0]        _FU_output_store_Q_io_deq_bits_memory_type;
  wire [1:0]        _FU_output_store_Q_io_deq_bits_access_width;
  wire              _FU_output_store_Q_io_deq_bits_is_unsigned;
  wire [31:0]       _FU_output_store_Q_io_deq_bits_wr_data;
  wire [3:0]        _FU_output_store_Q_io_deq_bits_MOB_index;
  wire [5:0]        _FU_output_store_Q_io_deq_bits_ROB_index;
  wire [3:0]        _FU_output_store_Q_io_deq_bits_FTQ_index;
  wire [1:0]        _FU_output_store_Q_io_deq_bits_fetch_packet_index;
  wire              _FU_output_store_Q_io_deq_bits_exception;
  wire              _FU_output_load_Q_io_enq_ready;
  wire              _FU_output_load_Q_io_deq_valid;
  wire [6:0]        _FU_output_load_Q_io_deq_bits_RD;
  wire [31:0]       _FU_output_load_Q_io_deq_bits_RD_data;
  wire              _FU_output_load_Q_io_deq_bits_RD_valid;
  wire [31:0]       _FU_output_load_Q_io_deq_bits_fetch_PC;
  wire              _FU_output_load_Q_io_deq_bits_branch_taken;
  wire [31:0]       _FU_output_load_Q_io_deq_bits_target_address;
  wire              _FU_output_load_Q_io_deq_bits_branch_valid;
  wire [31:0]       _FU_output_load_Q_io_deq_bits_address;
  wire [1:0]        _FU_output_load_Q_io_deq_bits_memory_type;
  wire [1:0]        _FU_output_load_Q_io_deq_bits_access_width;
  wire              _FU_output_load_Q_io_deq_bits_is_unsigned;
  wire [31:0]       _FU_output_load_Q_io_deq_bits_wr_data;
  wire [3:0]        _FU_output_load_Q_io_deq_bits_MOB_index;
  wire [5:0]        _FU_output_load_Q_io_deq_bits_ROB_index;
  wire [3:0]        _FU_output_load_Q_io_deq_bits_FTQ_index;
  wire [1:0]        _FU_output_load_Q_io_deq_bits_fetch_packet_index;
  wire              _FU_output_load_Q_io_deq_bits_exception;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  reg               MOB_0_valid;
  reg  [1:0]        MOB_0_memory_type;
  reg  [5:0]        MOB_0_ROB_index;
  reg  [1:0]        MOB_0_fetch_packet_index;
  reg  [31:0]       MOB_0_address;
  reg  [1:0]        MOB_0_access_width;
  reg  [6:0]        MOB_0_RD;
  reg  [31:0]       MOB_0_data;
  reg               MOB_0_data_valid;
  reg               MOB_0_pending;
  reg               MOB_0_completed;
  reg               MOB_0_committed;
  reg               MOB_0_exception;
  reg               MOB_1_valid;
  reg  [1:0]        MOB_1_memory_type;
  reg  [5:0]        MOB_1_ROB_index;
  reg  [1:0]        MOB_1_fetch_packet_index;
  reg  [31:0]       MOB_1_address;
  reg  [1:0]        MOB_1_access_width;
  reg  [6:0]        MOB_1_RD;
  reg  [31:0]       MOB_1_data;
  reg               MOB_1_data_valid;
  reg               MOB_1_pending;
  reg               MOB_1_completed;
  reg               MOB_1_committed;
  reg               MOB_1_exception;
  reg               MOB_2_valid;
  reg  [1:0]        MOB_2_memory_type;
  reg  [5:0]        MOB_2_ROB_index;
  reg  [1:0]        MOB_2_fetch_packet_index;
  reg  [31:0]       MOB_2_address;
  reg  [1:0]        MOB_2_access_width;
  reg  [6:0]        MOB_2_RD;
  reg  [31:0]       MOB_2_data;
  reg               MOB_2_data_valid;
  reg               MOB_2_pending;
  reg               MOB_2_completed;
  reg               MOB_2_committed;
  reg               MOB_2_exception;
  reg               MOB_3_valid;
  reg  [1:0]        MOB_3_memory_type;
  reg  [5:0]        MOB_3_ROB_index;
  reg  [1:0]        MOB_3_fetch_packet_index;
  reg  [31:0]       MOB_3_address;
  reg  [1:0]        MOB_3_access_width;
  reg  [6:0]        MOB_3_RD;
  reg  [31:0]       MOB_3_data;
  reg               MOB_3_data_valid;
  reg               MOB_3_pending;
  reg               MOB_3_completed;
  reg               MOB_3_committed;
  reg               MOB_3_exception;
  reg               MOB_4_valid;
  reg  [1:0]        MOB_4_memory_type;
  reg  [5:0]        MOB_4_ROB_index;
  reg  [1:0]        MOB_4_fetch_packet_index;
  reg  [31:0]       MOB_4_address;
  reg  [1:0]        MOB_4_access_width;
  reg  [6:0]        MOB_4_RD;
  reg  [31:0]       MOB_4_data;
  reg               MOB_4_data_valid;
  reg               MOB_4_pending;
  reg               MOB_4_completed;
  reg               MOB_4_committed;
  reg               MOB_4_exception;
  reg               MOB_5_valid;
  reg  [1:0]        MOB_5_memory_type;
  reg  [5:0]        MOB_5_ROB_index;
  reg  [1:0]        MOB_5_fetch_packet_index;
  reg  [31:0]       MOB_5_address;
  reg  [1:0]        MOB_5_access_width;
  reg  [6:0]        MOB_5_RD;
  reg  [31:0]       MOB_5_data;
  reg               MOB_5_data_valid;
  reg               MOB_5_pending;
  reg               MOB_5_completed;
  reg               MOB_5_committed;
  reg               MOB_5_exception;
  reg               MOB_6_valid;
  reg  [1:0]        MOB_6_memory_type;
  reg  [5:0]        MOB_6_ROB_index;
  reg  [1:0]        MOB_6_fetch_packet_index;
  reg  [31:0]       MOB_6_address;
  reg  [1:0]        MOB_6_access_width;
  reg  [6:0]        MOB_6_RD;
  reg  [31:0]       MOB_6_data;
  reg               MOB_6_data_valid;
  reg               MOB_6_pending;
  reg               MOB_6_completed;
  reg               MOB_6_committed;
  reg               MOB_6_exception;
  reg               MOB_7_valid;
  reg  [1:0]        MOB_7_memory_type;
  reg  [5:0]        MOB_7_ROB_index;
  reg  [1:0]        MOB_7_fetch_packet_index;
  reg  [31:0]       MOB_7_address;
  reg  [1:0]        MOB_7_access_width;
  reg  [6:0]        MOB_7_RD;
  reg  [31:0]       MOB_7_data;
  reg               MOB_7_data_valid;
  reg               MOB_7_pending;
  reg               MOB_7_completed;
  reg               MOB_7_committed;
  reg               MOB_7_exception;
  reg               MOB_8_valid;
  reg  [1:0]        MOB_8_memory_type;
  reg  [5:0]        MOB_8_ROB_index;
  reg  [1:0]        MOB_8_fetch_packet_index;
  reg  [31:0]       MOB_8_address;
  reg  [1:0]        MOB_8_access_width;
  reg  [6:0]        MOB_8_RD;
  reg  [31:0]       MOB_8_data;
  reg               MOB_8_data_valid;
  reg               MOB_8_pending;
  reg               MOB_8_completed;
  reg               MOB_8_committed;
  reg               MOB_8_exception;
  reg               MOB_9_valid;
  reg  [1:0]        MOB_9_memory_type;
  reg  [5:0]        MOB_9_ROB_index;
  reg  [1:0]        MOB_9_fetch_packet_index;
  reg  [31:0]       MOB_9_address;
  reg  [1:0]        MOB_9_access_width;
  reg  [6:0]        MOB_9_RD;
  reg  [31:0]       MOB_9_data;
  reg               MOB_9_data_valid;
  reg               MOB_9_pending;
  reg               MOB_9_completed;
  reg               MOB_9_committed;
  reg               MOB_9_exception;
  reg               MOB_10_valid;
  reg  [1:0]        MOB_10_memory_type;
  reg  [5:0]        MOB_10_ROB_index;
  reg  [1:0]        MOB_10_fetch_packet_index;
  reg  [31:0]       MOB_10_address;
  reg  [1:0]        MOB_10_access_width;
  reg  [6:0]        MOB_10_RD;
  reg  [31:0]       MOB_10_data;
  reg               MOB_10_data_valid;
  reg               MOB_10_pending;
  reg               MOB_10_completed;
  reg               MOB_10_committed;
  reg               MOB_10_exception;
  reg               MOB_11_valid;
  reg  [1:0]        MOB_11_memory_type;
  reg  [5:0]        MOB_11_ROB_index;
  reg  [1:0]        MOB_11_fetch_packet_index;
  reg  [31:0]       MOB_11_address;
  reg  [1:0]        MOB_11_access_width;
  reg  [6:0]        MOB_11_RD;
  reg  [31:0]       MOB_11_data;
  reg               MOB_11_data_valid;
  reg               MOB_11_pending;
  reg               MOB_11_completed;
  reg               MOB_11_committed;
  reg               MOB_11_exception;
  reg               MOB_12_valid;
  reg  [1:0]        MOB_12_memory_type;
  reg  [5:0]        MOB_12_ROB_index;
  reg  [1:0]        MOB_12_fetch_packet_index;
  reg  [31:0]       MOB_12_address;
  reg  [1:0]        MOB_12_access_width;
  reg  [6:0]        MOB_12_RD;
  reg  [31:0]       MOB_12_data;
  reg               MOB_12_data_valid;
  reg               MOB_12_pending;
  reg               MOB_12_completed;
  reg               MOB_12_committed;
  reg               MOB_12_exception;
  reg               MOB_13_valid;
  reg  [1:0]        MOB_13_memory_type;
  reg  [5:0]        MOB_13_ROB_index;
  reg  [1:0]        MOB_13_fetch_packet_index;
  reg  [31:0]       MOB_13_address;
  reg  [1:0]        MOB_13_access_width;
  reg  [6:0]        MOB_13_RD;
  reg  [31:0]       MOB_13_data;
  reg               MOB_13_data_valid;
  reg               MOB_13_pending;
  reg               MOB_13_completed;
  reg               MOB_13_committed;
  reg               MOB_13_exception;
  reg               MOB_14_valid;
  reg  [1:0]        MOB_14_memory_type;
  reg  [5:0]        MOB_14_ROB_index;
  reg  [1:0]        MOB_14_fetch_packet_index;
  reg  [31:0]       MOB_14_address;
  reg  [1:0]        MOB_14_access_width;
  reg  [6:0]        MOB_14_RD;
  reg  [31:0]       MOB_14_data;
  reg               MOB_14_data_valid;
  reg               MOB_14_pending;
  reg               MOB_14_completed;
  reg               MOB_14_committed;
  reg               MOB_14_exception;
  reg               MOB_15_valid;
  reg  [1:0]        MOB_15_memory_type;
  reg  [5:0]        MOB_15_ROB_index;
  reg  [1:0]        MOB_15_fetch_packet_index;
  reg  [31:0]       MOB_15_address;
  reg  [1:0]        MOB_15_access_width;
  reg  [6:0]        MOB_15_RD;
  reg  [31:0]       MOB_15_data;
  reg               MOB_15_data_valid;
  reg               MOB_15_pending;
  reg               MOB_15_completed;
  reg               MOB_15_committed;
  reg               MOB_15_exception;
  wire [4:0]        _age_vector_0_T_2 = {1'h0, 4'h0 - front_index} % 5'h10;
  wire [3:0]        age_vector_0 = _age_vector_0_T_2[3:0];
  wire [4:0]        _age_vector_1_T_2 = {1'h0, 4'h1 - front_index} % 5'h10;
  wire [3:0]        age_vector_1 = _age_vector_1_T_2[3:0];
  wire [4:0]        _age_vector_2_T_2 = {1'h0, 4'h2 - front_index} % 5'h10;
  wire [3:0]        age_vector_2 = _age_vector_2_T_2[3:0];
  wire [4:0]        _age_vector_3_T_2 = {1'h0, 4'h3 - front_index} % 5'h10;
  wire [3:0]        age_vector_3 = _age_vector_3_T_2[3:0];
  wire [4:0]        _age_vector_4_T_2 = {1'h0, 4'h4 - front_index} % 5'h10;
  wire [3:0]        age_vector_4 = _age_vector_4_T_2[3:0];
  wire [4:0]        _age_vector_5_T_2 = {1'h0, 4'h5 - front_index} % 5'h10;
  wire [3:0]        age_vector_5 = _age_vector_5_T_2[3:0];
  wire [4:0]        _age_vector_6_T_2 = {1'h0, 4'h6 - front_index} % 5'h10;
  wire [3:0]        age_vector_6 = _age_vector_6_T_2[3:0];
  wire [4:0]        _age_vector_7_T_2 = {1'h0, 4'h7 - front_index} % 5'h10;
  wire [3:0]        age_vector_7 = _age_vector_7_T_2[3:0];
  wire [4:0]        _age_vector_8_T_2 = {1'h0, 4'h8 - front_index} % 5'h10;
  wire [3:0]        age_vector_8 = _age_vector_8_T_2[3:0];
  wire [4:0]        _age_vector_9_T_2 = {1'h0, 4'h9 - front_index} % 5'h10;
  wire [3:0]        age_vector_9 = _age_vector_9_T_2[3:0];
  wire [4:0]        _age_vector_10_T_2 = {1'h0, 4'hA - front_index} % 5'h10;
  wire [3:0]        age_vector_10 = _age_vector_10_T_2[3:0];
  wire [4:0]        _age_vector_11_T_2 = {1'h0, 4'hB - front_index} % 5'h10;
  wire [3:0]        age_vector_11 = _age_vector_11_T_2[3:0];
  wire [4:0]        _age_vector_12_T_2 = {1'h0, 4'hC - front_index} % 5'h10;
  wire [3:0]        age_vector_12 = _age_vector_12_T_2[3:0];
  wire [4:0]        _age_vector_13_T_2 = {1'h0, 4'hD - front_index} % 5'h10;
  wire [3:0]        age_vector_13 = _age_vector_13_T_2[3:0];
  wire [4:0]        _age_vector_14_T_2 = {1'h0, 4'hE - front_index} % 5'h10;
  wire [3:0]        age_vector_14 = _age_vector_14_T_2[3:0];
  wire [4:0]        _age_vector_15_T_2 = {1'h0, 4'hF - front_index} % 5'h10;
  wire [3:0]        age_vector_15 = _age_vector_15_T_2[3:0];
  wire              written_vec_0 = io_reserve_0_valid & (|_availalbe_MOB_entries_4to2);
  wire              written_vec_1 = io_reserve_1_valid & (|_availalbe_MOB_entries_4to2);
  wire              written_vec_2 = io_reserve_2_valid & (|_availalbe_MOB_entries_4to2);
  wire              written_vec_3 = io_reserve_3_valid & (|_availalbe_MOB_entries_4to2);
  wire [1:0]        _GEN = {1'h0, written_vec_0};
  wire [3:0]        _io_reserved_pointers_0_bits_T =
    back_index + {3'h0, written_vec_0 - 1'h1};
  wire [1:0]        _GEN_0 = {1'h0, written_vec_1};
  wire [3:0]        _io_reserved_pointers_1_bits_T =
    back_index + {2'h0, _GEN + _GEN_0 - 2'h1};
  wire [1:0]        _GEN_1 = {1'h0, written_vec_2};
  wire [3:0]        _io_reserved_pointers_2_bits_T =
    back_index + {2'h0, _GEN + _GEN_0 + _GEN_1 - 2'h1};
  wire [1:0]        _GEN_2 = {1'h0, written_vec_3};
  wire [3:0]        _io_reserved_pointers_3_bits_T =
    back_index + {1'h0, {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + _GEN_2} - 3'h1};
  wire [15:0][3:0]  _GEN_3 =
    {{age_vector_15},
     {age_vector_14},
     {age_vector_13},
     {age_vector_12},
     {age_vector_11},
     {age_vector_10},
     {age_vector_9},
     {age_vector_8},
     {age_vector_7},
     {age_vector_6},
     {age_vector_5},
     {age_vector_4},
     {age_vector_3},
     {age_vector_2},
     {age_vector_1},
     {age_vector_0}};
  wire              is_load = MOB_0_memory_type == 2'h1;
  wire              is_store = MOB_0_memory_type == 2'h2;
  wire              is_load_1 = MOB_1_memory_type == 2'h1;
  wire              is_store_1 = MOB_1_memory_type == 2'h2;
  wire              is_load_2 = MOB_2_memory_type == 2'h1;
  wire              is_store_2 = MOB_2_memory_type == 2'h2;
  wire              is_load_3 = MOB_3_memory_type == 2'h1;
  wire              is_store_3 = MOB_3_memory_type == 2'h2;
  wire              is_load_4 = MOB_4_memory_type == 2'h1;
  wire              is_store_4 = MOB_4_memory_type == 2'h2;
  wire              is_load_5 = MOB_5_memory_type == 2'h1;
  wire              is_store_5 = MOB_5_memory_type == 2'h2;
  wire              is_load_6 = MOB_6_memory_type == 2'h1;
  wire              is_store_6 = MOB_6_memory_type == 2'h2;
  wire              is_load_7 = MOB_7_memory_type == 2'h1;
  wire              is_store_7 = MOB_7_memory_type == 2'h2;
  wire              is_load_8 = MOB_8_memory_type == 2'h1;
  wire              is_store_8 = MOB_8_memory_type == 2'h2;
  wire              is_load_9 = MOB_9_memory_type == 2'h1;
  wire              is_store_9 = MOB_9_memory_type == 2'h2;
  wire              is_load_10 = MOB_10_memory_type == 2'h1;
  wire              is_store_10 = MOB_10_memory_type == 2'h2;
  wire              is_load_11 = MOB_11_memory_type == 2'h1;
  wire              is_store_11 = MOB_11_memory_type == 2'h2;
  wire              is_load_12 = MOB_12_memory_type == 2'h1;
  wire              is_store_12 = MOB_12_memory_type == 2'h2;
  wire              is_load_13 = MOB_13_memory_type == 2'h1;
  wire              is_store_13 = MOB_13_memory_type == 2'h2;
  wire              is_load_14 = MOB_14_memory_type == 2'h1;
  wire              is_store_14 = MOB_14_memory_type == 2'h2;
  wire              is_load_15 = MOB_15_memory_type == 2'h1;
  wire              is_store_15 = MOB_15_memory_type == 2'h2;
  wire              possible_load_vec_0 = MOB_0_valid & MOB_0_pending & is_load;
  wire              possible_load_vec_1 = MOB_1_valid & MOB_1_pending & is_load_1;
  wire              possible_load_vec_2 = MOB_2_valid & MOB_2_pending & is_load_2;
  wire              possible_load_vec_3 = MOB_3_valid & MOB_3_pending & is_load_3;
  wire              possible_load_vec_4 = MOB_4_valid & MOB_4_pending & is_load_4;
  wire              possible_load_vec_5 = MOB_5_valid & MOB_5_pending & is_load_5;
  wire              possible_load_vec_6 = MOB_6_valid & MOB_6_pending & is_load_6;
  wire              possible_load_vec_7 = MOB_7_valid & MOB_7_pending & is_load_7;
  wire              possible_load_vec_8 = MOB_8_valid & MOB_8_pending & is_load_8;
  wire              possible_load_vec_9 = MOB_9_valid & MOB_9_pending & is_load_9;
  wire              possible_load_vec_10 = MOB_10_valid & MOB_10_pending & is_load_10;
  wire              possible_load_vec_11 = MOB_11_valid & MOB_11_pending & is_load_11;
  wire              possible_load_vec_12 = MOB_12_valid & MOB_12_pending & is_load_12;
  wire              possible_load_vec_13 = MOB_13_valid & MOB_13_pending & is_load_13;
  wire              possible_load_vec_14 = MOB_14_valid & MOB_14_pending & is_load_14;
  wire [15:0]       _GEN_4 =
    {{MOB_15_valid},
     {MOB_14_valid},
     {MOB_13_valid},
     {MOB_12_valid},
     {MOB_11_valid},
     {MOB_10_valid},
     {MOB_9_valid},
     {MOB_8_valid},
     {MOB_7_valid},
     {MOB_6_valid},
     {MOB_5_valid},
     {MOB_4_valid},
     {MOB_3_valid},
     {MOB_2_valid},
     {MOB_1_valid},
     {MOB_0_valid}};
  wire [15:0][1:0]  _GEN_5 =
    {{MOB_15_memory_type},
     {MOB_14_memory_type},
     {MOB_13_memory_type},
     {MOB_12_memory_type},
     {MOB_11_memory_type},
     {MOB_10_memory_type},
     {MOB_9_memory_type},
     {MOB_8_memory_type},
     {MOB_7_memory_type},
     {MOB_6_memory_type},
     {MOB_5_memory_type},
     {MOB_4_memory_type},
     {MOB_3_memory_type},
     {MOB_2_memory_type},
     {MOB_1_memory_type},
     {MOB_0_memory_type}};
  wire [15:0][31:0] _GEN_6 =
    {{MOB_15_address},
     {MOB_14_address},
     {MOB_13_address},
     {MOB_12_address},
     {MOB_11_address},
     {MOB_10_address},
     {MOB_9_address},
     {MOB_8_address},
     {MOB_7_address},
     {MOB_6_address},
     {MOB_5_address},
     {MOB_4_address},
     {MOB_3_address},
     {MOB_2_address},
     {MOB_1_address},
     {MOB_0_address}};
  wire [15:0][1:0]  _GEN_7 =
    {{MOB_15_access_width},
     {MOB_14_access_width},
     {MOB_13_access_width},
     {MOB_12_access_width},
     {MOB_11_access_width},
     {MOB_10_access_width},
     {MOB_9_access_width},
     {MOB_8_access_width},
     {MOB_7_access_width},
     {MOB_6_access_width},
     {MOB_5_access_width},
     {MOB_4_access_width},
     {MOB_3_access_width},
     {MOB_2_access_width},
     {MOB_1_access_width},
     {MOB_0_access_width}};
  wire [15:0][31:0] _GEN_8 =
    {{MOB_15_data},
     {MOB_14_data},
     {MOB_13_data},
     {MOB_12_data},
     {MOB_11_data},
     {MOB_10_data},
     {MOB_9_data},
     {MOB_8_data},
     {MOB_7_data},
     {MOB_6_data},
     {MOB_5_data},
     {MOB_4_data},
     {MOB_3_data},
     {MOB_2_data},
     {MOB_1_data},
     {MOB_0_data}};
  wire [15:0]       _GEN_9 =
    {{MOB_15_pending},
     {MOB_14_pending},
     {MOB_13_pending},
     {MOB_12_pending},
     {MOB_11_pending},
     {MOB_10_pending},
     {MOB_9_pending},
     {MOB_8_pending},
     {MOB_7_pending},
     {MOB_6_pending},
     {MOB_5_pending},
     {MOB_4_pending},
     {MOB_3_pending},
     {MOB_2_pending},
     {MOB_1_pending},
     {MOB_0_pending}};
  wire [15:0]       _GEN_10 =
    {{MOB_15_committed},
     {MOB_14_committed},
     {MOB_13_committed},
     {MOB_12_committed},
     {MOB_11_committed},
     {MOB_10_committed},
     {MOB_9_committed},
     {MOB_8_committed},
     {MOB_7_committed},
     {MOB_6_committed},
     {MOB_5_committed},
     {MOB_4_committed},
     {MOB_3_committed},
     {MOB_2_committed},
     {MOB_1_committed},
     {MOB_0_committed}};
  wire [15:0]       _GEN_11 =
    {{MOB_15_exception},
     {MOB_14_exception},
     {MOB_13_exception},
     {MOB_12_exception},
     {MOB_11_exception},
     {MOB_10_exception},
     {MOB_9_exception},
     {MOB_8_exception},
     {MOB_7_exception},
     {MOB_6_exception},
     {MOB_5_exception},
     {MOB_4_exception},
     {MOB_3_exception},
     {MOB_2_exception},
     {MOB_1_exception},
     {MOB_0_exception}};
  wire              fire_store =
    _GEN_4[front_index] & _GEN_10[front_index] & _GEN_9[front_index]
    & ~_GEN_11[front_index] & _GEN_5[front_index] == 2'h2;
  wire [15:0]       _GEN_12 =
    {MOB_15_valid & MOB_15_pending & is_load_15,
     possible_load_vec_14,
     possible_load_vec_13,
     possible_load_vec_12,
     possible_load_vec_11,
     possible_load_vec_10,
     possible_load_vec_9,
     possible_load_vec_8,
     possible_load_vec_7,
     possible_load_vec_6,
     possible_load_vec_5,
     possible_load_vec_4,
     possible_load_vec_3,
     possible_load_vec_2,
     possible_load_vec_1,
     possible_load_vec_0};
  wire [3:0]        load_index =
    possible_load_vec_0
      ? 4'h0
      : possible_load_vec_1
          ? 4'h1
          : possible_load_vec_2
              ? 4'h2
              : possible_load_vec_3
                  ? 4'h3
                  : possible_load_vec_4
                      ? 4'h4
                      : possible_load_vec_5
                          ? 4'h5
                          : possible_load_vec_6
                              ? 4'h6
                              : possible_load_vec_7
                                  ? 4'h7
                                  : possible_load_vec_8
                                      ? 4'h8
                                      : possible_load_vec_9
                                          ? 4'h9
                                          : possible_load_vec_10
                                              ? 4'hA
                                              : possible_load_vec_11
                                                  ? 4'hB
                                                  : possible_load_vec_12
                                                      ? 4'hC
                                                      : possible_load_vec_13
                                                          ? 4'hD
                                                          : {3'h7, ~possible_load_vec_14};
  wire              _FU_output_load_Q_io_flush_T =
    io_commit_bits_is_misprediction | io_commit_bits_exception;
  wire              _GEN_13 = MOB_0_valid & ~MOB_0_completed;
  wire              possible_FU_loads_0 = _GEN_13 & MOB_0_data_valid & is_load;
  wire              _GEN_14 = MOB_1_valid & ~MOB_1_completed;
  wire              possible_FU_loads_1 = _GEN_14 & MOB_1_data_valid & is_load_1;
  wire              _GEN_15 = MOB_2_valid & ~MOB_2_completed;
  wire              possible_FU_loads_2 = _GEN_15 & MOB_2_data_valid & is_load_2;
  wire              _GEN_16 = MOB_3_valid & ~MOB_3_completed;
  wire              possible_FU_loads_3 = _GEN_16 & MOB_3_data_valid & is_load_3;
  wire              _GEN_17 = MOB_4_valid & ~MOB_4_completed;
  wire              possible_FU_loads_4 = _GEN_17 & MOB_4_data_valid & is_load_4;
  wire              _GEN_18 = MOB_5_valid & ~MOB_5_completed;
  wire              possible_FU_loads_5 = _GEN_18 & MOB_5_data_valid & is_load_5;
  wire              _GEN_19 = MOB_6_valid & ~MOB_6_completed;
  wire              possible_FU_loads_6 = _GEN_19 & MOB_6_data_valid & is_load_6;
  wire              _GEN_20 = MOB_7_valid & ~MOB_7_completed;
  wire              possible_FU_loads_7 = _GEN_20 & MOB_7_data_valid & is_load_7;
  wire              _GEN_21 = MOB_8_valid & ~MOB_8_completed;
  wire              possible_FU_loads_8 = _GEN_21 & MOB_8_data_valid & is_load_8;
  wire              _GEN_22 = MOB_9_valid & ~MOB_9_completed;
  wire              possible_FU_loads_9 = _GEN_22 & MOB_9_data_valid & is_load_9;
  wire              _GEN_23 = MOB_10_valid & ~MOB_10_completed;
  wire              possible_FU_loads_10 = _GEN_23 & MOB_10_data_valid & is_load_10;
  wire              _GEN_24 = MOB_11_valid & ~MOB_11_completed;
  wire              possible_FU_loads_11 = _GEN_24 & MOB_11_data_valid & is_load_11;
  wire              _GEN_25 = MOB_12_valid & ~MOB_12_completed;
  wire              possible_FU_loads_12 = _GEN_25 & MOB_12_data_valid & is_load_12;
  wire              _GEN_26 = MOB_13_valid & ~MOB_13_completed;
  wire              possible_FU_loads_13 = _GEN_26 & MOB_13_data_valid & is_load_13;
  wire              _GEN_27 = MOB_14_valid & ~MOB_14_completed;
  wire              possible_FU_loads_14 = _GEN_27 & MOB_14_data_valid & is_load_14;
  wire              _GEN_28 = MOB_15_valid & ~MOB_15_completed;
  wire              possible_FU_stores_0 = _GEN_13 & MOB_0_pending & is_store;
  wire              possible_FU_stores_1 = _GEN_14 & MOB_1_pending & is_store_1;
  wire              possible_FU_stores_2 = _GEN_15 & MOB_2_pending & is_store_2;
  wire              possible_FU_stores_3 = _GEN_16 & MOB_3_pending & is_store_3;
  wire              possible_FU_stores_4 = _GEN_17 & MOB_4_pending & is_store_4;
  wire              possible_FU_stores_5 = _GEN_18 & MOB_5_pending & is_store_5;
  wire              possible_FU_stores_6 = _GEN_19 & MOB_6_pending & is_store_6;
  wire              possible_FU_stores_7 = _GEN_20 & MOB_7_pending & is_store_7;
  wire              possible_FU_stores_8 = _GEN_21 & MOB_8_pending & is_store_8;
  wire              possible_FU_stores_9 = _GEN_22 & MOB_9_pending & is_store_9;
  wire              possible_FU_stores_10 = _GEN_23 & MOB_10_pending & is_store_10;
  wire              possible_FU_stores_11 = _GEN_24 & MOB_11_pending & is_store_11;
  wire              possible_FU_stores_12 = _GEN_25 & MOB_12_pending & is_store_12;
  wire              possible_FU_stores_13 = _GEN_26 & MOB_13_pending & is_store_13;
  wire              possible_FU_stores_14 = _GEN_27 & MOB_14_pending & is_store_14;
  wire [3:0]        possible_FU_load_index =
    possible_FU_loads_0
      ? 4'h0
      : possible_FU_loads_1
          ? 4'h1
          : possible_FU_loads_2
              ? 4'h2
              : possible_FU_loads_3
                  ? 4'h3
                  : possible_FU_loads_4
                      ? 4'h4
                      : possible_FU_loads_5
                          ? 4'h5
                          : possible_FU_loads_6
                              ? 4'h6
                              : possible_FU_loads_7
                                  ? 4'h7
                                  : possible_FU_loads_8
                                      ? 4'h8
                                      : possible_FU_loads_9
                                          ? 4'h9
                                          : possible_FU_loads_10
                                              ? 4'hA
                                              : possible_FU_loads_11
                                                  ? 4'hB
                                                  : possible_FU_loads_12
                                                      ? 4'hC
                                                      : possible_FU_loads_13
                                                          ? 4'hD
                                                          : {3'h7, ~possible_FU_loads_14};
  wire [3:0]        possible_FU_store_index =
    possible_FU_stores_0
      ? 4'h0
      : possible_FU_stores_1
          ? 4'h1
          : possible_FU_stores_2
              ? 4'h2
              : possible_FU_stores_3
                  ? 4'h3
                  : possible_FU_stores_4
                      ? 4'h4
                      : possible_FU_stores_5
                          ? 4'h5
                          : possible_FU_stores_6
                              ? 4'h6
                              : possible_FU_stores_7
                                  ? 4'h7
                                  : possible_FU_stores_8
                                      ? 4'h8
                                      : possible_FU_stores_9
                                          ? 4'h9
                                          : possible_FU_stores_10
                                              ? 4'hA
                                              : possible_FU_stores_11
                                                  ? 4'hB
                                                  : possible_FU_stores_12
                                                      ? 4'hC
                                                      : possible_FU_stores_13
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~possible_FU_stores_14};
  wire              _FU_output_store_Q_io_enq_valid_T_14 =
    possible_FU_stores_0 | possible_FU_stores_1 | possible_FU_stores_2
    | possible_FU_stores_3 | possible_FU_stores_4 | possible_FU_stores_5
    | possible_FU_stores_6 | possible_FU_stores_7 | possible_FU_stores_8
    | possible_FU_stores_9 | possible_FU_stores_10 | possible_FU_stores_11
    | possible_FU_stores_12 | possible_FU_stores_13 | possible_FU_stores_14 | _GEN_28
    & MOB_15_pending & is_store_15;
  wire [15:0][5:0]  _GEN_29 =
    {{MOB_15_ROB_index},
     {MOB_14_ROB_index},
     {MOB_13_ROB_index},
     {MOB_12_ROB_index},
     {MOB_11_ROB_index},
     {MOB_10_ROB_index},
     {MOB_9_ROB_index},
     {MOB_8_ROB_index},
     {MOB_7_ROB_index},
     {MOB_6_ROB_index},
     {MOB_5_ROB_index},
     {MOB_4_ROB_index},
     {MOB_3_ROB_index},
     {MOB_2_ROB_index},
     {MOB_1_ROB_index},
     {MOB_0_ROB_index}};
  wire [15:0][1:0]  _GEN_30 =
    {{MOB_15_fetch_packet_index},
     {MOB_14_fetch_packet_index},
     {MOB_13_fetch_packet_index},
     {MOB_12_fetch_packet_index},
     {MOB_11_fetch_packet_index},
     {MOB_10_fetch_packet_index},
     {MOB_9_fetch_packet_index},
     {MOB_8_fetch_packet_index},
     {MOB_7_fetch_packet_index},
     {MOB_6_fetch_packet_index},
     {MOB_5_fetch_packet_index},
     {MOB_4_fetch_packet_index},
     {MOB_3_fetch_packet_index},
     {MOB_2_fetch_packet_index},
     {MOB_1_fetch_packet_index},
     {MOB_0_fetch_packet_index}};
  wire [3:0]        response_age = _GEN_3[io_backend_memory_response_bits_MOB_index];
  wire              _GEN_31 = MOB_0_access_width == 2'h1;
  wire              _GEN_32 = MOB_0_access_width == 2'h2;
  wire              _GEN_33 = MOB_0_address[1:0] == 2'h0;
  wire              _GEN_34 = MOB_0_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_0 =
    is_store
      ? (_GEN_31
           ? 4'h1 << MOB_0_address[1:0]
           : _GEN_32
               ? (_GEN_33 ? 4'h3 : _GEN_34 ? 4'hC : 4'h0)
               : {4{&MOB_0_access_width}})
      : 4'h0;
  wire              _GEN_35 = MOB_1_access_width == 2'h1;
  wire              _GEN_36 = MOB_1_access_width == 2'h2;
  wire              _GEN_37 = MOB_1_address[1:0] == 2'h0;
  wire              _GEN_38 = MOB_1_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_1 =
    is_store_1
      ? (_GEN_35
           ? 4'h1 << MOB_1_address[1:0]
           : _GEN_36
               ? (_GEN_37 ? 4'h3 : _GEN_38 ? 4'hC : 4'h0)
               : {4{&MOB_1_access_width}})
      : 4'h0;
  wire              _GEN_39 = MOB_2_access_width == 2'h1;
  wire              _GEN_40 = MOB_2_access_width == 2'h2;
  wire              _GEN_41 = MOB_2_address[1:0] == 2'h0;
  wire              _GEN_42 = MOB_2_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_2 =
    is_store_2
      ? (_GEN_39
           ? 4'h1 << MOB_2_address[1:0]
           : _GEN_40
               ? (_GEN_41 ? 4'h3 : _GEN_42 ? 4'hC : 4'h0)
               : {4{&MOB_2_access_width}})
      : 4'h0;
  wire              _GEN_43 = MOB_3_access_width == 2'h1;
  wire              _GEN_44 = MOB_3_access_width == 2'h2;
  wire              _GEN_45 = MOB_3_address[1:0] == 2'h0;
  wire              _GEN_46 = MOB_3_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_3 =
    is_store_3
      ? (_GEN_43
           ? 4'h1 << MOB_3_address[1:0]
           : _GEN_44
               ? (_GEN_45 ? 4'h3 : _GEN_46 ? 4'hC : 4'h0)
               : {4{&MOB_3_access_width}})
      : 4'h0;
  wire              _GEN_47 = MOB_4_access_width == 2'h1;
  wire              _GEN_48 = MOB_4_access_width == 2'h2;
  wire              _GEN_49 = MOB_4_address[1:0] == 2'h0;
  wire              _GEN_50 = MOB_4_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_4 =
    is_store_4
      ? (_GEN_47
           ? 4'h1 << MOB_4_address[1:0]
           : _GEN_48
               ? (_GEN_49 ? 4'h3 : _GEN_50 ? 4'hC : 4'h0)
               : {4{&MOB_4_access_width}})
      : 4'h0;
  wire              _GEN_51 = MOB_5_access_width == 2'h1;
  wire              _GEN_52 = MOB_5_access_width == 2'h2;
  wire              _GEN_53 = MOB_5_address[1:0] == 2'h0;
  wire              _GEN_54 = MOB_5_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_5 =
    is_store_5
      ? (_GEN_51
           ? 4'h1 << MOB_5_address[1:0]
           : _GEN_52
               ? (_GEN_53 ? 4'h3 : _GEN_54 ? 4'hC : 4'h0)
               : {4{&MOB_5_access_width}})
      : 4'h0;
  wire              _GEN_55 = MOB_6_access_width == 2'h1;
  wire              _GEN_56 = MOB_6_access_width == 2'h2;
  wire              _GEN_57 = MOB_6_address[1:0] == 2'h0;
  wire              _GEN_58 = MOB_6_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_6 =
    is_store_6
      ? (_GEN_55
           ? 4'h1 << MOB_6_address[1:0]
           : _GEN_56
               ? (_GEN_57 ? 4'h3 : _GEN_58 ? 4'hC : 4'h0)
               : {4{&MOB_6_access_width}})
      : 4'h0;
  wire              _GEN_59 = MOB_7_access_width == 2'h1;
  wire              _GEN_60 = MOB_7_access_width == 2'h2;
  wire              _GEN_61 = MOB_7_address[1:0] == 2'h0;
  wire              _GEN_62 = MOB_7_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_7 =
    is_store_7
      ? (_GEN_59
           ? 4'h1 << MOB_7_address[1:0]
           : _GEN_60
               ? (_GEN_61 ? 4'h3 : _GEN_62 ? 4'hC : 4'h0)
               : {4{&MOB_7_access_width}})
      : 4'h0;
  wire              _GEN_63 = MOB_8_access_width == 2'h1;
  wire              _GEN_64 = MOB_8_access_width == 2'h2;
  wire              _GEN_65 = MOB_8_address[1:0] == 2'h0;
  wire              _GEN_66 = MOB_8_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_8 =
    is_store_8
      ? (_GEN_63
           ? 4'h1 << MOB_8_address[1:0]
           : _GEN_64
               ? (_GEN_65 ? 4'h3 : _GEN_66 ? 4'hC : 4'h0)
               : {4{&MOB_8_access_width}})
      : 4'h0;
  wire              _GEN_67 = MOB_9_access_width == 2'h1;
  wire              _GEN_68 = MOB_9_access_width == 2'h2;
  wire              _GEN_69 = MOB_9_address[1:0] == 2'h0;
  wire              _GEN_70 = MOB_9_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_9 =
    is_store_9
      ? (_GEN_67
           ? 4'h1 << MOB_9_address[1:0]
           : _GEN_68
               ? (_GEN_69 ? 4'h3 : _GEN_70 ? 4'hC : 4'h0)
               : {4{&MOB_9_access_width}})
      : 4'h0;
  wire              _GEN_71 = MOB_10_access_width == 2'h1;
  wire              _GEN_72 = MOB_10_access_width == 2'h2;
  wire              _GEN_73 = MOB_10_address[1:0] == 2'h0;
  wire              _GEN_74 = MOB_10_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_10 =
    is_store_10
      ? (_GEN_71
           ? 4'h1 << MOB_10_address[1:0]
           : _GEN_72
               ? (_GEN_73 ? 4'h3 : _GEN_74 ? 4'hC : 4'h0)
               : {4{&MOB_10_access_width}})
      : 4'h0;
  wire              _GEN_75 = MOB_11_access_width == 2'h1;
  wire              _GEN_76 = MOB_11_access_width == 2'h2;
  wire              _GEN_77 = MOB_11_address[1:0] == 2'h0;
  wire              _GEN_78 = MOB_11_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_11 =
    is_store_11
      ? (_GEN_75
           ? 4'h1 << MOB_11_address[1:0]
           : _GEN_76
               ? (_GEN_77 ? 4'h3 : _GEN_78 ? 4'hC : 4'h0)
               : {4{&MOB_11_access_width}})
      : 4'h0;
  wire              _GEN_79 = MOB_12_access_width == 2'h1;
  wire              _GEN_80 = MOB_12_access_width == 2'h2;
  wire              _GEN_81 = MOB_12_address[1:0] == 2'h0;
  wire              _GEN_82 = MOB_12_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_12 =
    is_store_12
      ? (_GEN_79
           ? 4'h1 << MOB_12_address[1:0]
           : _GEN_80
               ? (_GEN_81 ? 4'h3 : _GEN_82 ? 4'hC : 4'h0)
               : {4{&MOB_12_access_width}})
      : 4'h0;
  wire              _GEN_83 = MOB_13_access_width == 2'h1;
  wire              _GEN_84 = MOB_13_access_width == 2'h2;
  wire              _GEN_85 = MOB_13_address[1:0] == 2'h0;
  wire              _GEN_86 = MOB_13_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_13 =
    is_store_13
      ? (_GEN_83
           ? 4'h1 << MOB_13_address[1:0]
           : _GEN_84
               ? (_GEN_85 ? 4'h3 : _GEN_86 ? 4'hC : 4'h0)
               : {4{&MOB_13_access_width}})
      : 4'h0;
  wire              _GEN_87 = MOB_14_access_width == 2'h1;
  wire              _GEN_88 = MOB_14_access_width == 2'h2;
  wire              _GEN_89 = MOB_14_address[1:0] == 2'h0;
  wire              _GEN_90 = MOB_14_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_14 =
    is_store_14
      ? (_GEN_87
           ? 4'h1 << MOB_14_address[1:0]
           : _GEN_88
               ? (_GEN_89 ? 4'h3 : _GEN_90 ? 4'hC : 4'h0)
               : {4{&MOB_14_access_width}})
      : 4'h0;
  wire              _GEN_91 = MOB_15_access_width == 2'h1;
  wire              _GEN_92 = MOB_15_access_width == 2'h2;
  wire              _GEN_93 = MOB_15_address[1:0] == 2'h0;
  wire              _GEN_94 = MOB_15_address[1:0] == 2'h2;
  wire [3:0]        byte_sels_15 =
    is_store_15
      ? (_GEN_91
           ? 4'h1 << MOB_15_address[1:0]
           : _GEN_92
               ? (_GEN_93 ? 4'h3 : _GEN_94 ? 4'hC : 4'h0)
               : {4{&MOB_15_access_width}})
      : 4'h0;
  wire              _GEN_95 = MOB_0_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_96 = {{8'h0}, {MOB_0_data[7:0]}, {MOB_0_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_0_0 =
    is_store
      ? (_GEN_31
           ? (_GEN_33 ? MOB_0_data[7:0] : 8'h0)
           : _GEN_32
               ? (_GEN_33 ? MOB_0_data[7:0] : 8'h0)
               : (&MOB_0_access_width) & _GEN_33 ? MOB_0_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_97 =
    {{_GEN_33 ? MOB_0_data[15:8] : _GEN_95 ? MOB_0_data[7:0] : 8'h0},
     {_GEN_33 ? MOB_0_data[15:8] : _GEN_95 ? MOB_0_data[7:0] : 8'h0},
     {_GEN_95 ? MOB_0_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_0_1 = is_store ? _GEN_97[MOB_0_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_98 =
    {{8'h0}, {MOB_0_data[7:0]}, {MOB_0_data[15:8]}, {MOB_0_data[23:16]}};
  wire [3:0][7:0]   _GEN_99 =
    {{_GEN_98[MOB_0_address[1:0]]},
     {_GEN_96[MOB_0_address[1:0]]},
     {_GEN_34 ? MOB_0_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_0_2 = is_store ? _GEN_99[MOB_0_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_100 =
    {{MOB_0_data[7:0]}, {MOB_0_data[15:8]}, {MOB_0_data[23:16]}, {MOB_0_data[31:24]}};
  wire [3:0][7:0]   _GEN_101 =
    {{_GEN_100[MOB_0_address[1:0]]},
     {_GEN_33 | _GEN_95
        ? 8'h0
        : _GEN_34 ? MOB_0_data[15:8] : (&(MOB_0_address[1:0])) ? MOB_0_data[7:0] : 8'h0},
     {(&(MOB_0_address[1:0])) ? MOB_0_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_0_3 = is_store ? _GEN_101[MOB_0_access_width] : 8'h0;
  wire              _GEN_102 = MOB_1_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_103 = {{8'h0}, {MOB_1_data[7:0]}, {MOB_1_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_1_0 =
    is_store_1
      ? (_GEN_35
           ? (_GEN_37 ? MOB_1_data[7:0] : 8'h0)
           : _GEN_36
               ? (_GEN_37 ? MOB_1_data[7:0] : 8'h0)
               : (&MOB_1_access_width) & _GEN_37 ? MOB_1_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_104 =
    {{_GEN_37 ? MOB_1_data[15:8] : _GEN_102 ? MOB_1_data[7:0] : 8'h0},
     {_GEN_37 ? MOB_1_data[15:8] : _GEN_102 ? MOB_1_data[7:0] : 8'h0},
     {_GEN_102 ? MOB_1_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_1_1 = is_store_1 ? _GEN_104[MOB_1_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_105 =
    {{8'h0}, {MOB_1_data[7:0]}, {MOB_1_data[15:8]}, {MOB_1_data[23:16]}};
  wire [3:0][7:0]   _GEN_106 =
    {{_GEN_105[MOB_1_address[1:0]]},
     {_GEN_103[MOB_1_address[1:0]]},
     {_GEN_38 ? MOB_1_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_1_2 = is_store_1 ? _GEN_106[MOB_1_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_107 =
    {{MOB_1_data[7:0]}, {MOB_1_data[15:8]}, {MOB_1_data[23:16]}, {MOB_1_data[31:24]}};
  wire [3:0][7:0]   _GEN_108 =
    {{_GEN_107[MOB_1_address[1:0]]},
     {_GEN_37 | _GEN_102
        ? 8'h0
        : _GEN_38 ? MOB_1_data[15:8] : (&(MOB_1_address[1:0])) ? MOB_1_data[7:0] : 8'h0},
     {(&(MOB_1_address[1:0])) ? MOB_1_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_1_3 = is_store_1 ? _GEN_108[MOB_1_access_width] : 8'h0;
  wire              _GEN_109 = MOB_2_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_110 = {{8'h0}, {MOB_2_data[7:0]}, {MOB_2_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_2_0 =
    is_store_2
      ? (_GEN_39
           ? (_GEN_41 ? MOB_2_data[7:0] : 8'h0)
           : _GEN_40
               ? (_GEN_41 ? MOB_2_data[7:0] : 8'h0)
               : (&MOB_2_access_width) & _GEN_41 ? MOB_2_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_111 =
    {{_GEN_41 ? MOB_2_data[15:8] : _GEN_109 ? MOB_2_data[7:0] : 8'h0},
     {_GEN_41 ? MOB_2_data[15:8] : _GEN_109 ? MOB_2_data[7:0] : 8'h0},
     {_GEN_109 ? MOB_2_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_2_1 = is_store_2 ? _GEN_111[MOB_2_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_112 =
    {{8'h0}, {MOB_2_data[7:0]}, {MOB_2_data[15:8]}, {MOB_2_data[23:16]}};
  wire [3:0][7:0]   _GEN_113 =
    {{_GEN_112[MOB_2_address[1:0]]},
     {_GEN_110[MOB_2_address[1:0]]},
     {_GEN_42 ? MOB_2_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_2_2 = is_store_2 ? _GEN_113[MOB_2_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_114 =
    {{MOB_2_data[7:0]}, {MOB_2_data[15:8]}, {MOB_2_data[23:16]}, {MOB_2_data[31:24]}};
  wire [3:0][7:0]   _GEN_115 =
    {{_GEN_114[MOB_2_address[1:0]]},
     {_GEN_41 | _GEN_109
        ? 8'h0
        : _GEN_42 ? MOB_2_data[15:8] : (&(MOB_2_address[1:0])) ? MOB_2_data[7:0] : 8'h0},
     {(&(MOB_2_address[1:0])) ? MOB_2_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_2_3 = is_store_2 ? _GEN_115[MOB_2_access_width] : 8'h0;
  wire              _GEN_116 = MOB_3_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_117 = {{8'h0}, {MOB_3_data[7:0]}, {MOB_3_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_3_0 =
    is_store_3
      ? (_GEN_43
           ? (_GEN_45 ? MOB_3_data[7:0] : 8'h0)
           : _GEN_44
               ? (_GEN_45 ? MOB_3_data[7:0] : 8'h0)
               : (&MOB_3_access_width) & _GEN_45 ? MOB_3_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_118 =
    {{_GEN_45 ? MOB_3_data[15:8] : _GEN_116 ? MOB_3_data[7:0] : 8'h0},
     {_GEN_45 ? MOB_3_data[15:8] : _GEN_116 ? MOB_3_data[7:0] : 8'h0},
     {_GEN_116 ? MOB_3_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_3_1 = is_store_3 ? _GEN_118[MOB_3_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_119 =
    {{8'h0}, {MOB_3_data[7:0]}, {MOB_3_data[15:8]}, {MOB_3_data[23:16]}};
  wire [3:0][7:0]   _GEN_120 =
    {{_GEN_119[MOB_3_address[1:0]]},
     {_GEN_117[MOB_3_address[1:0]]},
     {_GEN_46 ? MOB_3_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_3_2 = is_store_3 ? _GEN_120[MOB_3_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_121 =
    {{MOB_3_data[7:0]}, {MOB_3_data[15:8]}, {MOB_3_data[23:16]}, {MOB_3_data[31:24]}};
  wire [3:0][7:0]   _GEN_122 =
    {{_GEN_121[MOB_3_address[1:0]]},
     {_GEN_45 | _GEN_116
        ? 8'h0
        : _GEN_46 ? MOB_3_data[15:8] : (&(MOB_3_address[1:0])) ? MOB_3_data[7:0] : 8'h0},
     {(&(MOB_3_address[1:0])) ? MOB_3_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_3_3 = is_store_3 ? _GEN_122[MOB_3_access_width] : 8'h0;
  wire              _GEN_123 = MOB_4_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_124 = {{8'h0}, {MOB_4_data[7:0]}, {MOB_4_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_4_0 =
    is_store_4
      ? (_GEN_47
           ? (_GEN_49 ? MOB_4_data[7:0] : 8'h0)
           : _GEN_48
               ? (_GEN_49 ? MOB_4_data[7:0] : 8'h0)
               : (&MOB_4_access_width) & _GEN_49 ? MOB_4_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_125 =
    {{_GEN_49 ? MOB_4_data[15:8] : _GEN_123 ? MOB_4_data[7:0] : 8'h0},
     {_GEN_49 ? MOB_4_data[15:8] : _GEN_123 ? MOB_4_data[7:0] : 8'h0},
     {_GEN_123 ? MOB_4_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_4_1 = is_store_4 ? _GEN_125[MOB_4_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_126 =
    {{8'h0}, {MOB_4_data[7:0]}, {MOB_4_data[15:8]}, {MOB_4_data[23:16]}};
  wire [3:0][7:0]   _GEN_127 =
    {{_GEN_126[MOB_4_address[1:0]]},
     {_GEN_124[MOB_4_address[1:0]]},
     {_GEN_50 ? MOB_4_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_4_2 = is_store_4 ? _GEN_127[MOB_4_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_128 =
    {{MOB_4_data[7:0]}, {MOB_4_data[15:8]}, {MOB_4_data[23:16]}, {MOB_4_data[31:24]}};
  wire [3:0][7:0]   _GEN_129 =
    {{_GEN_128[MOB_4_address[1:0]]},
     {_GEN_49 | _GEN_123
        ? 8'h0
        : _GEN_50 ? MOB_4_data[15:8] : (&(MOB_4_address[1:0])) ? MOB_4_data[7:0] : 8'h0},
     {(&(MOB_4_address[1:0])) ? MOB_4_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_4_3 = is_store_4 ? _GEN_129[MOB_4_access_width] : 8'h0;
  wire              _GEN_130 = MOB_5_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_131 = {{8'h0}, {MOB_5_data[7:0]}, {MOB_5_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_5_0 =
    is_store_5
      ? (_GEN_51
           ? (_GEN_53 ? MOB_5_data[7:0] : 8'h0)
           : _GEN_52
               ? (_GEN_53 ? MOB_5_data[7:0] : 8'h0)
               : (&MOB_5_access_width) & _GEN_53 ? MOB_5_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_132 =
    {{_GEN_53 ? MOB_5_data[15:8] : _GEN_130 ? MOB_5_data[7:0] : 8'h0},
     {_GEN_53 ? MOB_5_data[15:8] : _GEN_130 ? MOB_5_data[7:0] : 8'h0},
     {_GEN_130 ? MOB_5_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_5_1 = is_store_5 ? _GEN_132[MOB_5_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_133 =
    {{8'h0}, {MOB_5_data[7:0]}, {MOB_5_data[15:8]}, {MOB_5_data[23:16]}};
  wire [3:0][7:0]   _GEN_134 =
    {{_GEN_133[MOB_5_address[1:0]]},
     {_GEN_131[MOB_5_address[1:0]]},
     {_GEN_54 ? MOB_5_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_5_2 = is_store_5 ? _GEN_134[MOB_5_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_135 =
    {{MOB_5_data[7:0]}, {MOB_5_data[15:8]}, {MOB_5_data[23:16]}, {MOB_5_data[31:24]}};
  wire [3:0][7:0]   _GEN_136 =
    {{_GEN_135[MOB_5_address[1:0]]},
     {_GEN_53 | _GEN_130
        ? 8'h0
        : _GEN_54 ? MOB_5_data[15:8] : (&(MOB_5_address[1:0])) ? MOB_5_data[7:0] : 8'h0},
     {(&(MOB_5_address[1:0])) ? MOB_5_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_5_3 = is_store_5 ? _GEN_136[MOB_5_access_width] : 8'h0;
  wire              _GEN_137 = MOB_6_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_138 = {{8'h0}, {MOB_6_data[7:0]}, {MOB_6_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_6_0 =
    is_store_6
      ? (_GEN_55
           ? (_GEN_57 ? MOB_6_data[7:0] : 8'h0)
           : _GEN_56
               ? (_GEN_57 ? MOB_6_data[7:0] : 8'h0)
               : (&MOB_6_access_width) & _GEN_57 ? MOB_6_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_139 =
    {{_GEN_57 ? MOB_6_data[15:8] : _GEN_137 ? MOB_6_data[7:0] : 8'h0},
     {_GEN_57 ? MOB_6_data[15:8] : _GEN_137 ? MOB_6_data[7:0] : 8'h0},
     {_GEN_137 ? MOB_6_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_6_1 = is_store_6 ? _GEN_139[MOB_6_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_140 =
    {{8'h0}, {MOB_6_data[7:0]}, {MOB_6_data[15:8]}, {MOB_6_data[23:16]}};
  wire [3:0][7:0]   _GEN_141 =
    {{_GEN_140[MOB_6_address[1:0]]},
     {_GEN_138[MOB_6_address[1:0]]},
     {_GEN_58 ? MOB_6_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_6_2 = is_store_6 ? _GEN_141[MOB_6_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_142 =
    {{MOB_6_data[7:0]}, {MOB_6_data[15:8]}, {MOB_6_data[23:16]}, {MOB_6_data[31:24]}};
  wire [3:0][7:0]   _GEN_143 =
    {{_GEN_142[MOB_6_address[1:0]]},
     {_GEN_57 | _GEN_137
        ? 8'h0
        : _GEN_58 ? MOB_6_data[15:8] : (&(MOB_6_address[1:0])) ? MOB_6_data[7:0] : 8'h0},
     {(&(MOB_6_address[1:0])) ? MOB_6_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_6_3 = is_store_6 ? _GEN_143[MOB_6_access_width] : 8'h0;
  wire              _GEN_144 = MOB_7_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_145 = {{8'h0}, {MOB_7_data[7:0]}, {MOB_7_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_7_0 =
    is_store_7
      ? (_GEN_59
           ? (_GEN_61 ? MOB_7_data[7:0] : 8'h0)
           : _GEN_60
               ? (_GEN_61 ? MOB_7_data[7:0] : 8'h0)
               : (&MOB_7_access_width) & _GEN_61 ? MOB_7_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_146 =
    {{_GEN_61 ? MOB_7_data[15:8] : _GEN_144 ? MOB_7_data[7:0] : 8'h0},
     {_GEN_61 ? MOB_7_data[15:8] : _GEN_144 ? MOB_7_data[7:0] : 8'h0},
     {_GEN_144 ? MOB_7_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_7_1 = is_store_7 ? _GEN_146[MOB_7_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_147 =
    {{8'h0}, {MOB_7_data[7:0]}, {MOB_7_data[15:8]}, {MOB_7_data[23:16]}};
  wire [3:0][7:0]   _GEN_148 =
    {{_GEN_147[MOB_7_address[1:0]]},
     {_GEN_145[MOB_7_address[1:0]]},
     {_GEN_62 ? MOB_7_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_7_2 = is_store_7 ? _GEN_148[MOB_7_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_149 =
    {{MOB_7_data[7:0]}, {MOB_7_data[15:8]}, {MOB_7_data[23:16]}, {MOB_7_data[31:24]}};
  wire [3:0][7:0]   _GEN_150 =
    {{_GEN_149[MOB_7_address[1:0]]},
     {_GEN_61 | _GEN_144
        ? 8'h0
        : _GEN_62 ? MOB_7_data[15:8] : (&(MOB_7_address[1:0])) ? MOB_7_data[7:0] : 8'h0},
     {(&(MOB_7_address[1:0])) ? MOB_7_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_7_3 = is_store_7 ? _GEN_150[MOB_7_access_width] : 8'h0;
  wire              _GEN_151 = MOB_8_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_152 = {{8'h0}, {MOB_8_data[7:0]}, {MOB_8_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_8_0 =
    is_store_8
      ? (_GEN_63
           ? (_GEN_65 ? MOB_8_data[7:0] : 8'h0)
           : _GEN_64
               ? (_GEN_65 ? MOB_8_data[7:0] : 8'h0)
               : (&MOB_8_access_width) & _GEN_65 ? MOB_8_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_153 =
    {{_GEN_65 ? MOB_8_data[15:8] : _GEN_151 ? MOB_8_data[7:0] : 8'h0},
     {_GEN_65 ? MOB_8_data[15:8] : _GEN_151 ? MOB_8_data[7:0] : 8'h0},
     {_GEN_151 ? MOB_8_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_8_1 = is_store_8 ? _GEN_153[MOB_8_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_154 =
    {{8'h0}, {MOB_8_data[7:0]}, {MOB_8_data[15:8]}, {MOB_8_data[23:16]}};
  wire [3:0][7:0]   _GEN_155 =
    {{_GEN_154[MOB_8_address[1:0]]},
     {_GEN_152[MOB_8_address[1:0]]},
     {_GEN_66 ? MOB_8_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_8_2 = is_store_8 ? _GEN_155[MOB_8_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_156 =
    {{MOB_8_data[7:0]}, {MOB_8_data[15:8]}, {MOB_8_data[23:16]}, {MOB_8_data[31:24]}};
  wire [3:0][7:0]   _GEN_157 =
    {{_GEN_156[MOB_8_address[1:0]]},
     {_GEN_65 | _GEN_151
        ? 8'h0
        : _GEN_66 ? MOB_8_data[15:8] : (&(MOB_8_address[1:0])) ? MOB_8_data[7:0] : 8'h0},
     {(&(MOB_8_address[1:0])) ? MOB_8_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_8_3 = is_store_8 ? _GEN_157[MOB_8_access_width] : 8'h0;
  wire              _GEN_158 = MOB_9_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_159 = {{8'h0}, {MOB_9_data[7:0]}, {MOB_9_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_9_0 =
    is_store_9
      ? (_GEN_67
           ? (_GEN_69 ? MOB_9_data[7:0] : 8'h0)
           : _GEN_68
               ? (_GEN_69 ? MOB_9_data[7:0] : 8'h0)
               : (&MOB_9_access_width) & _GEN_69 ? MOB_9_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_160 =
    {{_GEN_69 ? MOB_9_data[15:8] : _GEN_158 ? MOB_9_data[7:0] : 8'h0},
     {_GEN_69 ? MOB_9_data[15:8] : _GEN_158 ? MOB_9_data[7:0] : 8'h0},
     {_GEN_158 ? MOB_9_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_9_1 = is_store_9 ? _GEN_160[MOB_9_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_161 =
    {{8'h0}, {MOB_9_data[7:0]}, {MOB_9_data[15:8]}, {MOB_9_data[23:16]}};
  wire [3:0][7:0]   _GEN_162 =
    {{_GEN_161[MOB_9_address[1:0]]},
     {_GEN_159[MOB_9_address[1:0]]},
     {_GEN_70 ? MOB_9_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_9_2 = is_store_9 ? _GEN_162[MOB_9_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_163 =
    {{MOB_9_data[7:0]}, {MOB_9_data[15:8]}, {MOB_9_data[23:16]}, {MOB_9_data[31:24]}};
  wire [3:0][7:0]   _GEN_164 =
    {{_GEN_163[MOB_9_address[1:0]]},
     {_GEN_69 | _GEN_158
        ? 8'h0
        : _GEN_70 ? MOB_9_data[15:8] : (&(MOB_9_address[1:0])) ? MOB_9_data[7:0] : 8'h0},
     {(&(MOB_9_address[1:0])) ? MOB_9_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_9_3 = is_store_9 ? _GEN_164[MOB_9_access_width] : 8'h0;
  wire              _GEN_165 = MOB_10_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_166 = {{8'h0}, {MOB_10_data[7:0]}, {MOB_10_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_10_0 =
    is_store_10
      ? (_GEN_71
           ? (_GEN_73 ? MOB_10_data[7:0] : 8'h0)
           : _GEN_72
               ? (_GEN_73 ? MOB_10_data[7:0] : 8'h0)
               : (&MOB_10_access_width) & _GEN_73 ? MOB_10_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_167 =
    {{_GEN_73 ? MOB_10_data[15:8] : _GEN_165 ? MOB_10_data[7:0] : 8'h0},
     {_GEN_73 ? MOB_10_data[15:8] : _GEN_165 ? MOB_10_data[7:0] : 8'h0},
     {_GEN_165 ? MOB_10_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_10_1 = is_store_10 ? _GEN_167[MOB_10_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_168 =
    {{8'h0}, {MOB_10_data[7:0]}, {MOB_10_data[15:8]}, {MOB_10_data[23:16]}};
  wire [3:0][7:0]   _GEN_169 =
    {{_GEN_168[MOB_10_address[1:0]]},
     {_GEN_166[MOB_10_address[1:0]]},
     {_GEN_74 ? MOB_10_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_10_2 = is_store_10 ? _GEN_169[MOB_10_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_170 =
    {{MOB_10_data[7:0]}, {MOB_10_data[15:8]}, {MOB_10_data[23:16]}, {MOB_10_data[31:24]}};
  wire [3:0][7:0]   _GEN_171 =
    {{_GEN_170[MOB_10_address[1:0]]},
     {_GEN_73 | _GEN_165
        ? 8'h0
        : _GEN_74
            ? MOB_10_data[15:8]
            : (&(MOB_10_address[1:0])) ? MOB_10_data[7:0] : 8'h0},
     {(&(MOB_10_address[1:0])) ? MOB_10_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_10_3 = is_store_10 ? _GEN_171[MOB_10_access_width] : 8'h0;
  wire              _GEN_172 = MOB_11_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_173 = {{8'h0}, {MOB_11_data[7:0]}, {MOB_11_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_11_0 =
    is_store_11
      ? (_GEN_75
           ? (_GEN_77 ? MOB_11_data[7:0] : 8'h0)
           : _GEN_76
               ? (_GEN_77 ? MOB_11_data[7:0] : 8'h0)
               : (&MOB_11_access_width) & _GEN_77 ? MOB_11_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_174 =
    {{_GEN_77 ? MOB_11_data[15:8] : _GEN_172 ? MOB_11_data[7:0] : 8'h0},
     {_GEN_77 ? MOB_11_data[15:8] : _GEN_172 ? MOB_11_data[7:0] : 8'h0},
     {_GEN_172 ? MOB_11_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_11_1 = is_store_11 ? _GEN_174[MOB_11_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_175 =
    {{8'h0}, {MOB_11_data[7:0]}, {MOB_11_data[15:8]}, {MOB_11_data[23:16]}};
  wire [3:0][7:0]   _GEN_176 =
    {{_GEN_175[MOB_11_address[1:0]]},
     {_GEN_173[MOB_11_address[1:0]]},
     {_GEN_78 ? MOB_11_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_11_2 = is_store_11 ? _GEN_176[MOB_11_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_177 =
    {{MOB_11_data[7:0]}, {MOB_11_data[15:8]}, {MOB_11_data[23:16]}, {MOB_11_data[31:24]}};
  wire [3:0][7:0]   _GEN_178 =
    {{_GEN_177[MOB_11_address[1:0]]},
     {_GEN_77 | _GEN_172
        ? 8'h0
        : _GEN_78
            ? MOB_11_data[15:8]
            : (&(MOB_11_address[1:0])) ? MOB_11_data[7:0] : 8'h0},
     {(&(MOB_11_address[1:0])) ? MOB_11_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_11_3 = is_store_11 ? _GEN_178[MOB_11_access_width] : 8'h0;
  wire              _GEN_179 = MOB_12_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_180 = {{8'h0}, {MOB_12_data[7:0]}, {MOB_12_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_12_0 =
    is_store_12
      ? (_GEN_79
           ? (_GEN_81 ? MOB_12_data[7:0] : 8'h0)
           : _GEN_80
               ? (_GEN_81 ? MOB_12_data[7:0] : 8'h0)
               : (&MOB_12_access_width) & _GEN_81 ? MOB_12_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_181 =
    {{_GEN_81 ? MOB_12_data[15:8] : _GEN_179 ? MOB_12_data[7:0] : 8'h0},
     {_GEN_81 ? MOB_12_data[15:8] : _GEN_179 ? MOB_12_data[7:0] : 8'h0},
     {_GEN_179 ? MOB_12_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_12_1 = is_store_12 ? _GEN_181[MOB_12_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_182 =
    {{8'h0}, {MOB_12_data[7:0]}, {MOB_12_data[15:8]}, {MOB_12_data[23:16]}};
  wire [3:0][7:0]   _GEN_183 =
    {{_GEN_182[MOB_12_address[1:0]]},
     {_GEN_180[MOB_12_address[1:0]]},
     {_GEN_82 ? MOB_12_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_12_2 = is_store_12 ? _GEN_183[MOB_12_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_184 =
    {{MOB_12_data[7:0]}, {MOB_12_data[15:8]}, {MOB_12_data[23:16]}, {MOB_12_data[31:24]}};
  wire [3:0][7:0]   _GEN_185 =
    {{_GEN_184[MOB_12_address[1:0]]},
     {_GEN_81 | _GEN_179
        ? 8'h0
        : _GEN_82
            ? MOB_12_data[15:8]
            : (&(MOB_12_address[1:0])) ? MOB_12_data[7:0] : 8'h0},
     {(&(MOB_12_address[1:0])) ? MOB_12_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_12_3 = is_store_12 ? _GEN_185[MOB_12_access_width] : 8'h0;
  wire              _GEN_186 = MOB_13_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_187 = {{8'h0}, {MOB_13_data[7:0]}, {MOB_13_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_13_0 =
    is_store_13
      ? (_GEN_83
           ? (_GEN_85 ? MOB_13_data[7:0] : 8'h0)
           : _GEN_84
               ? (_GEN_85 ? MOB_13_data[7:0] : 8'h0)
               : (&MOB_13_access_width) & _GEN_85 ? MOB_13_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_188 =
    {{_GEN_85 ? MOB_13_data[15:8] : _GEN_186 ? MOB_13_data[7:0] : 8'h0},
     {_GEN_85 ? MOB_13_data[15:8] : _GEN_186 ? MOB_13_data[7:0] : 8'h0},
     {_GEN_186 ? MOB_13_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_13_1 = is_store_13 ? _GEN_188[MOB_13_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_189 =
    {{8'h0}, {MOB_13_data[7:0]}, {MOB_13_data[15:8]}, {MOB_13_data[23:16]}};
  wire [3:0][7:0]   _GEN_190 =
    {{_GEN_189[MOB_13_address[1:0]]},
     {_GEN_187[MOB_13_address[1:0]]},
     {_GEN_86 ? MOB_13_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_13_2 = is_store_13 ? _GEN_190[MOB_13_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_191 =
    {{MOB_13_data[7:0]}, {MOB_13_data[15:8]}, {MOB_13_data[23:16]}, {MOB_13_data[31:24]}};
  wire [3:0][7:0]   _GEN_192 =
    {{_GEN_191[MOB_13_address[1:0]]},
     {_GEN_85 | _GEN_186
        ? 8'h0
        : _GEN_86
            ? MOB_13_data[15:8]
            : (&(MOB_13_address[1:0])) ? MOB_13_data[7:0] : 8'h0},
     {(&(MOB_13_address[1:0])) ? MOB_13_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_13_3 = is_store_13 ? _GEN_192[MOB_13_access_width] : 8'h0;
  wire              _GEN_193 = MOB_14_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_194 = {{8'h0}, {MOB_14_data[7:0]}, {MOB_14_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_14_0 =
    is_store_14
      ? (_GEN_87
           ? (_GEN_89 ? MOB_14_data[7:0] : 8'h0)
           : _GEN_88
               ? (_GEN_89 ? MOB_14_data[7:0] : 8'h0)
               : (&MOB_14_access_width) & _GEN_89 ? MOB_14_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_195 =
    {{_GEN_89 ? MOB_14_data[15:8] : _GEN_193 ? MOB_14_data[7:0] : 8'h0},
     {_GEN_89 ? MOB_14_data[15:8] : _GEN_193 ? MOB_14_data[7:0] : 8'h0},
     {_GEN_193 ? MOB_14_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_14_1 = is_store_14 ? _GEN_195[MOB_14_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_196 =
    {{8'h0}, {MOB_14_data[7:0]}, {MOB_14_data[15:8]}, {MOB_14_data[23:16]}};
  wire [3:0][7:0]   _GEN_197 =
    {{_GEN_196[MOB_14_address[1:0]]},
     {_GEN_194[MOB_14_address[1:0]]},
     {_GEN_90 ? MOB_14_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_14_2 = is_store_14 ? _GEN_197[MOB_14_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_198 =
    {{MOB_14_data[7:0]}, {MOB_14_data[15:8]}, {MOB_14_data[23:16]}, {MOB_14_data[31:24]}};
  wire [3:0][7:0]   _GEN_199 =
    {{_GEN_198[MOB_14_address[1:0]]},
     {_GEN_89 | _GEN_193
        ? 8'h0
        : _GEN_90
            ? MOB_14_data[15:8]
            : (&(MOB_14_address[1:0])) ? MOB_14_data[7:0] : 8'h0},
     {(&(MOB_14_address[1:0])) ? MOB_14_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_14_3 = is_store_14 ? _GEN_199[MOB_14_access_width] : 8'h0;
  wire              _GEN_200 = MOB_15_address[1:0] == 2'h1;
  wire [3:0][7:0]   _GEN_201 = {{8'h0}, {MOB_15_data[7:0]}, {MOB_15_data[15:8]}, {8'h0}};
  wire [7:0]        wr_bytes_15_0 =
    is_store_15
      ? (_GEN_91
           ? (_GEN_93 ? MOB_15_data[7:0] : 8'h0)
           : _GEN_92
               ? (_GEN_93 ? MOB_15_data[7:0] : 8'h0)
               : (&MOB_15_access_width) & _GEN_93 ? MOB_15_data[7:0] : 8'h0)
      : 8'h0;
  wire [3:0][7:0]   _GEN_202 =
    {{_GEN_93 ? MOB_15_data[15:8] : _GEN_200 ? MOB_15_data[7:0] : 8'h0},
     {_GEN_93 ? MOB_15_data[15:8] : _GEN_200 ? MOB_15_data[7:0] : 8'h0},
     {_GEN_200 ? MOB_15_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_15_1 = is_store_15 ? _GEN_202[MOB_15_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_203 =
    {{8'h0}, {MOB_15_data[7:0]}, {MOB_15_data[15:8]}, {MOB_15_data[23:16]}};
  wire [3:0][7:0]   _GEN_204 =
    {{_GEN_203[MOB_15_address[1:0]]},
     {_GEN_201[MOB_15_address[1:0]]},
     {_GEN_94 ? MOB_15_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_15_2 = is_store_15 ? _GEN_204[MOB_15_access_width] : 8'h0;
  wire [3:0][7:0]   _GEN_205 =
    {{MOB_15_data[7:0]}, {MOB_15_data[15:8]}, {MOB_15_data[23:16]}, {MOB_15_data[31:24]}};
  wire [3:0][7:0]   _GEN_206 =
    {{_GEN_205[MOB_15_address[1:0]]},
     {_GEN_93 | _GEN_200
        ? 8'h0
        : _GEN_94
            ? MOB_15_data[15:8]
            : (&(MOB_15_address[1:0])) ? MOB_15_data[7:0] : 8'h0},
     {(&(MOB_15_address[1:0])) ? MOB_15_data[7:0] : 8'h0},
     {8'h0}};
  wire [7:0]        wr_bytes_15_3 = is_store_15 ? _GEN_206[MOB_15_access_width] : 8'h0;
  wire              _GEN_207 =
    MOB_0_valid & age_vector_0 < response_age
    & MOB_0_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store;
  wire              _GEN_208 =
    MOB_1_valid & age_vector_1 < response_age
    & MOB_1_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_1;
  wire              _GEN_209 =
    MOB_2_valid & age_vector_2 < response_age
    & MOB_2_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_2;
  wire              _GEN_210 =
    MOB_3_valid & age_vector_3 < response_age
    & MOB_3_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_3;
  wire              _GEN_211 =
    MOB_4_valid & age_vector_4 < response_age
    & MOB_4_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_4;
  wire              _GEN_212 =
    MOB_5_valid & age_vector_5 < response_age
    & MOB_5_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_5;
  wire              _GEN_213 =
    MOB_6_valid & age_vector_6 < response_age
    & MOB_6_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_6;
  wire              _GEN_214 =
    MOB_7_valid & age_vector_7 < response_age
    & MOB_7_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_7;
  wire              _GEN_215 =
    MOB_8_valid & age_vector_8 < response_age
    & MOB_8_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_8;
  wire              _GEN_216 =
    MOB_9_valid & age_vector_9 < response_age
    & MOB_9_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_9;
  wire              _GEN_217 =
    MOB_10_valid & age_vector_10 < response_age
    & MOB_10_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_10;
  wire              _GEN_218 =
    MOB_11_valid & age_vector_11 < response_age
    & MOB_11_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_11;
  wire              _GEN_219 =
    MOB_12_valid & age_vector_12 < response_age
    & MOB_12_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_12;
  wire              _GEN_220 =
    MOB_13_valid & age_vector_13 < response_age
    & MOB_13_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_13;
  wire              _GEN_221 =
    MOB_14_valid & age_vector_14 < response_age
    & MOB_14_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_14;
  wire              _GEN_222 =
    MOB_15_valid & age_vector_15 < response_age
    & MOB_15_address == _GEN_6[io_backend_memory_response_bits_MOB_index] & is_store_15;
  wire [7:0]        data_out_0 =
    _GEN_222 & byte_sels_15[0]
      ? wr_bytes_15_0
      : _GEN_221 & byte_sels_14[0]
          ? wr_bytes_14_0
          : _GEN_220 & byte_sels_13[0]
              ? wr_bytes_13_0
              : _GEN_219 & byte_sels_12[0]
                  ? wr_bytes_12_0
                  : _GEN_218 & byte_sels_11[0]
                      ? wr_bytes_11_0
                      : _GEN_217 & byte_sels_10[0]
                          ? wr_bytes_10_0
                          : _GEN_216 & byte_sels_9[0]
                              ? wr_bytes_9_0
                              : _GEN_215 & byte_sels_8[0]
                                  ? wr_bytes_8_0
                                  : _GEN_214 & byte_sels_7[0]
                                      ? wr_bytes_7_0
                                      : _GEN_213 & byte_sels_6[0]
                                          ? wr_bytes_6_0
                                          : _GEN_212 & byte_sels_5[0]
                                              ? wr_bytes_5_0
                                              : _GEN_211 & byte_sels_4[0]
                                                  ? wr_bytes_4_0
                                                  : _GEN_210 & byte_sels_3[0]
                                                      ? wr_bytes_3_0
                                                      : _GEN_209 & byte_sels_2[0]
                                                          ? wr_bytes_2_0
                                                          : _GEN_208 & byte_sels_1[0]
                                                              ? wr_bytes_1_0
                                                              : _GEN_207 & byte_sels_0[0]
                                                                  ? wr_bytes_0_0
                                                                  : 8'h0;
  wire [7:0]        data_out_1 =
    _GEN_222 & byte_sels_15[1]
      ? wr_bytes_15_1
      : _GEN_221 & byte_sels_14[1]
          ? wr_bytes_14_1
          : _GEN_220 & byte_sels_13[1]
              ? wr_bytes_13_1
              : _GEN_219 & byte_sels_12[1]
                  ? wr_bytes_12_1
                  : _GEN_218 & byte_sels_11[1]
                      ? wr_bytes_11_1
                      : _GEN_217 & byte_sels_10[1]
                          ? wr_bytes_10_1
                          : _GEN_216 & byte_sels_9[1]
                              ? wr_bytes_9_1
                              : _GEN_215 & byte_sels_8[1]
                                  ? wr_bytes_8_1
                                  : _GEN_214 & byte_sels_7[1]
                                      ? wr_bytes_7_1
                                      : _GEN_213 & byte_sels_6[1]
                                          ? wr_bytes_6_1
                                          : _GEN_212 & byte_sels_5[1]
                                              ? wr_bytes_5_1
                                              : _GEN_211 & byte_sels_4[1]
                                                  ? wr_bytes_4_1
                                                  : _GEN_210 & byte_sels_3[1]
                                                      ? wr_bytes_3_1
                                                      : _GEN_209 & byte_sels_2[1]
                                                          ? wr_bytes_2_1
                                                          : _GEN_208 & byte_sels_1[1]
                                                              ? wr_bytes_1_1
                                                              : _GEN_207 & byte_sels_0[1]
                                                                  ? wr_bytes_0_1
                                                                  : 8'h0;
  wire [7:0]        data_out_2 =
    _GEN_222 & byte_sels_15[2]
      ? wr_bytes_15_2
      : _GEN_221 & byte_sels_14[2]
          ? wr_bytes_14_2
          : _GEN_220 & byte_sels_13[2]
              ? wr_bytes_13_2
              : _GEN_219 & byte_sels_12[2]
                  ? wr_bytes_12_2
                  : _GEN_218 & byte_sels_11[2]
                      ? wr_bytes_11_2
                      : _GEN_217 & byte_sels_10[2]
                          ? wr_bytes_10_2
                          : _GEN_216 & byte_sels_9[2]
                              ? wr_bytes_9_2
                              : _GEN_215 & byte_sels_8[2]
                                  ? wr_bytes_8_2
                                  : _GEN_214 & byte_sels_7[2]
                                      ? wr_bytes_7_2
                                      : _GEN_213 & byte_sels_6[2]
                                          ? wr_bytes_6_2
                                          : _GEN_212 & byte_sels_5[2]
                                              ? wr_bytes_5_2
                                              : _GEN_211 & byte_sels_4[2]
                                                  ? wr_bytes_4_2
                                                  : _GEN_210 & byte_sels_3[2]
                                                      ? wr_bytes_3_2
                                                      : _GEN_209 & byte_sels_2[2]
                                                          ? wr_bytes_2_2
                                                          : _GEN_208 & byte_sels_1[2]
                                                              ? wr_bytes_1_2
                                                              : _GEN_207 & byte_sels_0[2]
                                                                  ? wr_bytes_0_2
                                                                  : 8'h0;
  wire [7:0]        data_out_3 =
    _GEN_222 & byte_sels_15[3]
      ? wr_bytes_15_3
      : _GEN_221 & byte_sels_14[3]
          ? wr_bytes_14_3
          : _GEN_220 & byte_sels_13[3]
              ? wr_bytes_13_3
              : _GEN_219 & byte_sels_12[3]
                  ? wr_bytes_12_3
                  : _GEN_218 & byte_sels_11[3]
                      ? wr_bytes_11_3
                      : _GEN_217 & byte_sels_10[3]
                          ? wr_bytes_10_3
                          : _GEN_216 & byte_sels_9[3]
                              ? wr_bytes_9_3
                              : _GEN_215 & byte_sels_8[3]
                                  ? wr_bytes_8_3
                                  : _GEN_214 & byte_sels_7[3]
                                      ? wr_bytes_7_3
                                      : _GEN_213 & byte_sels_6[3]
                                          ? wr_bytes_6_3
                                          : _GEN_212 & byte_sels_5[3]
                                              ? wr_bytes_5_3
                                              : _GEN_211 & byte_sels_4[3]
                                                  ? wr_bytes_4_3
                                                  : _GEN_210 & byte_sels_3[3]
                                                      ? wr_bytes_3_3
                                                      : _GEN_209 & byte_sels_2[3]
                                                          ? wr_bytes_2_3
                                                          : _GEN_208 & byte_sels_1[3]
                                                              ? wr_bytes_1_3
                                                              : _GEN_207 & byte_sels_0[3]
                                                                  ? wr_bytes_0_3
                                                                  : 8'h0;
  wire              _FU_output_load_Q_io_enq_valid_T_14 =
    possible_FU_loads_0 | possible_FU_loads_1 | possible_FU_loads_2 | possible_FU_loads_3
    | possible_FU_loads_4 | possible_FU_loads_5 | possible_FU_loads_6
    | possible_FU_loads_7 | possible_FU_loads_8 | possible_FU_loads_9
    | possible_FU_loads_10 | possible_FU_loads_11 | possible_FU_loads_12
    | possible_FU_loads_13 | possible_FU_loads_14 | _GEN_28 & MOB_15_data_valid
    & is_load_15;
  wire [15:0][6:0]  _GEN_223 =
    {{MOB_15_RD},
     {MOB_14_RD},
     {MOB_13_RD},
     {MOB_12_RD},
     {MOB_11_RD},
     {MOB_10_RD},
     {MOB_9_RD},
     {MOB_8_RD},
     {MOB_7_RD},
     {MOB_6_RD},
     {MOB_5_RD},
     {MOB_4_RD},
     {MOB_3_RD},
     {MOB_2_RD},
     {MOB_1_RD},
     {MOB_0_RD}};
  wire [15:0]       _availalbe_MOB_entries_T_1 =
    ~{MOB_0_valid,
      MOB_1_valid,
      MOB_2_valid,
      MOB_3_valid,
      MOB_4_valid,
      MOB_5_valid,
      MOB_6_valid,
      MOB_7_valid,
      MOB_8_valid,
      MOB_9_valid,
      MOB_10_valid,
      MOB_11_valid,
      MOB_12_valid,
      MOB_13_valid,
      MOB_14_valid,
      MOB_15_valid};
  wire [4:0]        availalbe_MOB_entries =
    {1'h0,
     {1'h0,
      {1'h0,
       {1'h0, _availalbe_MOB_entries_T_1[0]} + {1'h0, _availalbe_MOB_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_MOB_entries_T_1[2]} + {1'h0, _availalbe_MOB_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_MOB_entries_T_1[4]} + {1'h0, _availalbe_MOB_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_MOB_entries_T_1[6]}
                 + {1'h0, _availalbe_MOB_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_MOB_entries_T_1[8]} + {1'h0, _availalbe_MOB_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_MOB_entries_T_1[10]}
               + {1'h0, _availalbe_MOB_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_MOB_entries_T_1[12]}
               + {1'h0, _availalbe_MOB_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_MOB_entries_T_1[14]}
                   + {1'h0, _availalbe_MOB_entries_T_1[15]}}}};
  assign _availalbe_MOB_entries_4to2 = availalbe_MOB_entries[4:2];
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
      MOB_0_valid <= 1'h0;
      MOB_0_memory_type <= 2'h0;
      MOB_0_ROB_index <= 6'h0;
      MOB_0_fetch_packet_index <= 2'h0;
      MOB_0_address <= 32'h0;
      MOB_0_access_width <= 2'h0;
      MOB_0_RD <= 7'h0;
      MOB_0_data <= 32'h0;
      MOB_0_data_valid <= 1'h0;
      MOB_0_pending <= 1'h0;
      MOB_0_completed <= 1'h0;
      MOB_0_committed <= 1'h0;
      MOB_0_exception <= 1'h0;
      MOB_1_valid <= 1'h0;
      MOB_1_memory_type <= 2'h0;
      MOB_1_ROB_index <= 6'h0;
      MOB_1_fetch_packet_index <= 2'h0;
      MOB_1_address <= 32'h0;
      MOB_1_access_width <= 2'h0;
      MOB_1_RD <= 7'h0;
      MOB_1_data <= 32'h0;
      MOB_1_data_valid <= 1'h0;
      MOB_1_pending <= 1'h0;
      MOB_1_completed <= 1'h0;
      MOB_1_committed <= 1'h0;
      MOB_1_exception <= 1'h0;
      MOB_2_valid <= 1'h0;
      MOB_2_memory_type <= 2'h0;
      MOB_2_ROB_index <= 6'h0;
      MOB_2_fetch_packet_index <= 2'h0;
      MOB_2_address <= 32'h0;
      MOB_2_access_width <= 2'h0;
      MOB_2_RD <= 7'h0;
      MOB_2_data <= 32'h0;
      MOB_2_data_valid <= 1'h0;
      MOB_2_pending <= 1'h0;
      MOB_2_completed <= 1'h0;
      MOB_2_committed <= 1'h0;
      MOB_2_exception <= 1'h0;
      MOB_3_valid <= 1'h0;
      MOB_3_memory_type <= 2'h0;
      MOB_3_ROB_index <= 6'h0;
      MOB_3_fetch_packet_index <= 2'h0;
      MOB_3_address <= 32'h0;
      MOB_3_access_width <= 2'h0;
      MOB_3_RD <= 7'h0;
      MOB_3_data <= 32'h0;
      MOB_3_data_valid <= 1'h0;
      MOB_3_pending <= 1'h0;
      MOB_3_completed <= 1'h0;
      MOB_3_committed <= 1'h0;
      MOB_3_exception <= 1'h0;
      MOB_4_valid <= 1'h0;
      MOB_4_memory_type <= 2'h0;
      MOB_4_ROB_index <= 6'h0;
      MOB_4_fetch_packet_index <= 2'h0;
      MOB_4_address <= 32'h0;
      MOB_4_access_width <= 2'h0;
      MOB_4_RD <= 7'h0;
      MOB_4_data <= 32'h0;
      MOB_4_data_valid <= 1'h0;
      MOB_4_pending <= 1'h0;
      MOB_4_completed <= 1'h0;
      MOB_4_committed <= 1'h0;
      MOB_4_exception <= 1'h0;
      MOB_5_valid <= 1'h0;
      MOB_5_memory_type <= 2'h0;
      MOB_5_ROB_index <= 6'h0;
      MOB_5_fetch_packet_index <= 2'h0;
      MOB_5_address <= 32'h0;
      MOB_5_access_width <= 2'h0;
      MOB_5_RD <= 7'h0;
      MOB_5_data <= 32'h0;
      MOB_5_data_valid <= 1'h0;
      MOB_5_pending <= 1'h0;
      MOB_5_completed <= 1'h0;
      MOB_5_committed <= 1'h0;
      MOB_5_exception <= 1'h0;
      MOB_6_valid <= 1'h0;
      MOB_6_memory_type <= 2'h0;
      MOB_6_ROB_index <= 6'h0;
      MOB_6_fetch_packet_index <= 2'h0;
      MOB_6_address <= 32'h0;
      MOB_6_access_width <= 2'h0;
      MOB_6_RD <= 7'h0;
      MOB_6_data <= 32'h0;
      MOB_6_data_valid <= 1'h0;
      MOB_6_pending <= 1'h0;
      MOB_6_completed <= 1'h0;
      MOB_6_committed <= 1'h0;
      MOB_6_exception <= 1'h0;
      MOB_7_valid <= 1'h0;
      MOB_7_memory_type <= 2'h0;
      MOB_7_ROB_index <= 6'h0;
      MOB_7_fetch_packet_index <= 2'h0;
      MOB_7_address <= 32'h0;
      MOB_7_access_width <= 2'h0;
      MOB_7_RD <= 7'h0;
      MOB_7_data <= 32'h0;
      MOB_7_data_valid <= 1'h0;
      MOB_7_pending <= 1'h0;
      MOB_7_completed <= 1'h0;
      MOB_7_committed <= 1'h0;
      MOB_7_exception <= 1'h0;
      MOB_8_valid <= 1'h0;
      MOB_8_memory_type <= 2'h0;
      MOB_8_ROB_index <= 6'h0;
      MOB_8_fetch_packet_index <= 2'h0;
      MOB_8_address <= 32'h0;
      MOB_8_access_width <= 2'h0;
      MOB_8_RD <= 7'h0;
      MOB_8_data <= 32'h0;
      MOB_8_data_valid <= 1'h0;
      MOB_8_pending <= 1'h0;
      MOB_8_completed <= 1'h0;
      MOB_8_committed <= 1'h0;
      MOB_8_exception <= 1'h0;
      MOB_9_valid <= 1'h0;
      MOB_9_memory_type <= 2'h0;
      MOB_9_ROB_index <= 6'h0;
      MOB_9_fetch_packet_index <= 2'h0;
      MOB_9_address <= 32'h0;
      MOB_9_access_width <= 2'h0;
      MOB_9_RD <= 7'h0;
      MOB_9_data <= 32'h0;
      MOB_9_data_valid <= 1'h0;
      MOB_9_pending <= 1'h0;
      MOB_9_completed <= 1'h0;
      MOB_9_committed <= 1'h0;
      MOB_9_exception <= 1'h0;
      MOB_10_valid <= 1'h0;
      MOB_10_memory_type <= 2'h0;
      MOB_10_ROB_index <= 6'h0;
      MOB_10_fetch_packet_index <= 2'h0;
      MOB_10_address <= 32'h0;
      MOB_10_access_width <= 2'h0;
      MOB_10_RD <= 7'h0;
      MOB_10_data <= 32'h0;
      MOB_10_data_valid <= 1'h0;
      MOB_10_pending <= 1'h0;
      MOB_10_completed <= 1'h0;
      MOB_10_committed <= 1'h0;
      MOB_10_exception <= 1'h0;
      MOB_11_valid <= 1'h0;
      MOB_11_memory_type <= 2'h0;
      MOB_11_ROB_index <= 6'h0;
      MOB_11_fetch_packet_index <= 2'h0;
      MOB_11_address <= 32'h0;
      MOB_11_access_width <= 2'h0;
      MOB_11_RD <= 7'h0;
      MOB_11_data <= 32'h0;
      MOB_11_data_valid <= 1'h0;
      MOB_11_pending <= 1'h0;
      MOB_11_completed <= 1'h0;
      MOB_11_committed <= 1'h0;
      MOB_11_exception <= 1'h0;
      MOB_12_valid <= 1'h0;
      MOB_12_memory_type <= 2'h0;
      MOB_12_ROB_index <= 6'h0;
      MOB_12_fetch_packet_index <= 2'h0;
      MOB_12_address <= 32'h0;
      MOB_12_access_width <= 2'h0;
      MOB_12_RD <= 7'h0;
      MOB_12_data <= 32'h0;
      MOB_12_data_valid <= 1'h0;
      MOB_12_pending <= 1'h0;
      MOB_12_completed <= 1'h0;
      MOB_12_committed <= 1'h0;
      MOB_12_exception <= 1'h0;
      MOB_13_valid <= 1'h0;
      MOB_13_memory_type <= 2'h0;
      MOB_13_ROB_index <= 6'h0;
      MOB_13_fetch_packet_index <= 2'h0;
      MOB_13_address <= 32'h0;
      MOB_13_access_width <= 2'h0;
      MOB_13_RD <= 7'h0;
      MOB_13_data <= 32'h0;
      MOB_13_data_valid <= 1'h0;
      MOB_13_pending <= 1'h0;
      MOB_13_completed <= 1'h0;
      MOB_13_committed <= 1'h0;
      MOB_13_exception <= 1'h0;
      MOB_14_valid <= 1'h0;
      MOB_14_memory_type <= 2'h0;
      MOB_14_ROB_index <= 6'h0;
      MOB_14_fetch_packet_index <= 2'h0;
      MOB_14_address <= 32'h0;
      MOB_14_access_width <= 2'h0;
      MOB_14_RD <= 7'h0;
      MOB_14_data <= 32'h0;
      MOB_14_data_valid <= 1'h0;
      MOB_14_pending <= 1'h0;
      MOB_14_completed <= 1'h0;
      MOB_14_committed <= 1'h0;
      MOB_14_exception <= 1'h0;
      MOB_15_valid <= 1'h0;
      MOB_15_memory_type <= 2'h0;
      MOB_15_ROB_index <= 6'h0;
      MOB_15_fetch_packet_index <= 2'h0;
      MOB_15_address <= 32'h0;
      MOB_15_access_width <= 2'h0;
      MOB_15_RD <= 7'h0;
      MOB_15_data <= 32'h0;
      MOB_15_data_valid <= 1'h0;
      MOB_15_pending <= 1'h0;
      MOB_15_completed <= 1'h0;
      MOB_15_committed <= 1'h0;
      MOB_15_exception <= 1'h0;
    end
    else begin
      automatic logic        _GEN_224;
      automatic logic        _GEN_225;
      automatic logic        _GEN_226;
      automatic logic        _GEN_227;
      automatic logic        _GEN_228;
      automatic logic        _GEN_229;
      automatic logic        _GEN_230;
      automatic logic        _GEN_231;
      automatic logic        _GEN_232;
      automatic logic        _GEN_233;
      automatic logic        _GEN_234;
      automatic logic        _GEN_235;
      automatic logic        _GEN_236;
      automatic logic        _GEN_237;
      automatic logic        _GEN_238;
      automatic logic        _GEN_239;
      automatic logic        _GEN_240;
      automatic logic        _GEN_241;
      automatic logic        _GEN_242;
      automatic logic        _GEN_243;
      automatic logic        _GEN_244;
      automatic logic        _GEN_245;
      automatic logic        _GEN_246;
      automatic logic        _GEN_247;
      automatic logic        _GEN_248;
      automatic logic        _GEN_249;
      automatic logic        _GEN_250;
      automatic logic        _GEN_251;
      automatic logic        _GEN_252;
      automatic logic        _GEN_253;
      automatic logic        _GEN_254;
      automatic logic        _GEN_255;
      automatic logic        _GEN_256;
      automatic logic        _GEN_257;
      automatic logic        _GEN_258;
      automatic logic        _GEN_259;
      automatic logic        _GEN_260;
      automatic logic        _GEN_261;
      automatic logic        _GEN_262;
      automatic logic        _GEN_263;
      automatic logic        _GEN_264;
      automatic logic        _GEN_265;
      automatic logic        _GEN_266;
      automatic logic        _GEN_267;
      automatic logic        _GEN_268;
      automatic logic        _GEN_269;
      automatic logic        _GEN_270;
      automatic logic        _GEN_271;
      automatic logic        _GEN_272;
      automatic logic        _GEN_273;
      automatic logic        _GEN_274;
      automatic logic        _GEN_275;
      automatic logic        _GEN_276;
      automatic logic        _GEN_277;
      automatic logic        _GEN_278;
      automatic logic        _GEN_279;
      automatic logic        _GEN_280;
      automatic logic        _GEN_281;
      automatic logic        _GEN_282;
      automatic logic        _GEN_283;
      automatic logic        _GEN_284;
      automatic logic        _GEN_285;
      automatic logic        _GEN_286;
      automatic logic        _GEN_287;
      automatic logic        _GEN_288;
      automatic logic        _GEN_289;
      automatic logic        _GEN_290;
      automatic logic        _GEN_291;
      automatic logic        _GEN_292;
      automatic logic        _GEN_293;
      automatic logic        _GEN_294;
      automatic logic        _GEN_295;
      automatic logic        _GEN_296;
      automatic logic        _GEN_297;
      automatic logic        _GEN_298;
      automatic logic        _GEN_299;
      automatic logic        _GEN_300;
      automatic logic        _GEN_301;
      automatic logic        _GEN_302;
      automatic logic        _GEN_303;
      automatic logic        _GEN_304;
      automatic logic        _GEN_305;
      automatic logic        _GEN_306;
      automatic logic        _GEN_307;
      automatic logic        _GEN_308;
      automatic logic        _GEN_309;
      automatic logic        _GEN_310;
      automatic logic        _GEN_311;
      automatic logic        _GEN_312;
      automatic logic        _GEN_313;
      automatic logic        _GEN_314;
      automatic logic        _GEN_315;
      automatic logic        _GEN_316;
      automatic logic        _GEN_317;
      automatic logic        _GEN_318;
      automatic logic        _GEN_319;
      automatic logic        _GEN_320;
      automatic logic        _GEN_321;
      automatic logic        _GEN_322;
      automatic logic        _GEN_323;
      automatic logic        _GEN_324;
      automatic logic        _GEN_325;
      automatic logic        _GEN_326;
      automatic logic        _GEN_327;
      automatic logic        _GEN_328;
      automatic logic        _GEN_329;
      automatic logic        _GEN_330;
      automatic logic        _GEN_331;
      automatic logic        _GEN_332;
      automatic logic        _GEN_333;
      automatic logic        incoming_is_load = io_AGU_output_bits_memory_type == 2'h1;
      automatic logic        incoming_is_store = io_AGU_output_bits_memory_type == 2'h2;
      automatic logic        _GEN_334 =
        io_AGU_output_valid & age_vector_0 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_0_address & 32'hFFFFFFF0) & MOB_0_valid;
      automatic logic        _GEN_335 =
        incoming_is_load & is_load & MOB_0_completed | incoming_is_store & is_load
        & MOB_0_completed;
      automatic logic        store_store_violation_0 =
        _GEN_334 & ~_GEN_335 & incoming_is_store & is_store & MOB_0_pending;
      automatic logic        _GEN_336 =
        io_AGU_output_valid & age_vector_1 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_1_address & 32'hFFFFFFF0) & MOB_1_valid
        & ~store_store_violation_0;
      automatic logic        _GEN_337 =
        incoming_is_load & is_load_1 & MOB_1_completed | incoming_is_store & is_load_1
        & MOB_1_completed;
      automatic logic [1:0]  _GEN_338 = {1'h0, store_store_violation_0};
      automatic logic [1:0]  _GEN_339 =
        {1'h0, _GEN_336 & ~_GEN_337 & incoming_is_store & is_store_1 & MOB_1_pending};
      automatic logic [1:0]  _GEN_340 = _GEN_338 + _GEN_339;
      automatic logic        _GEN_341 =
        io_AGU_output_valid & age_vector_2 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_2_address & 32'hFFFFFFF0) & MOB_2_valid
        & _GEN_340 == 2'h0;
      automatic logic        _GEN_342 =
        incoming_is_load & is_load_2 & MOB_2_completed | incoming_is_store & is_load_2
        & MOB_2_completed;
      automatic logic [1:0]  _GEN_343 =
        {1'h0, _GEN_341 & ~_GEN_342 & incoming_is_store & is_store_2 & MOB_2_pending};
      automatic logic [1:0]  _GEN_344 = _GEN_338 + _GEN_339 + _GEN_343;
      automatic logic        _GEN_345 =
        io_AGU_output_valid & age_vector_3 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_3_address & 32'hFFFFFFF0) & MOB_3_valid
        & _GEN_344 == 2'h0;
      automatic logic        _GEN_346 =
        incoming_is_load & is_load_3 & MOB_3_completed | incoming_is_store & is_load_3
        & MOB_3_completed;
      automatic logic [1:0]  _GEN_347 =
        {1'h0, _GEN_345 & ~_GEN_346 & incoming_is_store & is_store_3 & MOB_3_pending};
      automatic logic [2:0]  _GEN_348 = {1'h0, _GEN_340};
      automatic logic [2:0]  _GEN_349 = _GEN_348 + {1'h0, _GEN_343 + _GEN_347};
      automatic logic        _GEN_350 =
        io_AGU_output_valid & age_vector_4 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_4_address & 32'hFFFFFFF0) & MOB_4_valid
        & _GEN_349 == 3'h0;
      automatic logic        _GEN_351 =
        incoming_is_load & is_load_4 & MOB_4_completed | incoming_is_store & is_load_4
        & MOB_4_completed;
      automatic logic [1:0]  _GEN_352 =
        {1'h0, _GEN_350 & ~_GEN_351 & incoming_is_store & is_store_4 & MOB_4_pending};
      automatic logic [1:0]  _GEN_353 = _GEN_347 + _GEN_352;
      automatic logic [2:0]  _GEN_354 = _GEN_348 + {1'h0, _GEN_343 + _GEN_353};
      automatic logic        _GEN_355 =
        io_AGU_output_valid & age_vector_5 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_5_address & 32'hFFFFFFF0) & MOB_5_valid
        & _GEN_354 == 3'h0;
      automatic logic        _GEN_356 =
        incoming_is_load & is_load_5 & MOB_5_completed | incoming_is_store & is_load_5
        & MOB_5_completed;
      automatic logic [1:0]  _GEN_357 =
        {1'h0, _GEN_355 & ~_GEN_356 & incoming_is_store & is_store_5 & MOB_5_pending};
      automatic logic [1:0]  _GEN_358 = _GEN_352 + _GEN_357;
      automatic logic [2:0]  _GEN_359 = {1'h0, _GEN_358};
      automatic logic [2:0]  _GEN_360 = {1'h0, _GEN_344};
      automatic logic [2:0]  _GEN_361 = _GEN_360 + {1'h0, _GEN_347 + _GEN_358};
      automatic logic        _GEN_362 =
        io_AGU_output_valid & age_vector_6 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_6_address & 32'hFFFFFFF0) & MOB_6_valid
        & _GEN_361 == 3'h0;
      automatic logic        _GEN_363 =
        incoming_is_load & is_load_6 & MOB_6_completed | incoming_is_store & is_load_6
        & MOB_6_completed;
      automatic logic [1:0]  _GEN_364 =
        {1'h0, _GEN_362 & ~_GEN_363 & incoming_is_store & is_store_6 & MOB_6_pending};
      automatic logic [2:0]  _GEN_365 = {1'h0, _GEN_357 + _GEN_364};
      automatic logic [2:0]  _GEN_366 = _GEN_360 + {1'h0, _GEN_353} + _GEN_365;
      automatic logic        _GEN_367 =
        io_AGU_output_valid & age_vector_7 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_7_address & 32'hFFFFFFF0) & MOB_7_valid
        & _GEN_366 == 3'h0;
      automatic logic        _GEN_368 =
        incoming_is_load & is_load_7 & MOB_7_completed | incoming_is_store & is_load_7
        & MOB_7_completed;
      automatic logic [1:0]  _GEN_369 =
        {1'h0, _GEN_367 & ~_GEN_368 & incoming_is_store & is_store_7 & MOB_7_pending};
      automatic logic [1:0]  _GEN_370 = _GEN_364 + _GEN_369;
      automatic logic [3:0]  _GEN_371 = {1'h0, _GEN_349};
      automatic logic        _GEN_372 =
        io_AGU_output_valid & age_vector_8 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_8_address & 32'hFFFFFFF0) & MOB_8_valid
        & _GEN_371 + {1'h0, _GEN_359 + {1'h0, _GEN_370}} == 4'h0;
      automatic logic        _GEN_373 =
        incoming_is_load & is_load_8 & MOB_8_completed | incoming_is_store & is_load_8
        & MOB_8_completed;
      automatic logic [1:0]  _GEN_374 =
        {1'h0, _GEN_372 & ~_GEN_373 & incoming_is_store & is_store_8 & MOB_8_pending};
      automatic logic [1:0]  _GEN_375 = _GEN_369 + _GEN_374;
      automatic logic [2:0]  _GEN_376 = {1'h0, _GEN_364 + _GEN_375};
      automatic logic        _GEN_377 =
        io_AGU_output_valid & age_vector_9 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_9_address & 32'hFFFFFFF0) & MOB_9_valid
        & _GEN_371 + {1'h0, _GEN_359 + _GEN_376} == 4'h0;
      automatic logic        _GEN_378 =
        incoming_is_load & is_load_9 & MOB_9_completed | incoming_is_store & is_load_9
        & MOB_9_completed;
      automatic logic [1:0]  _GEN_379 =
        {1'h0, _GEN_377 & ~_GEN_378 & incoming_is_store & is_store_9 & MOB_9_pending};
      automatic logic [2:0]  _GEN_380 = {1'h0, _GEN_369 + _GEN_374 + _GEN_379};
      automatic logic [3:0]  _GEN_381 = {1'h0, _GEN_354};
      automatic logic        _GEN_382 =
        io_AGU_output_valid & age_vector_10 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_10_address & 32'hFFFFFFF0) & MOB_10_valid
        & _GEN_381 + {1'h0, _GEN_365 + _GEN_380} == 4'h0;
      automatic logic        _GEN_383 =
        incoming_is_load & is_load_10 & MOB_10_completed | incoming_is_store & is_load_10
        & MOB_10_completed;
      automatic logic [1:0]  _GEN_384 =
        {1'h0, _GEN_382 & ~_GEN_383 & incoming_is_store & is_store_10 & MOB_10_pending};
      automatic logic [1:0]  _GEN_385 = _GEN_379 + _GEN_384;
      automatic logic [2:0]  _GEN_386 = {1'h0, _GEN_385};
      automatic logic        _GEN_387 =
        io_AGU_output_valid & age_vector_11 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_11_address & 32'hFFFFFFF0) & MOB_11_valid
        & _GEN_381
        + {1'h0, {1'h0, _GEN_357 + _GEN_370} + {1'h0, _GEN_374 + _GEN_385}} == 4'h0;
      automatic logic        _GEN_388 =
        incoming_is_load & is_load_11 & MOB_11_completed | incoming_is_store & is_load_11
        & MOB_11_completed;
      automatic logic [1:0]  _GEN_389 =
        {1'h0, _GEN_387 & ~_GEN_388 & incoming_is_store & is_store_11 & MOB_11_pending};
      automatic logic [1:0]  _GEN_390 = _GEN_384 + _GEN_389;
      automatic logic [3:0]  _GEN_391 = {1'h0, _GEN_361};
      automatic logic        _GEN_392 =
        io_AGU_output_valid & age_vector_12 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_12_address & 32'hFFFFFFF0) & MOB_12_valid
        & _GEN_391 + {1'h0, _GEN_376 + {1'h0, _GEN_379 + _GEN_390}} == 4'h0;
      automatic logic        _GEN_393 =
        incoming_is_load & is_load_12 & MOB_12_completed | incoming_is_store & is_load_12
        & MOB_12_completed;
      automatic logic [1:0]  _GEN_394 =
        {1'h0, _GEN_392 & ~_GEN_393 & incoming_is_store & is_store_12 & MOB_12_pending};
      automatic logic [2:0]  _GEN_395 = {1'h0, _GEN_389 + _GEN_394};
      automatic logic        _GEN_396 =
        io_AGU_output_valid & age_vector_13 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_13_address & 32'hFFFFFFF0) & MOB_13_valid
        & _GEN_391 + {1'h0, _GEN_376 + _GEN_386 + _GEN_395} == 4'h0;
      automatic logic        _GEN_397 =
        incoming_is_load & is_load_13 & MOB_13_completed | incoming_is_store & is_load_13
        & MOB_13_completed;
      automatic logic [1:0]  _GEN_398 =
        {1'h0, _GEN_396 & ~_GEN_397 & incoming_is_store & is_store_13 & MOB_13_pending};
      automatic logic [3:0]  _GEN_399 = {1'h0, _GEN_366};
      automatic logic        _GEN_400 =
        io_AGU_output_valid & age_vector_14 < _GEN_3[io_AGU_output_bits_MOB_index]
        & io_AGU_output_bits_address == (MOB_14_address & 32'hFFFFFFF0) & MOB_14_valid
        & _GEN_399
        + {1'h0, _GEN_380 + {1'h0, _GEN_390} + {1'h0, _GEN_394 + _GEN_398}} == 4'h0;
      automatic logic        _GEN_401 =
        incoming_is_load & is_load_14 & MOB_14_completed | incoming_is_store & is_load_14
        & MOB_14_completed;
      automatic logic        _GEN_402 = front_index == 4'h0;
      automatic logic        _GEN_403 = front_index == 4'h1;
      automatic logic        _GEN_404 = front_index == 4'h2;
      automatic logic        _GEN_405 = front_index == 4'h3;
      automatic logic        _GEN_406 = front_index == 4'h4;
      automatic logic        _GEN_407 = front_index == 4'h5;
      automatic logic        _GEN_408 = front_index == 4'h6;
      automatic logic        _GEN_409 = front_index == 4'h7;
      automatic logic        _GEN_410 = front_index == 4'h8;
      automatic logic        _GEN_411 = front_index == 4'h9;
      automatic logic        _GEN_412 = front_index == 4'hA;
      automatic logic        _GEN_413 = front_index == 4'hB;
      automatic logic        _GEN_414 = front_index == 4'hC;
      automatic logic        _GEN_415 = front_index == 4'hD;
      automatic logic        _GEN_416 = front_index == 4'hE;
      automatic logic [15:0] _GEN_417 =
        {{MOB_15_completed},
         {MOB_14_completed},
         {MOB_13_completed},
         {MOB_12_completed},
         {MOB_11_completed},
         {MOB_10_completed},
         {MOB_9_completed},
         {MOB_8_completed},
         {MOB_7_completed},
         {MOB_6_completed},
         {MOB_5_completed},
         {MOB_4_completed},
         {MOB_3_completed},
         {MOB_2_completed},
         {MOB_1_completed},
         {MOB_0_completed}};
      automatic logic        _GEN_418;
      automatic logic        _GEN_419 = io_commit_valid & _FU_output_load_Q_io_flush_T;
      automatic logic        _GEN_420;
      automatic logic        _GEN_421;
      automatic logic        _GEN_422;
      automatic logic        _GEN_423;
      automatic logic        _GEN_424;
      automatic logic        _GEN_425;
      automatic logic        _GEN_426;
      automatic logic        _GEN_427;
      automatic logic        _GEN_428;
      automatic logic        _GEN_429;
      automatic logic        _GEN_430;
      automatic logic        _GEN_431;
      automatic logic        _GEN_432;
      automatic logic        _GEN_433;
      automatic logic        _GEN_434;
      automatic logic        _GEN_435;
      automatic logic        _GEN_436;
      automatic logic        _GEN_437;
      automatic logic        _GEN_438;
      automatic logic        _GEN_439;
      automatic logic        _GEN_440;
      automatic logic        _GEN_441;
      automatic logic        _GEN_442;
      automatic logic        _GEN_443;
      automatic logic        _GEN_444;
      automatic logic        _GEN_445;
      automatic logic        _GEN_446;
      automatic logic        _GEN_447;
      automatic logic        _GEN_448;
      automatic logic        _GEN_449;
      automatic logic        _GEN_450;
      automatic logic        _GEN_451;
      automatic logic        _GEN_452 =
        _FU_output_store_Q_io_enq_ready & _FU_output_store_Q_io_enq_valid_T_14
        & ~_GEN_419;
      automatic logic        _GEN_453;
      automatic logic        _GEN_454;
      automatic logic        _GEN_455;
      automatic logic        _GEN_456;
      automatic logic        _GEN_457;
      automatic logic        _GEN_458;
      automatic logic        _GEN_459;
      automatic logic        _GEN_460;
      automatic logic        _GEN_461;
      automatic logic        _GEN_462;
      automatic logic        _GEN_463;
      automatic logic        _GEN_464;
      automatic logic        _GEN_465;
      automatic logic        _GEN_466;
      automatic logic        _GEN_467;
      automatic logic        _GEN_468;
      automatic logic        _GEN_469 =
        io_backend_memory_response_valid
        & _GEN_5[io_backend_memory_response_bits_MOB_index] == 2'h1;
      automatic logic        _GEN_470 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h0;
      automatic logic        _GEN_471 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h1;
      automatic logic        _GEN_472 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h2;
      automatic logic        _GEN_473 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h3;
      automatic logic        _GEN_474 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h4;
      automatic logic        _GEN_475 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h5;
      automatic logic        _GEN_476 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h6;
      automatic logic        _GEN_477 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h7;
      automatic logic        _GEN_478 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h8;
      automatic logic        _GEN_479 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'h9;
      automatic logic        _GEN_480 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'hA;
      automatic logic        _GEN_481 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'hB;
      automatic logic        _GEN_482 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'hC;
      automatic logic        _GEN_483 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'hD;
      automatic logic        _GEN_484 =
        _GEN_469 & io_backend_memory_response_bits_MOB_index == 4'hE;
      automatic logic        _GEN_485 =
        _GEN_469 & (&io_backend_memory_response_bits_MOB_index);
      automatic logic [31:0] _MOB_data_T;
      _GEN_224 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h0;
      _GEN_225 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h1;
      _GEN_226 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h2;
      _GEN_227 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h3;
      _GEN_228 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h4;
      _GEN_229 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h5;
      _GEN_230 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h6;
      _GEN_231 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h7;
      _GEN_232 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h8;
      _GEN_233 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'h9;
      _GEN_234 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hA;
      _GEN_235 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hB;
      _GEN_236 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hC;
      _GEN_237 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hD;
      _GEN_238 = written_vec_0 & _io_reserved_pointers_0_bits_T == 4'hE;
      _GEN_239 = written_vec_0 & (&_io_reserved_pointers_0_bits_T);
      _GEN_240 = _io_reserved_pointers_1_bits_T == 4'h0;
      _GEN_241 =
        written_vec_1 ? _GEN_240 | _GEN_224 | MOB_0_valid : _GEN_224 | MOB_0_valid;
      _GEN_242 = _io_reserved_pointers_1_bits_T == 4'h1;
      _GEN_243 =
        written_vec_1 ? _GEN_242 | _GEN_225 | MOB_1_valid : _GEN_225 | MOB_1_valid;
      _GEN_244 = _io_reserved_pointers_1_bits_T == 4'h2;
      _GEN_245 =
        written_vec_1 ? _GEN_244 | _GEN_226 | MOB_2_valid : _GEN_226 | MOB_2_valid;
      _GEN_246 = _io_reserved_pointers_1_bits_T == 4'h3;
      _GEN_247 =
        written_vec_1 ? _GEN_246 | _GEN_227 | MOB_3_valid : _GEN_227 | MOB_3_valid;
      _GEN_248 = _io_reserved_pointers_1_bits_T == 4'h4;
      _GEN_249 =
        written_vec_1 ? _GEN_248 | _GEN_228 | MOB_4_valid : _GEN_228 | MOB_4_valid;
      _GEN_250 = _io_reserved_pointers_1_bits_T == 4'h5;
      _GEN_251 =
        written_vec_1 ? _GEN_250 | _GEN_229 | MOB_5_valid : _GEN_229 | MOB_5_valid;
      _GEN_252 = _io_reserved_pointers_1_bits_T == 4'h6;
      _GEN_253 =
        written_vec_1 ? _GEN_252 | _GEN_230 | MOB_6_valid : _GEN_230 | MOB_6_valid;
      _GEN_254 = _io_reserved_pointers_1_bits_T == 4'h7;
      _GEN_255 =
        written_vec_1 ? _GEN_254 | _GEN_231 | MOB_7_valid : _GEN_231 | MOB_7_valid;
      _GEN_256 = _io_reserved_pointers_1_bits_T == 4'h8;
      _GEN_257 =
        written_vec_1 ? _GEN_256 | _GEN_232 | MOB_8_valid : _GEN_232 | MOB_8_valid;
      _GEN_258 = _io_reserved_pointers_1_bits_T == 4'h9;
      _GEN_259 =
        written_vec_1 ? _GEN_258 | _GEN_233 | MOB_9_valid : _GEN_233 | MOB_9_valid;
      _GEN_260 = _io_reserved_pointers_1_bits_T == 4'hA;
      _GEN_261 =
        written_vec_1 ? _GEN_260 | _GEN_234 | MOB_10_valid : _GEN_234 | MOB_10_valid;
      _GEN_262 = _io_reserved_pointers_1_bits_T == 4'hB;
      _GEN_263 =
        written_vec_1 ? _GEN_262 | _GEN_235 | MOB_11_valid : _GEN_235 | MOB_11_valid;
      _GEN_264 = _io_reserved_pointers_1_bits_T == 4'hC;
      _GEN_265 =
        written_vec_1 ? _GEN_264 | _GEN_236 | MOB_12_valid : _GEN_236 | MOB_12_valid;
      _GEN_266 = _io_reserved_pointers_1_bits_T == 4'hD;
      _GEN_267 =
        written_vec_1 ? _GEN_266 | _GEN_237 | MOB_13_valid : _GEN_237 | MOB_13_valid;
      _GEN_268 = _io_reserved_pointers_1_bits_T == 4'hE;
      _GEN_269 =
        written_vec_1 ? _GEN_268 | _GEN_238 | MOB_14_valid : _GEN_238 | MOB_14_valid;
      _GEN_270 =
        written_vec_1
          ? (&_io_reserved_pointers_1_bits_T) | _GEN_239 | MOB_15_valid
          : _GEN_239 | MOB_15_valid;
      _GEN_271 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h0;
      _GEN_272 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h1;
      _GEN_273 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h2;
      _GEN_274 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h3;
      _GEN_275 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h4;
      _GEN_276 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h5;
      _GEN_277 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h6;
      _GEN_278 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h7;
      _GEN_279 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h8;
      _GEN_280 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'h9;
      _GEN_281 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hA;
      _GEN_282 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hB;
      _GEN_283 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hC;
      _GEN_284 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hD;
      _GEN_285 = written_vec_2 & _io_reserved_pointers_2_bits_T == 4'hE;
      _GEN_286 = written_vec_2 & (&_io_reserved_pointers_2_bits_T);
      _GEN_287 = _io_reserved_pointers_3_bits_T == 4'h0;
      _GEN_288 = _io_reserved_pointers_3_bits_T == 4'h1;
      _GEN_289 = _io_reserved_pointers_3_bits_T == 4'h2;
      _GEN_290 = _io_reserved_pointers_3_bits_T == 4'h3;
      _GEN_291 = _io_reserved_pointers_3_bits_T == 4'h4;
      _GEN_292 = _io_reserved_pointers_3_bits_T == 4'h5;
      _GEN_293 = _io_reserved_pointers_3_bits_T == 4'h6;
      _GEN_294 = _io_reserved_pointers_3_bits_T == 4'h7;
      _GEN_295 = _io_reserved_pointers_3_bits_T == 4'h8;
      _GEN_296 = _io_reserved_pointers_3_bits_T == 4'h9;
      _GEN_297 = _io_reserved_pointers_3_bits_T == 4'hA;
      _GEN_298 = _io_reserved_pointers_3_bits_T == 4'hB;
      _GEN_299 = _io_reserved_pointers_3_bits_T == 4'hC;
      _GEN_300 = _io_reserved_pointers_3_bits_T == 4'hD;
      _GEN_301 = _io_reserved_pointers_3_bits_T == 4'hE;
      _GEN_302 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h0;
      _GEN_303 = _GEN_302 | MOB_0_pending;
      _GEN_304 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h1;
      _GEN_305 = _GEN_304 | MOB_1_pending;
      _GEN_306 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h2;
      _GEN_307 = _GEN_306 | MOB_2_pending;
      _GEN_308 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h3;
      _GEN_309 = _GEN_308 | MOB_3_pending;
      _GEN_310 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h4;
      _GEN_311 = _GEN_310 | MOB_4_pending;
      _GEN_312 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h5;
      _GEN_313 = _GEN_312 | MOB_5_pending;
      _GEN_314 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h6;
      _GEN_315 = _GEN_314 | MOB_6_pending;
      _GEN_316 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h7;
      _GEN_317 = _GEN_316 | MOB_7_pending;
      _GEN_318 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h8;
      _GEN_319 = _GEN_318 | MOB_8_pending;
      _GEN_320 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'h9;
      _GEN_321 = _GEN_320 | MOB_9_pending;
      _GEN_322 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hA;
      _GEN_323 = _GEN_322 | MOB_10_pending;
      _GEN_324 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hB;
      _GEN_325 = _GEN_324 | MOB_11_pending;
      _GEN_326 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hC;
      _GEN_327 = _GEN_326 | MOB_12_pending;
      _GEN_328 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hD;
      _GEN_329 = _GEN_328 | MOB_13_pending;
      _GEN_330 = io_AGU_output_valid & io_AGU_output_bits_MOB_index == 4'hE;
      _GEN_331 = _GEN_330 | MOB_14_pending;
      _GEN_332 = io_AGU_output_valid & (&io_AGU_output_bits_MOB_index);
      _GEN_333 = _GEN_332 | MOB_15_pending;
      _GEN_418 =
        _GEN_4[front_index] & ~_GEN_9[front_index] & _GEN_417[front_index]
        & _GEN_10[front_index];
      _GEN_420 = _GEN_419 | _GEN_418 & _GEN_402;
      _GEN_421 = ~_GEN_420 & MOB_0_completed;
      _GEN_422 = _GEN_419 | _GEN_418 & _GEN_403;
      _GEN_423 = ~_GEN_422 & MOB_1_completed;
      _GEN_424 = _GEN_419 | _GEN_418 & _GEN_404;
      _GEN_425 = ~_GEN_424 & MOB_2_completed;
      _GEN_426 = _GEN_419 | _GEN_418 & _GEN_405;
      _GEN_427 = ~_GEN_426 & MOB_3_completed;
      _GEN_428 = _GEN_419 | _GEN_418 & _GEN_406;
      _GEN_429 = ~_GEN_428 & MOB_4_completed;
      _GEN_430 = _GEN_419 | _GEN_418 & _GEN_407;
      _GEN_431 = ~_GEN_430 & MOB_5_completed;
      _GEN_432 = _GEN_419 | _GEN_418 & _GEN_408;
      _GEN_433 = ~_GEN_432 & MOB_6_completed;
      _GEN_434 = _GEN_419 | _GEN_418 & _GEN_409;
      _GEN_435 = ~_GEN_434 & MOB_7_completed;
      _GEN_436 = _GEN_419 | _GEN_418 & _GEN_410;
      _GEN_437 = ~_GEN_436 & MOB_8_completed;
      _GEN_438 = _GEN_419 | _GEN_418 & _GEN_411;
      _GEN_439 = ~_GEN_438 & MOB_9_completed;
      _GEN_440 = _GEN_419 | _GEN_418 & _GEN_412;
      _GEN_441 = ~_GEN_440 & MOB_10_completed;
      _GEN_442 = _GEN_419 | _GEN_418 & _GEN_413;
      _GEN_443 = ~_GEN_442 & MOB_11_completed;
      _GEN_444 = _GEN_419 | _GEN_418 & _GEN_414;
      _GEN_445 = ~_GEN_444 & MOB_12_completed;
      _GEN_446 = _GEN_419 | _GEN_418 & _GEN_415;
      _GEN_447 = ~_GEN_446 & MOB_13_completed;
      _GEN_448 = _GEN_419 | _GEN_418 & _GEN_416;
      _GEN_449 = ~_GEN_448 & MOB_14_completed;
      _GEN_450 = _GEN_419 | _GEN_418 & (&front_index);
      _GEN_451 = ~_GEN_450 & MOB_15_completed;
      _GEN_453 = _GEN_452 & possible_FU_store_index == 4'h0;
      _GEN_454 = _GEN_452 & possible_FU_store_index == 4'h1;
      _GEN_455 = _GEN_452 & possible_FU_store_index == 4'h2;
      _GEN_456 = _GEN_452 & possible_FU_store_index == 4'h3;
      _GEN_457 = _GEN_452 & possible_FU_store_index == 4'h4;
      _GEN_458 = _GEN_452 & possible_FU_store_index == 4'h5;
      _GEN_459 = _GEN_452 & possible_FU_store_index == 4'h6;
      _GEN_460 = _GEN_452 & possible_FU_store_index == 4'h7;
      _GEN_461 = _GEN_452 & possible_FU_store_index == 4'h8;
      _GEN_462 = _GEN_452 & possible_FU_store_index == 4'h9;
      _GEN_463 = _GEN_452 & possible_FU_store_index == 4'hA;
      _GEN_464 = _GEN_452 & possible_FU_store_index == 4'hB;
      _GEN_465 = _GEN_452 & possible_FU_store_index == 4'hC;
      _GEN_466 = _GEN_452 & possible_FU_store_index == 4'hD;
      _GEN_467 = _GEN_452 & possible_FU_store_index == 4'hE;
      _GEN_468 = _GEN_452 & (&possible_FU_store_index);
      _MOB_data_T = {data_out_3, data_out_2, data_out_1, data_out_0};
      if (_GEN_419) begin
        front_pointer <= 5'h0;
        back_pointer <= 5'h0;
      end
      else begin
        if (_GEN_418)
          front_pointer <= front_pointer + 5'h1;
        back_pointer <=
          back_pointer + {2'h0, {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + _GEN_2}};
      end
      MOB_0_valid <=
        ~_GEN_420
        & (written_vec_3 ? _GEN_287 | _GEN_271 | _GEN_241 : _GEN_271 | _GEN_241);
      if (_GEN_420) begin
        MOB_0_memory_type <= 2'h0;
        MOB_0_ROB_index <= 6'h0;
        MOB_0_fetch_packet_index <= 2'h0;
        MOB_0_address <= 32'h0;
        MOB_0_access_width <= 2'h0;
        MOB_0_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_287) begin
          MOB_0_memory_type <= io_reserve_3_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_0_access_width <= io_reserve_3_bits_access_width;
          MOB_0_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_271) begin
          MOB_0_memory_type <= io_reserve_2_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_0_access_width <= io_reserve_2_bits_access_width;
          MOB_0_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_240) begin
          MOB_0_memory_type <= io_reserve_1_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_0_access_width <= io_reserve_1_bits_access_width;
          MOB_0_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_224) begin
          MOB_0_memory_type <= io_reserve_0_bits_memory_type;
          MOB_0_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_0_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_0_access_width <= io_reserve_0_bits_access_width;
          MOB_0_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_302)
          MOB_0_address <= io_AGU_output_bits_address;
      end
      if (_GEN_470)
        MOB_0_data <= _MOB_data_T;
      else if (_GEN_420)
        MOB_0_data <= 32'h0;
      else if (_GEN_302)
        MOB_0_data <= io_AGU_output_bits_wr_data;
      MOB_0_data_valid <= _GEN_470 | ~_GEN_420 & MOB_0_data_valid;
      MOB_0_pending <=
        ~_GEN_420
        & ((|_GEN_12) ? (|load_index) & _GEN_303 : ~(fire_store & _GEN_402) & _GEN_303);
      if (_FU_output_load_Q_io_enq_ready & _FU_output_load_Q_io_enq_valid_T_14
          & ~_GEN_419) begin
        MOB_0_completed <= possible_FU_load_index == 4'h0 | _GEN_453 | _GEN_421;
        MOB_1_completed <= possible_FU_load_index == 4'h1 | _GEN_454 | _GEN_423;
        MOB_2_completed <= possible_FU_load_index == 4'h2 | _GEN_455 | _GEN_425;
        MOB_3_completed <= possible_FU_load_index == 4'h3 | _GEN_456 | _GEN_427;
        MOB_4_completed <= possible_FU_load_index == 4'h4 | _GEN_457 | _GEN_429;
        MOB_5_completed <= possible_FU_load_index == 4'h5 | _GEN_458 | _GEN_431;
        MOB_6_completed <= possible_FU_load_index == 4'h6 | _GEN_459 | _GEN_433;
        MOB_7_completed <= possible_FU_load_index == 4'h7 | _GEN_460 | _GEN_435;
        MOB_8_completed <= possible_FU_load_index == 4'h8 | _GEN_461 | _GEN_437;
        MOB_9_completed <= possible_FU_load_index == 4'h9 | _GEN_462 | _GEN_439;
        MOB_10_completed <= possible_FU_load_index == 4'hA | _GEN_463 | _GEN_441;
        MOB_11_completed <= possible_FU_load_index == 4'hB | _GEN_464 | _GEN_443;
        MOB_12_completed <= possible_FU_load_index == 4'hC | _GEN_465 | _GEN_445;
        MOB_13_completed <= possible_FU_load_index == 4'hD | _GEN_466 | _GEN_447;
        MOB_14_completed <= possible_FU_load_index == 4'hE | _GEN_467 | _GEN_449;
        MOB_15_completed <= (&possible_FU_load_index) | _GEN_468 | _GEN_451;
      end
      else begin
        MOB_0_completed <= _GEN_453 | _GEN_421;
        MOB_1_completed <= _GEN_454 | _GEN_423;
        MOB_2_completed <= _GEN_455 | _GEN_425;
        MOB_3_completed <= _GEN_456 | _GEN_427;
        MOB_4_completed <= _GEN_457 | _GEN_429;
        MOB_5_completed <= _GEN_458 | _GEN_431;
        MOB_6_completed <= _GEN_459 | _GEN_433;
        MOB_7_completed <= _GEN_460 | _GEN_435;
        MOB_8_completed <= _GEN_461 | _GEN_437;
        MOB_9_completed <= _GEN_462 | _GEN_439;
        MOB_10_completed <= _GEN_463 | _GEN_441;
        MOB_11_completed <= _GEN_464 | _GEN_443;
        MOB_12_completed <= _GEN_465 | _GEN_445;
        MOB_13_completed <= _GEN_466 | _GEN_447;
        MOB_14_completed <= _GEN_467 | _GEN_449;
        MOB_15_completed <= _GEN_468 | _GEN_451;
      end
      MOB_0_committed <=
        ~_GEN_420
        & (MOB_0_valid & io_commit_valid & MOB_0_ROB_index == io_commit_bits_ROB_index
           | MOB_0_committed);
      MOB_0_exception <= ~_GEN_420 & (_GEN_334 & _GEN_335 | MOB_0_exception);
      MOB_1_valid <=
        ~_GEN_422
        & (written_vec_3 ? _GEN_288 | _GEN_272 | _GEN_243 : _GEN_272 | _GEN_243);
      if (_GEN_422) begin
        MOB_1_memory_type <= 2'h0;
        MOB_1_ROB_index <= 6'h0;
        MOB_1_fetch_packet_index <= 2'h0;
        MOB_1_address <= 32'h0;
        MOB_1_access_width <= 2'h0;
        MOB_1_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_288) begin
          MOB_1_memory_type <= io_reserve_3_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_1_access_width <= io_reserve_3_bits_access_width;
          MOB_1_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_272) begin
          MOB_1_memory_type <= io_reserve_2_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_1_access_width <= io_reserve_2_bits_access_width;
          MOB_1_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_242) begin
          MOB_1_memory_type <= io_reserve_1_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_1_access_width <= io_reserve_1_bits_access_width;
          MOB_1_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_225) begin
          MOB_1_memory_type <= io_reserve_0_bits_memory_type;
          MOB_1_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_1_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_1_access_width <= io_reserve_0_bits_access_width;
          MOB_1_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_304)
          MOB_1_address <= io_AGU_output_bits_address;
      end
      if (_GEN_471)
        MOB_1_data <= _MOB_data_T;
      else if (_GEN_422)
        MOB_1_data <= 32'h0;
      else if (_GEN_304)
        MOB_1_data <= io_AGU_output_bits_wr_data;
      MOB_1_data_valid <= _GEN_471 | ~_GEN_422 & MOB_1_data_valid;
      MOB_1_pending <=
        ~_GEN_422
        & ((|_GEN_12)
             ? load_index != 4'h1 & _GEN_305
             : ~(fire_store & _GEN_403) & _GEN_305);
      MOB_1_committed <=
        ~_GEN_422
        & (MOB_1_valid & io_commit_valid & MOB_1_ROB_index == io_commit_bits_ROB_index
           | MOB_1_committed);
      MOB_1_exception <= ~_GEN_422 & (_GEN_336 & _GEN_337 | MOB_1_exception);
      MOB_2_valid <=
        ~_GEN_424
        & (written_vec_3 ? _GEN_289 | _GEN_273 | _GEN_245 : _GEN_273 | _GEN_245);
      if (_GEN_424) begin
        MOB_2_memory_type <= 2'h0;
        MOB_2_ROB_index <= 6'h0;
        MOB_2_fetch_packet_index <= 2'h0;
        MOB_2_address <= 32'h0;
        MOB_2_access_width <= 2'h0;
        MOB_2_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_289) begin
          MOB_2_memory_type <= io_reserve_3_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_2_access_width <= io_reserve_3_bits_access_width;
          MOB_2_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_273) begin
          MOB_2_memory_type <= io_reserve_2_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_2_access_width <= io_reserve_2_bits_access_width;
          MOB_2_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_244) begin
          MOB_2_memory_type <= io_reserve_1_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_2_access_width <= io_reserve_1_bits_access_width;
          MOB_2_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_226) begin
          MOB_2_memory_type <= io_reserve_0_bits_memory_type;
          MOB_2_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_2_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_2_access_width <= io_reserve_0_bits_access_width;
          MOB_2_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_306)
          MOB_2_address <= io_AGU_output_bits_address;
      end
      if (_GEN_472)
        MOB_2_data <= _MOB_data_T;
      else if (_GEN_424)
        MOB_2_data <= 32'h0;
      else if (_GEN_306)
        MOB_2_data <= io_AGU_output_bits_wr_data;
      MOB_2_data_valid <= _GEN_472 | ~_GEN_424 & MOB_2_data_valid;
      MOB_2_pending <=
        ~_GEN_424
        & ((|_GEN_12)
             ? load_index != 4'h2 & _GEN_307
             : ~(fire_store & _GEN_404) & _GEN_307);
      MOB_2_committed <=
        ~_GEN_424
        & (MOB_2_valid & io_commit_valid & MOB_2_ROB_index == io_commit_bits_ROB_index
           | MOB_2_committed);
      MOB_2_exception <= ~_GEN_424 & (_GEN_341 & _GEN_342 | MOB_2_exception);
      MOB_3_valid <=
        ~_GEN_426
        & (written_vec_3 ? _GEN_290 | _GEN_274 | _GEN_247 : _GEN_274 | _GEN_247);
      if (_GEN_426) begin
        MOB_3_memory_type <= 2'h0;
        MOB_3_ROB_index <= 6'h0;
        MOB_3_fetch_packet_index <= 2'h0;
        MOB_3_address <= 32'h0;
        MOB_3_access_width <= 2'h0;
        MOB_3_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_290) begin
          MOB_3_memory_type <= io_reserve_3_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_3_access_width <= io_reserve_3_bits_access_width;
          MOB_3_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_274) begin
          MOB_3_memory_type <= io_reserve_2_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_3_access_width <= io_reserve_2_bits_access_width;
          MOB_3_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_246) begin
          MOB_3_memory_type <= io_reserve_1_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_3_access_width <= io_reserve_1_bits_access_width;
          MOB_3_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_227) begin
          MOB_3_memory_type <= io_reserve_0_bits_memory_type;
          MOB_3_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_3_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_3_access_width <= io_reserve_0_bits_access_width;
          MOB_3_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_308)
          MOB_3_address <= io_AGU_output_bits_address;
      end
      if (_GEN_473)
        MOB_3_data <= _MOB_data_T;
      else if (_GEN_426)
        MOB_3_data <= 32'h0;
      else if (_GEN_308)
        MOB_3_data <= io_AGU_output_bits_wr_data;
      MOB_3_data_valid <= _GEN_473 | ~_GEN_426 & MOB_3_data_valid;
      MOB_3_pending <=
        ~_GEN_426
        & ((|_GEN_12)
             ? load_index != 4'h3 & _GEN_309
             : ~(fire_store & _GEN_405) & _GEN_309);
      MOB_3_committed <=
        ~_GEN_426
        & (MOB_3_valid & io_commit_valid & MOB_3_ROB_index == io_commit_bits_ROB_index
           | MOB_3_committed);
      MOB_3_exception <= ~_GEN_426 & (_GEN_345 & _GEN_346 | MOB_3_exception);
      MOB_4_valid <=
        ~_GEN_428
        & (written_vec_3 ? _GEN_291 | _GEN_275 | _GEN_249 : _GEN_275 | _GEN_249);
      if (_GEN_428) begin
        MOB_4_memory_type <= 2'h0;
        MOB_4_ROB_index <= 6'h0;
        MOB_4_fetch_packet_index <= 2'h0;
        MOB_4_address <= 32'h0;
        MOB_4_access_width <= 2'h0;
        MOB_4_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_291) begin
          MOB_4_memory_type <= io_reserve_3_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_4_access_width <= io_reserve_3_bits_access_width;
          MOB_4_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_275) begin
          MOB_4_memory_type <= io_reserve_2_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_4_access_width <= io_reserve_2_bits_access_width;
          MOB_4_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_248) begin
          MOB_4_memory_type <= io_reserve_1_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_4_access_width <= io_reserve_1_bits_access_width;
          MOB_4_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_228) begin
          MOB_4_memory_type <= io_reserve_0_bits_memory_type;
          MOB_4_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_4_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_4_access_width <= io_reserve_0_bits_access_width;
          MOB_4_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_310)
          MOB_4_address <= io_AGU_output_bits_address;
      end
      if (_GEN_474)
        MOB_4_data <= _MOB_data_T;
      else if (_GEN_428)
        MOB_4_data <= 32'h0;
      else if (_GEN_310)
        MOB_4_data <= io_AGU_output_bits_wr_data;
      MOB_4_data_valid <= _GEN_474 | ~_GEN_428 & MOB_4_data_valid;
      MOB_4_pending <=
        ~_GEN_428
        & ((|_GEN_12)
             ? load_index != 4'h4 & _GEN_311
             : ~(fire_store & _GEN_406) & _GEN_311);
      MOB_4_committed <=
        ~_GEN_428
        & (MOB_4_valid & io_commit_valid & MOB_4_ROB_index == io_commit_bits_ROB_index
           | MOB_4_committed);
      MOB_4_exception <= ~_GEN_428 & (_GEN_350 & _GEN_351 | MOB_4_exception);
      MOB_5_valid <=
        ~_GEN_430
        & (written_vec_3 ? _GEN_292 | _GEN_276 | _GEN_251 : _GEN_276 | _GEN_251);
      if (_GEN_430) begin
        MOB_5_memory_type <= 2'h0;
        MOB_5_ROB_index <= 6'h0;
        MOB_5_fetch_packet_index <= 2'h0;
        MOB_5_address <= 32'h0;
        MOB_5_access_width <= 2'h0;
        MOB_5_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_292) begin
          MOB_5_memory_type <= io_reserve_3_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_5_access_width <= io_reserve_3_bits_access_width;
          MOB_5_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_276) begin
          MOB_5_memory_type <= io_reserve_2_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_5_access_width <= io_reserve_2_bits_access_width;
          MOB_5_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_250) begin
          MOB_5_memory_type <= io_reserve_1_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_5_access_width <= io_reserve_1_bits_access_width;
          MOB_5_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_229) begin
          MOB_5_memory_type <= io_reserve_0_bits_memory_type;
          MOB_5_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_5_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_5_access_width <= io_reserve_0_bits_access_width;
          MOB_5_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_312)
          MOB_5_address <= io_AGU_output_bits_address;
      end
      if (_GEN_475)
        MOB_5_data <= _MOB_data_T;
      else if (_GEN_430)
        MOB_5_data <= 32'h0;
      else if (_GEN_312)
        MOB_5_data <= io_AGU_output_bits_wr_data;
      MOB_5_data_valid <= _GEN_475 | ~_GEN_430 & MOB_5_data_valid;
      MOB_5_pending <=
        ~_GEN_430
        & ((|_GEN_12)
             ? load_index != 4'h5 & _GEN_313
             : ~(fire_store & _GEN_407) & _GEN_313);
      MOB_5_committed <=
        ~_GEN_430
        & (MOB_5_valid & io_commit_valid & MOB_5_ROB_index == io_commit_bits_ROB_index
           | MOB_5_committed);
      MOB_5_exception <= ~_GEN_430 & (_GEN_355 & _GEN_356 | MOB_5_exception);
      MOB_6_valid <=
        ~_GEN_432
        & (written_vec_3 ? _GEN_293 | _GEN_277 | _GEN_253 : _GEN_277 | _GEN_253);
      if (_GEN_432) begin
        MOB_6_memory_type <= 2'h0;
        MOB_6_ROB_index <= 6'h0;
        MOB_6_fetch_packet_index <= 2'h0;
        MOB_6_address <= 32'h0;
        MOB_6_access_width <= 2'h0;
        MOB_6_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_293) begin
          MOB_6_memory_type <= io_reserve_3_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_6_access_width <= io_reserve_3_bits_access_width;
          MOB_6_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_277) begin
          MOB_6_memory_type <= io_reserve_2_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_6_access_width <= io_reserve_2_bits_access_width;
          MOB_6_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_252) begin
          MOB_6_memory_type <= io_reserve_1_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_6_access_width <= io_reserve_1_bits_access_width;
          MOB_6_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_230) begin
          MOB_6_memory_type <= io_reserve_0_bits_memory_type;
          MOB_6_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_6_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_6_access_width <= io_reserve_0_bits_access_width;
          MOB_6_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_314)
          MOB_6_address <= io_AGU_output_bits_address;
      end
      if (_GEN_476)
        MOB_6_data <= _MOB_data_T;
      else if (_GEN_432)
        MOB_6_data <= 32'h0;
      else if (_GEN_314)
        MOB_6_data <= io_AGU_output_bits_wr_data;
      MOB_6_data_valid <= _GEN_476 | ~_GEN_432 & MOB_6_data_valid;
      MOB_6_pending <=
        ~_GEN_432
        & ((|_GEN_12)
             ? load_index != 4'h6 & _GEN_315
             : ~(fire_store & _GEN_408) & _GEN_315);
      MOB_6_committed <=
        ~_GEN_432
        & (MOB_6_valid & io_commit_valid & MOB_6_ROB_index == io_commit_bits_ROB_index
           | MOB_6_committed);
      MOB_6_exception <= ~_GEN_432 & (_GEN_362 & _GEN_363 | MOB_6_exception);
      MOB_7_valid <=
        ~_GEN_434
        & (written_vec_3 ? _GEN_294 | _GEN_278 | _GEN_255 : _GEN_278 | _GEN_255);
      if (_GEN_434) begin
        MOB_7_memory_type <= 2'h0;
        MOB_7_ROB_index <= 6'h0;
        MOB_7_fetch_packet_index <= 2'h0;
        MOB_7_address <= 32'h0;
        MOB_7_access_width <= 2'h0;
        MOB_7_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_294) begin
          MOB_7_memory_type <= io_reserve_3_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_7_access_width <= io_reserve_3_bits_access_width;
          MOB_7_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_278) begin
          MOB_7_memory_type <= io_reserve_2_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_7_access_width <= io_reserve_2_bits_access_width;
          MOB_7_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_254) begin
          MOB_7_memory_type <= io_reserve_1_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_7_access_width <= io_reserve_1_bits_access_width;
          MOB_7_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_231) begin
          MOB_7_memory_type <= io_reserve_0_bits_memory_type;
          MOB_7_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_7_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_7_access_width <= io_reserve_0_bits_access_width;
          MOB_7_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_316)
          MOB_7_address <= io_AGU_output_bits_address;
      end
      if (_GEN_477)
        MOB_7_data <= _MOB_data_T;
      else if (_GEN_434)
        MOB_7_data <= 32'h0;
      else if (_GEN_316)
        MOB_7_data <= io_AGU_output_bits_wr_data;
      MOB_7_data_valid <= _GEN_477 | ~_GEN_434 & MOB_7_data_valid;
      MOB_7_pending <=
        ~_GEN_434
        & ((|_GEN_12)
             ? load_index != 4'h7 & _GEN_317
             : ~(fire_store & _GEN_409) & _GEN_317);
      MOB_7_committed <=
        ~_GEN_434
        & (MOB_7_valid & io_commit_valid & MOB_7_ROB_index == io_commit_bits_ROB_index
           | MOB_7_committed);
      MOB_7_exception <= ~_GEN_434 & (_GEN_367 & _GEN_368 | MOB_7_exception);
      MOB_8_valid <=
        ~_GEN_436
        & (written_vec_3 ? _GEN_295 | _GEN_279 | _GEN_257 : _GEN_279 | _GEN_257);
      if (_GEN_436) begin
        MOB_8_memory_type <= 2'h0;
        MOB_8_ROB_index <= 6'h0;
        MOB_8_fetch_packet_index <= 2'h0;
        MOB_8_address <= 32'h0;
        MOB_8_access_width <= 2'h0;
        MOB_8_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_295) begin
          MOB_8_memory_type <= io_reserve_3_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_8_access_width <= io_reserve_3_bits_access_width;
          MOB_8_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_279) begin
          MOB_8_memory_type <= io_reserve_2_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_8_access_width <= io_reserve_2_bits_access_width;
          MOB_8_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_256) begin
          MOB_8_memory_type <= io_reserve_1_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_8_access_width <= io_reserve_1_bits_access_width;
          MOB_8_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_232) begin
          MOB_8_memory_type <= io_reserve_0_bits_memory_type;
          MOB_8_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_8_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_8_access_width <= io_reserve_0_bits_access_width;
          MOB_8_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_318)
          MOB_8_address <= io_AGU_output_bits_address;
      end
      if (_GEN_478)
        MOB_8_data <= _MOB_data_T;
      else if (_GEN_436)
        MOB_8_data <= 32'h0;
      else if (_GEN_318)
        MOB_8_data <= io_AGU_output_bits_wr_data;
      MOB_8_data_valid <= _GEN_478 | ~_GEN_436 & MOB_8_data_valid;
      MOB_8_pending <=
        ~_GEN_436
        & ((|_GEN_12)
             ? load_index != 4'h8 & _GEN_319
             : ~(fire_store & _GEN_410) & _GEN_319);
      MOB_8_committed <=
        ~_GEN_436
        & (MOB_8_valid & io_commit_valid & MOB_8_ROB_index == io_commit_bits_ROB_index
           | MOB_8_committed);
      MOB_8_exception <= ~_GEN_436 & (_GEN_372 & _GEN_373 | MOB_8_exception);
      MOB_9_valid <=
        ~_GEN_438
        & (written_vec_3 ? _GEN_296 | _GEN_280 | _GEN_259 : _GEN_280 | _GEN_259);
      if (_GEN_438) begin
        MOB_9_memory_type <= 2'h0;
        MOB_9_ROB_index <= 6'h0;
        MOB_9_fetch_packet_index <= 2'h0;
        MOB_9_address <= 32'h0;
        MOB_9_access_width <= 2'h0;
        MOB_9_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_296) begin
          MOB_9_memory_type <= io_reserve_3_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_9_access_width <= io_reserve_3_bits_access_width;
          MOB_9_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_280) begin
          MOB_9_memory_type <= io_reserve_2_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_9_access_width <= io_reserve_2_bits_access_width;
          MOB_9_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_258) begin
          MOB_9_memory_type <= io_reserve_1_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_9_access_width <= io_reserve_1_bits_access_width;
          MOB_9_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_233) begin
          MOB_9_memory_type <= io_reserve_0_bits_memory_type;
          MOB_9_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_9_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_9_access_width <= io_reserve_0_bits_access_width;
          MOB_9_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_320)
          MOB_9_address <= io_AGU_output_bits_address;
      end
      if (_GEN_479)
        MOB_9_data <= _MOB_data_T;
      else if (_GEN_438)
        MOB_9_data <= 32'h0;
      else if (_GEN_320)
        MOB_9_data <= io_AGU_output_bits_wr_data;
      MOB_9_data_valid <= _GEN_479 | ~_GEN_438 & MOB_9_data_valid;
      MOB_9_pending <=
        ~_GEN_438
        & ((|_GEN_12)
             ? load_index != 4'h9 & _GEN_321
             : ~(fire_store & _GEN_411) & _GEN_321);
      MOB_9_committed <=
        ~_GEN_438
        & (MOB_9_valid & io_commit_valid & MOB_9_ROB_index == io_commit_bits_ROB_index
           | MOB_9_committed);
      MOB_9_exception <= ~_GEN_438 & (_GEN_377 & _GEN_378 | MOB_9_exception);
      MOB_10_valid <=
        ~_GEN_440
        & (written_vec_3 ? _GEN_297 | _GEN_281 | _GEN_261 : _GEN_281 | _GEN_261);
      if (_GEN_440) begin
        MOB_10_memory_type <= 2'h0;
        MOB_10_ROB_index <= 6'h0;
        MOB_10_fetch_packet_index <= 2'h0;
        MOB_10_address <= 32'h0;
        MOB_10_access_width <= 2'h0;
        MOB_10_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_297) begin
          MOB_10_memory_type <= io_reserve_3_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_10_access_width <= io_reserve_3_bits_access_width;
          MOB_10_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_281) begin
          MOB_10_memory_type <= io_reserve_2_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_10_access_width <= io_reserve_2_bits_access_width;
          MOB_10_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_260) begin
          MOB_10_memory_type <= io_reserve_1_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_10_access_width <= io_reserve_1_bits_access_width;
          MOB_10_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_234) begin
          MOB_10_memory_type <= io_reserve_0_bits_memory_type;
          MOB_10_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_10_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_10_access_width <= io_reserve_0_bits_access_width;
          MOB_10_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_322)
          MOB_10_address <= io_AGU_output_bits_address;
      end
      if (_GEN_480)
        MOB_10_data <= _MOB_data_T;
      else if (_GEN_440)
        MOB_10_data <= 32'h0;
      else if (_GEN_322)
        MOB_10_data <= io_AGU_output_bits_wr_data;
      MOB_10_data_valid <= _GEN_480 | ~_GEN_440 & MOB_10_data_valid;
      MOB_10_pending <=
        ~_GEN_440
        & ((|_GEN_12)
             ? load_index != 4'hA & _GEN_323
             : ~(fire_store & _GEN_412) & _GEN_323);
      MOB_10_committed <=
        ~_GEN_440
        & (MOB_10_valid & io_commit_valid & MOB_10_ROB_index == io_commit_bits_ROB_index
           | MOB_10_committed);
      MOB_10_exception <= ~_GEN_440 & (_GEN_382 & _GEN_383 | MOB_10_exception);
      MOB_11_valid <=
        ~_GEN_442
        & (written_vec_3 ? _GEN_298 | _GEN_282 | _GEN_263 : _GEN_282 | _GEN_263);
      if (_GEN_442) begin
        MOB_11_memory_type <= 2'h0;
        MOB_11_ROB_index <= 6'h0;
        MOB_11_fetch_packet_index <= 2'h0;
        MOB_11_address <= 32'h0;
        MOB_11_access_width <= 2'h0;
        MOB_11_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_298) begin
          MOB_11_memory_type <= io_reserve_3_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_11_access_width <= io_reserve_3_bits_access_width;
          MOB_11_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_282) begin
          MOB_11_memory_type <= io_reserve_2_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_11_access_width <= io_reserve_2_bits_access_width;
          MOB_11_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_262) begin
          MOB_11_memory_type <= io_reserve_1_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_11_access_width <= io_reserve_1_bits_access_width;
          MOB_11_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_235) begin
          MOB_11_memory_type <= io_reserve_0_bits_memory_type;
          MOB_11_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_11_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_11_access_width <= io_reserve_0_bits_access_width;
          MOB_11_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_324)
          MOB_11_address <= io_AGU_output_bits_address;
      end
      if (_GEN_481)
        MOB_11_data <= _MOB_data_T;
      else if (_GEN_442)
        MOB_11_data <= 32'h0;
      else if (_GEN_324)
        MOB_11_data <= io_AGU_output_bits_wr_data;
      MOB_11_data_valid <= _GEN_481 | ~_GEN_442 & MOB_11_data_valid;
      MOB_11_pending <=
        ~_GEN_442
        & ((|_GEN_12)
             ? load_index != 4'hB & _GEN_325
             : ~(fire_store & _GEN_413) & _GEN_325);
      MOB_11_committed <=
        ~_GEN_442
        & (MOB_11_valid & io_commit_valid & MOB_11_ROB_index == io_commit_bits_ROB_index
           | MOB_11_committed);
      MOB_11_exception <= ~_GEN_442 & (_GEN_387 & _GEN_388 | MOB_11_exception);
      MOB_12_valid <=
        ~_GEN_444
        & (written_vec_3 ? _GEN_299 | _GEN_283 | _GEN_265 : _GEN_283 | _GEN_265);
      if (_GEN_444) begin
        MOB_12_memory_type <= 2'h0;
        MOB_12_ROB_index <= 6'h0;
        MOB_12_fetch_packet_index <= 2'h0;
        MOB_12_address <= 32'h0;
        MOB_12_access_width <= 2'h0;
        MOB_12_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_299) begin
          MOB_12_memory_type <= io_reserve_3_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_12_access_width <= io_reserve_3_bits_access_width;
          MOB_12_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_283) begin
          MOB_12_memory_type <= io_reserve_2_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_12_access_width <= io_reserve_2_bits_access_width;
          MOB_12_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_264) begin
          MOB_12_memory_type <= io_reserve_1_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_12_access_width <= io_reserve_1_bits_access_width;
          MOB_12_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_236) begin
          MOB_12_memory_type <= io_reserve_0_bits_memory_type;
          MOB_12_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_12_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_12_access_width <= io_reserve_0_bits_access_width;
          MOB_12_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_326)
          MOB_12_address <= io_AGU_output_bits_address;
      end
      if (_GEN_482)
        MOB_12_data <= _MOB_data_T;
      else if (_GEN_444)
        MOB_12_data <= 32'h0;
      else if (_GEN_326)
        MOB_12_data <= io_AGU_output_bits_wr_data;
      MOB_12_data_valid <= _GEN_482 | ~_GEN_444 & MOB_12_data_valid;
      MOB_12_pending <=
        ~_GEN_444
        & ((|_GEN_12)
             ? load_index != 4'hC & _GEN_327
             : ~(fire_store & _GEN_414) & _GEN_327);
      MOB_12_committed <=
        ~_GEN_444
        & (MOB_12_valid & io_commit_valid & MOB_12_ROB_index == io_commit_bits_ROB_index
           | MOB_12_committed);
      MOB_12_exception <= ~_GEN_444 & (_GEN_392 & _GEN_393 | MOB_12_exception);
      MOB_13_valid <=
        ~_GEN_446
        & (written_vec_3 ? _GEN_300 | _GEN_284 | _GEN_267 : _GEN_284 | _GEN_267);
      if (_GEN_446) begin
        MOB_13_memory_type <= 2'h0;
        MOB_13_ROB_index <= 6'h0;
        MOB_13_fetch_packet_index <= 2'h0;
        MOB_13_address <= 32'h0;
        MOB_13_access_width <= 2'h0;
        MOB_13_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_300) begin
          MOB_13_memory_type <= io_reserve_3_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_13_access_width <= io_reserve_3_bits_access_width;
          MOB_13_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_284) begin
          MOB_13_memory_type <= io_reserve_2_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_13_access_width <= io_reserve_2_bits_access_width;
          MOB_13_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_266) begin
          MOB_13_memory_type <= io_reserve_1_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_13_access_width <= io_reserve_1_bits_access_width;
          MOB_13_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_237) begin
          MOB_13_memory_type <= io_reserve_0_bits_memory_type;
          MOB_13_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_13_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_13_access_width <= io_reserve_0_bits_access_width;
          MOB_13_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_328)
          MOB_13_address <= io_AGU_output_bits_address;
      end
      if (_GEN_483)
        MOB_13_data <= _MOB_data_T;
      else if (_GEN_446)
        MOB_13_data <= 32'h0;
      else if (_GEN_328)
        MOB_13_data <= io_AGU_output_bits_wr_data;
      MOB_13_data_valid <= _GEN_483 | ~_GEN_446 & MOB_13_data_valid;
      MOB_13_pending <=
        ~_GEN_446
        & ((|_GEN_12)
             ? load_index != 4'hD & _GEN_329
             : ~(fire_store & _GEN_415) & _GEN_329);
      MOB_13_committed <=
        ~_GEN_446
        & (MOB_13_valid & io_commit_valid & MOB_13_ROB_index == io_commit_bits_ROB_index
           | MOB_13_committed);
      MOB_13_exception <= ~_GEN_446 & (_GEN_396 & _GEN_397 | MOB_13_exception);
      MOB_14_valid <=
        ~_GEN_448
        & (written_vec_3 ? _GEN_301 | _GEN_285 | _GEN_269 : _GEN_285 | _GEN_269);
      if (_GEN_448) begin
        MOB_14_memory_type <= 2'h0;
        MOB_14_ROB_index <= 6'h0;
        MOB_14_fetch_packet_index <= 2'h0;
        MOB_14_address <= 32'h0;
        MOB_14_access_width <= 2'h0;
        MOB_14_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & _GEN_301) begin
          MOB_14_memory_type <= io_reserve_3_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_14_access_width <= io_reserve_3_bits_access_width;
          MOB_14_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_285) begin
          MOB_14_memory_type <= io_reserve_2_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_14_access_width <= io_reserve_2_bits_access_width;
          MOB_14_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & _GEN_268) begin
          MOB_14_memory_type <= io_reserve_1_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_14_access_width <= io_reserve_1_bits_access_width;
          MOB_14_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_238) begin
          MOB_14_memory_type <= io_reserve_0_bits_memory_type;
          MOB_14_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_14_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_14_access_width <= io_reserve_0_bits_access_width;
          MOB_14_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_330)
          MOB_14_address <= io_AGU_output_bits_address;
      end
      if (_GEN_484)
        MOB_14_data <= _MOB_data_T;
      else if (_GEN_448)
        MOB_14_data <= 32'h0;
      else if (_GEN_330)
        MOB_14_data <= io_AGU_output_bits_wr_data;
      MOB_14_data_valid <= _GEN_484 | ~_GEN_448 & MOB_14_data_valid;
      MOB_14_pending <=
        ~_GEN_448
        & ((|_GEN_12)
             ? load_index != 4'hE & _GEN_331
             : ~(fire_store & _GEN_416) & _GEN_331);
      MOB_14_committed <=
        ~_GEN_448
        & (MOB_14_valid & io_commit_valid & MOB_14_ROB_index == io_commit_bits_ROB_index
           | MOB_14_committed);
      MOB_14_exception <= ~_GEN_448 & (_GEN_400 & _GEN_401 | MOB_14_exception);
      MOB_15_valid <=
        ~_GEN_450
        & (written_vec_3
             ? (&_io_reserved_pointers_3_bits_T) | _GEN_286 | _GEN_270
             : _GEN_286 | _GEN_270);
      if (_GEN_450) begin
        MOB_15_memory_type <= 2'h0;
        MOB_15_ROB_index <= 6'h0;
        MOB_15_fetch_packet_index <= 2'h0;
        MOB_15_address <= 32'h0;
        MOB_15_access_width <= 2'h0;
        MOB_15_RD <= 7'h0;
      end
      else begin
        if (written_vec_3 & (&_io_reserved_pointers_3_bits_T)) begin
          MOB_15_memory_type <= io_reserve_3_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_3_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_3_bits_packet_index;
          MOB_15_access_width <= io_reserve_3_bits_access_width;
          MOB_15_RD <= io_reserve_3_bits_RD;
        end
        else if (_GEN_286) begin
          MOB_15_memory_type <= io_reserve_2_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_2_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_2_bits_packet_index;
          MOB_15_access_width <= io_reserve_2_bits_access_width;
          MOB_15_RD <= io_reserve_2_bits_RD;
        end
        else if (written_vec_1 & (&_io_reserved_pointers_1_bits_T)) begin
          MOB_15_memory_type <= io_reserve_1_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_1_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_1_bits_packet_index;
          MOB_15_access_width <= io_reserve_1_bits_access_width;
          MOB_15_RD <= io_reserve_1_bits_RD;
        end
        else if (_GEN_239) begin
          MOB_15_memory_type <= io_reserve_0_bits_memory_type;
          MOB_15_ROB_index <= io_reserve_0_bits_ROB_index;
          MOB_15_fetch_packet_index <= io_reserve_0_bits_packet_index;
          MOB_15_access_width <= io_reserve_0_bits_access_width;
          MOB_15_RD <= io_reserve_0_bits_RD;
        end
        if (_GEN_332)
          MOB_15_address <= io_AGU_output_bits_address;
      end
      if (_GEN_485)
        MOB_15_data <= _MOB_data_T;
      else if (_GEN_450)
        MOB_15_data <= 32'h0;
      else if (_GEN_332)
        MOB_15_data <= io_AGU_output_bits_wr_data;
      MOB_15_data_valid <= _GEN_485 | ~_GEN_450 & MOB_15_data_valid;
      MOB_15_pending <=
        ~_GEN_450
        & ((|_GEN_12)
             ? load_index != 4'hF & _GEN_333
             : ~(fire_store & (&front_index)) & _GEN_333);
      MOB_15_committed <=
        ~_GEN_450
        & (MOB_15_valid & io_commit_valid & MOB_15_ROB_index == io_commit_bits_ROB_index
           | MOB_15_committed);
      MOB_15_exception <=
        ~_GEN_450
        & (io_AGU_output_valid & age_vector_15 < _GEN_3[io_AGU_output_bits_MOB_index]
           & io_AGU_output_bits_address == (MOB_15_address & 32'hFFFFFFF0) & MOB_15_valid
           & _GEN_399 + {1'h0, {1'h0, _GEN_375} + _GEN_386}
           + {1'h0,
              _GEN_395
                + {1'h0,
                   _GEN_398
                     + {1'h0,
                        _GEN_400 & ~_GEN_401 & incoming_is_store & is_store_14
                          & MOB_14_pending}}} == 4'h0
           & (incoming_is_load & is_load_15 & MOB_15_completed | incoming_is_store
              & is_load_15 & MOB_15_completed) | MOB_15_exception);
    end
  end // always @(posedge)
  Queue4_FU_output FU_output_load_Q (
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_ready                   (_FU_output_load_Q_io_enq_ready),
    .io_enq_valid                   (_FU_output_load_Q_io_enq_valid_T_14),
    .io_enq_bits_RD                 (_GEN_223[possible_FU_load_index]),
    .io_enq_bits_RD_data            (_GEN_8[possible_FU_load_index]),
    .io_enq_bits_RD_valid           (1'h1),
    .io_enq_bits_ROB_index          (_GEN_29[possible_FU_load_index]),
    .io_enq_bits_fetch_packet_index (_GEN_30[possible_FU_load_index]),
    .io_enq_bits_exception          (_GEN_11[possible_FU_load_index]),
    .io_deq_ready                   (_FU_output_arbiter_io_in_0_ready),
    .io_deq_valid                   (_FU_output_load_Q_io_deq_valid),
    .io_deq_bits_RD                 (_FU_output_load_Q_io_deq_bits_RD),
    .io_deq_bits_RD_data            (_FU_output_load_Q_io_deq_bits_RD_data),
    .io_deq_bits_RD_valid           (_FU_output_load_Q_io_deq_bits_RD_valid),
    .io_deq_bits_fetch_PC           (_FU_output_load_Q_io_deq_bits_fetch_PC),
    .io_deq_bits_branch_taken       (_FU_output_load_Q_io_deq_bits_branch_taken),
    .io_deq_bits_target_address     (_FU_output_load_Q_io_deq_bits_target_address),
    .io_deq_bits_branch_valid       (_FU_output_load_Q_io_deq_bits_branch_valid),
    .io_deq_bits_address            (_FU_output_load_Q_io_deq_bits_address),
    .io_deq_bits_memory_type        (_FU_output_load_Q_io_deq_bits_memory_type),
    .io_deq_bits_access_width       (_FU_output_load_Q_io_deq_bits_access_width),
    .io_deq_bits_is_unsigned        (_FU_output_load_Q_io_deq_bits_is_unsigned),
    .io_deq_bits_wr_data            (_FU_output_load_Q_io_deq_bits_wr_data),
    .io_deq_bits_MOB_index          (_FU_output_load_Q_io_deq_bits_MOB_index),
    .io_deq_bits_ROB_index          (_FU_output_load_Q_io_deq_bits_ROB_index),
    .io_deq_bits_FTQ_index          (_FU_output_load_Q_io_deq_bits_FTQ_index),
    .io_deq_bits_fetch_packet_index (_FU_output_load_Q_io_deq_bits_fetch_packet_index),
    .io_deq_bits_exception          (_FU_output_load_Q_io_deq_bits_exception),
    .io_flush                       (io_commit_valid & _FU_output_load_Q_io_flush_T)
  );
  Queue4_FU_output FU_output_store_Q (
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_ready                   (_FU_output_store_Q_io_enq_ready),
    .io_enq_valid                   (_FU_output_store_Q_io_enq_valid_T_14),
    .io_enq_bits_RD                 (7'h0),
    .io_enq_bits_RD_data            (32'h0),
    .io_enq_bits_RD_valid           (1'h0),
    .io_enq_bits_ROB_index          (_GEN_29[possible_FU_store_index]),
    .io_enq_bits_fetch_packet_index (_GEN_30[possible_FU_store_index]),
    .io_enq_bits_exception          (_GEN_11[possible_FU_store_index]),
    .io_deq_ready                   (_FU_output_arbiter_io_in_1_ready),
    .io_deq_valid                   (_FU_output_store_Q_io_deq_valid),
    .io_deq_bits_RD                 (_FU_output_store_Q_io_deq_bits_RD),
    .io_deq_bits_RD_data            (_FU_output_store_Q_io_deq_bits_RD_data),
    .io_deq_bits_RD_valid           (_FU_output_store_Q_io_deq_bits_RD_valid),
    .io_deq_bits_fetch_PC           (_FU_output_store_Q_io_deq_bits_fetch_PC),
    .io_deq_bits_branch_taken       (_FU_output_store_Q_io_deq_bits_branch_taken),
    .io_deq_bits_target_address     (_FU_output_store_Q_io_deq_bits_target_address),
    .io_deq_bits_branch_valid       (_FU_output_store_Q_io_deq_bits_branch_valid),
    .io_deq_bits_address            (_FU_output_store_Q_io_deq_bits_address),
    .io_deq_bits_memory_type        (_FU_output_store_Q_io_deq_bits_memory_type),
    .io_deq_bits_access_width       (_FU_output_store_Q_io_deq_bits_access_width),
    .io_deq_bits_is_unsigned        (_FU_output_store_Q_io_deq_bits_is_unsigned),
    .io_deq_bits_wr_data            (_FU_output_store_Q_io_deq_bits_wr_data),
    .io_deq_bits_MOB_index          (_FU_output_store_Q_io_deq_bits_MOB_index),
    .io_deq_bits_ROB_index          (_FU_output_store_Q_io_deq_bits_ROB_index),
    .io_deq_bits_FTQ_index          (_FU_output_store_Q_io_deq_bits_FTQ_index),
    .io_deq_bits_fetch_packet_index (_FU_output_store_Q_io_deq_bits_fetch_packet_index),
    .io_deq_bits_exception          (_FU_output_store_Q_io_deq_bits_exception),
    .io_flush                       (io_commit_valid & _FU_output_load_Q_io_flush_T)
  );
  Arbiter2_FU_output FU_output_arbiter (
    .io_in_0_ready                   (_FU_output_arbiter_io_in_0_ready),
    .io_in_0_valid                   (_FU_output_load_Q_io_deq_valid),
    .io_in_0_bits_RD                 (_FU_output_load_Q_io_deq_bits_RD),
    .io_in_0_bits_RD_data            (_FU_output_load_Q_io_deq_bits_RD_data),
    .io_in_0_bits_RD_valid           (_FU_output_load_Q_io_deq_bits_RD_valid),
    .io_in_0_bits_fetch_PC           (_FU_output_load_Q_io_deq_bits_fetch_PC),
    .io_in_0_bits_branch_taken       (_FU_output_load_Q_io_deq_bits_branch_taken),
    .io_in_0_bits_target_address     (_FU_output_load_Q_io_deq_bits_target_address),
    .io_in_0_bits_branch_valid       (_FU_output_load_Q_io_deq_bits_branch_valid),
    .io_in_0_bits_address            (_FU_output_load_Q_io_deq_bits_address),
    .io_in_0_bits_memory_type        (_FU_output_load_Q_io_deq_bits_memory_type),
    .io_in_0_bits_access_width       (_FU_output_load_Q_io_deq_bits_access_width),
    .io_in_0_bits_is_unsigned        (_FU_output_load_Q_io_deq_bits_is_unsigned),
    .io_in_0_bits_wr_data            (_FU_output_load_Q_io_deq_bits_wr_data),
    .io_in_0_bits_MOB_index          (_FU_output_load_Q_io_deq_bits_MOB_index),
    .io_in_0_bits_ROB_index          (_FU_output_load_Q_io_deq_bits_ROB_index),
    .io_in_0_bits_FTQ_index          (_FU_output_load_Q_io_deq_bits_FTQ_index),
    .io_in_0_bits_fetch_packet_index (_FU_output_load_Q_io_deq_bits_fetch_packet_index),
    .io_in_0_bits_exception          (_FU_output_load_Q_io_deq_bits_exception),
    .io_in_1_ready                   (_FU_output_arbiter_io_in_1_ready),
    .io_in_1_valid                   (_FU_output_store_Q_io_deq_valid),
    .io_in_1_bits_RD                 (_FU_output_store_Q_io_deq_bits_RD),
    .io_in_1_bits_RD_data            (_FU_output_store_Q_io_deq_bits_RD_data),
    .io_in_1_bits_RD_valid           (_FU_output_store_Q_io_deq_bits_RD_valid),
    .io_in_1_bits_fetch_PC           (_FU_output_store_Q_io_deq_bits_fetch_PC),
    .io_in_1_bits_branch_taken       (_FU_output_store_Q_io_deq_bits_branch_taken),
    .io_in_1_bits_target_address     (_FU_output_store_Q_io_deq_bits_target_address),
    .io_in_1_bits_branch_valid       (_FU_output_store_Q_io_deq_bits_branch_valid),
    .io_in_1_bits_address            (_FU_output_store_Q_io_deq_bits_address),
    .io_in_1_bits_memory_type        (_FU_output_store_Q_io_deq_bits_memory_type),
    .io_in_1_bits_access_width       (_FU_output_store_Q_io_deq_bits_access_width),
    .io_in_1_bits_is_unsigned        (_FU_output_store_Q_io_deq_bits_is_unsigned),
    .io_in_1_bits_wr_data            (_FU_output_store_Q_io_deq_bits_wr_data),
    .io_in_1_bits_MOB_index          (_FU_output_store_Q_io_deq_bits_MOB_index),
    .io_in_1_bits_ROB_index          (_FU_output_store_Q_io_deq_bits_ROB_index),
    .io_in_1_bits_FTQ_index          (_FU_output_store_Q_io_deq_bits_FTQ_index),
    .io_in_1_bits_fetch_packet_index (_FU_output_store_Q_io_deq_bits_fetch_packet_index),
    .io_in_1_bits_exception          (_FU_output_store_Q_io_deq_bits_exception),
    .io_out_ready                    (1'h1),
    .io_out_valid                    (io_MOB_output_valid),
    .io_out_bits_RD                  (io_MOB_output_bits_RD),
    .io_out_bits_RD_data             (io_MOB_output_bits_RD_data),
    .io_out_bits_RD_valid            (io_MOB_output_bits_RD_valid),
    .io_out_bits_fetch_PC            (io_MOB_output_bits_fetch_PC),
    .io_out_bits_branch_taken        (io_MOB_output_bits_branch_taken),
    .io_out_bits_target_address      (io_MOB_output_bits_target_address),
    .io_out_bits_branch_valid        (io_MOB_output_bits_branch_valid),
    .io_out_bits_address             (io_MOB_output_bits_address),
    .io_out_bits_memory_type         (io_MOB_output_bits_memory_type),
    .io_out_bits_access_width        (io_MOB_output_bits_access_width),
    .io_out_bits_is_unsigned         (io_MOB_output_bits_is_unsigned),
    .io_out_bits_wr_data             (io_MOB_output_bits_wr_data),
    .io_out_bits_MOB_index           (io_MOB_output_bits_MOB_index),
    .io_out_bits_ROB_index           (io_MOB_output_bits_ROB_index),
    .io_out_bits_FTQ_index           (io_MOB_output_bits_FTQ_index),
    .io_out_bits_fetch_packet_index  (io_MOB_output_bits_fetch_packet_index),
    .io_out_bits_exception           (io_MOB_output_bits_exception)
  );
  assign io_reserve_0_ready = |_availalbe_MOB_entries_4to2;
  assign io_reserve_1_ready = |_availalbe_MOB_entries_4to2;
  assign io_reserve_2_ready = |_availalbe_MOB_entries_4to2;
  assign io_reserve_3_ready = |_availalbe_MOB_entries_4to2;
  assign io_reserved_pointers_0_valid = written_vec_0;
  assign io_reserved_pointers_0_bits =
    written_vec_0 ? _io_reserved_pointers_0_bits_T : 4'h0;
  assign io_reserved_pointers_1_valid = written_vec_1;
  assign io_reserved_pointers_1_bits =
    written_vec_1 ? _io_reserved_pointers_1_bits_T : 4'h0;
  assign io_reserved_pointers_2_valid = written_vec_2;
  assign io_reserved_pointers_2_bits =
    written_vec_2 ? _io_reserved_pointers_2_bits_T : 4'h0;
  assign io_reserved_pointers_3_valid = written_vec_3;
  assign io_reserved_pointers_3_bits =
    written_vec_3 ? _io_reserved_pointers_3_bits_T : 4'h0;
  assign io_backend_memory_request_valid = (|_GEN_12) | fire_store;
  assign io_backend_memory_request_bits_addr =
    (|_GEN_12) ? _GEN_6[load_index] : fire_store ? _GEN_6[front_index] : 32'h0;
  assign io_backend_memory_request_bits_data =
    (|_GEN_12) | ~fire_store ? 32'h0 : _GEN_8[front_index];
  assign io_backend_memory_request_bits_memory_type =
    (|_GEN_12) ? _GEN_5[load_index] : fire_store ? _GEN_5[front_index] : 2'h0;
  assign io_backend_memory_request_bits_access_width =
    (|_GEN_12) ? _GEN_7[load_index] : fire_store ? _GEN_7[front_index] : 2'h0;
  assign io_backend_memory_request_bits_MOB_index =
    (|_GEN_12) ? load_index : fire_store ? front_index : 4'h0;
  assign io_backend_memory_response_ready = 1'h1;
endmodule

// VCS coverage exclude_file
module mem_64x32(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [5:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [5:0]  R2_addr,
  input         R2_en,
                R2_clk,
  output [31:0] R2_data,
  input  [5:0]  R3_addr,
  input         R3_en,
                R3_clk,
  output [31:0] R3_data,
  input  [5:0]  R4_addr,
  input         R4_en,
                R4_clk,
  output [31:0] R4_data,
  input  [5:0]  R5_addr,
  input         R5_en,
                R5_clk,
  output [31:0] R5_data,
  input  [5:0]  R6_addr,
  input         R6_en,
                R6_clk,
  output [31:0] R6_data,
  input  [5:0]  R7_addr,
  input         R7_en,
                R7_clk,
  output [31:0] R7_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [5:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  input  [5:0]  W2_addr,
  input         W2_en,
                W2_clk,
  input  [31:0] W2_data,
  input  [5:0]  W3_addr,
  input         W3_en,
                W3_clk,
  input  [31:0] W3_data
);

  reg [31:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [5:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  reg        _R2_en_d0;
  reg [5:0]  _R2_addr_d0;
  always @(posedge R2_clk) begin
    _R2_en_d0 <= R2_en;
    _R2_addr_d0 <= R2_addr;
  end // always @(posedge)
  reg        _R3_en_d0;
  reg [5:0]  _R3_addr_d0;
  always @(posedge R3_clk) begin
    _R3_en_d0 <= R3_en;
    _R3_addr_d0 <= R3_addr;
  end // always @(posedge)
  reg        _R4_en_d0;
  reg [5:0]  _R4_addr_d0;
  always @(posedge R4_clk) begin
    _R4_en_d0 <= R4_en;
    _R4_addr_d0 <= R4_addr;
  end // always @(posedge)
  reg        _R5_en_d0;
  reg [5:0]  _R5_addr_d0;
  always @(posedge R5_clk) begin
    _R5_en_d0 <= R5_en;
    _R5_addr_d0 <= R5_addr;
  end // always @(posedge)
  reg        _R6_en_d0;
  reg [5:0]  _R6_addr_d0;
  always @(posedge R6_clk) begin
    _R6_en_d0 <= R6_en;
    _R6_addr_d0 <= R6_addr;
  end // always @(posedge)
  reg        _R7_en_d0;
  reg [5:0]  _R7_addr_d0;
  always @(posedge R7_clk) begin
    _R7_en_d0 <= R7_en;
    _R7_addr_d0 <= R7_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
    if (W2_en & 1'h1)
      Memory[W2_addr] <= W2_data;
    if (W3_en & 1'h1)
      Memory[W3_addr] <= W3_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 32'bx;
  assign R2_data = _R2_en_d0 ? Memory[_R2_addr_d0] : 32'bx;
  assign R3_data = _R3_en_d0 ? Memory[_R3_addr_d0] : 32'bx;
  assign R4_data = _R4_en_d0 ? Memory[_R4_addr_d0] : 32'bx;
  assign R5_data = _R5_en_d0 ? Memory[_R5_addr_d0] : 32'bx;
  assign R6_data = _R6_en_d0 ? Memory[_R6_addr_d0] : 32'bx;
  assign R7_data = _R7_en_d0 ? Memory[_R7_addr_d0] : 32'bx;
endmodule

module sim_nReadmWrite(
  input         clock,
  input  [5:0]  io_raddr_0,
                io_raddr_1,
                io_raddr_2,
                io_raddr_3,
                io_raddr_4,
                io_raddr_5,
                io_raddr_6,
                io_raddr_7,
  output [31:0] io_rdata_0,
                io_rdata_1,
                io_rdata_2,
                io_rdata_3,
                io_rdata_4,
                io_rdata_5,
                io_rdata_6,
                io_rdata_7,
  input  [5:0]  io_waddr_0,
                io_waddr_1,
                io_waddr_2,
                io_waddr_3,
  input         io_wen_0,
                io_wen_1,
                io_wen_2,
                io_wen_3,
  input  [31:0] io_wdata_0,
                io_wdata_1,
                io_wdata_2,
                io_wdata_3
);

  mem_64x32 mem_ext (
    .R0_addr (io_raddr_7),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_rdata_7),
    .R1_addr (io_raddr_6),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (io_rdata_6),
    .R2_addr (io_raddr_5),
    .R2_en   (1'h1),
    .R2_clk  (clock),
    .R2_data (io_rdata_5),
    .R3_addr (io_raddr_4),
    .R3_en   (1'h1),
    .R3_clk  (clock),
    .R3_data (io_rdata_4),
    .R4_addr (io_raddr_3),
    .R4_en   (1'h1),
    .R4_clk  (clock),
    .R4_data (io_rdata_3),
    .R5_addr (io_raddr_2),
    .R5_en   (1'h1),
    .R5_clk  (clock),
    .R5_data (io_rdata_2),
    .R6_addr (io_raddr_1),
    .R6_en   (1'h1),
    .R6_clk  (clock),
    .R6_data (io_rdata_1),
    .R7_addr (io_raddr_0),
    .R7_en   (1'h1),
    .R7_clk  (clock),
    .R7_data (io_rdata_0),
    .W0_addr (io_waddr_3),
    .W0_en   (io_wen_3),
    .W0_clk  (clock),
    .W0_data (io_waddr_3 == 6'h0 ? 32'h0 : io_wdata_3),
    .W1_addr (io_waddr_2),
    .W1_en   (io_wen_2),
    .W1_clk  (clock),
    .W1_data (io_waddr_2 == 6'h0 ? 32'h0 : io_wdata_2),
    .W2_addr (io_waddr_1),
    .W2_en   (io_wen_1),
    .W2_clk  (clock),
    .W2_data (io_waddr_1 == 6'h0 ? 32'h0 : io_wdata_1),
    .W3_addr (io_waddr_0),
    .W3_en   (io_wen_0),
    .W3_clk  (clock),
    .W3_data (io_waddr_0 == 6'h0 ? 32'h0 : io_wdata_0)
  );
endmodule

module ALU(
  input         clock,
                reset,
                io_flush,
                io_FU_input_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [3:0]  io_FU_input_bits_decoded_instruction_MOB_index,
                io_FU_input_bits_decoded_instruction_FTQ_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input         io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IS_IMM,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output [3:0]  io_FU_output_bits_MOB_index,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [3:0]  io_FU_output_bits_FTQ_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  reg [31:0] arithmetic_result;
  reg [31:0] io_FU_output_bits_fetch_PC_REG;
  reg [1:0]  io_FU_output_bits_fetch_packet_index_REG;
  reg [6:0]  io_FU_output_bits_RD_REG;
  reg        io_FU_output_bits_RD_valid_REG;
  reg [3:0]  io_FU_output_bits_MOB_index_REG;
  reg [3:0]  io_FU_output_bits_FTQ_index_REG;
  reg [5:0]  io_FU_output_bits_ROB_index_REG;
  reg        io_FU_output_valid_REG;
  always @(posedge clock) begin
    if (reset)
      arithmetic_result <= 32'h0;
    else begin
      automatic logic [31:0] IMM_signed =
        {{19{io_FU_input_bits_decoded_instruction_IMM[12]}},
         io_FU_input_bits_decoded_instruction_IMM[12:0]};
      automatic logic [31:0] operand2_unsigned =
        io_FU_input_bits_decoded_instruction_IS_IMM
          ? IMM_signed
          : io_FU_input_bits_RS2_data;
      automatic logic [4:0]  shamt =
        (|(operand2_unsigned[31:5])) ? 5'h0 : operand2_unsigned[4:0];
      automatic logic [31:0] _GEN = {27'h0, shamt};
      automatic logic        _REMU_T =
        io_FU_input_bits_decoded_instruction_instructionType == 5'hC;
      automatic logic        _SLTU_T_1 =
        io_FU_input_bits_decoded_instruction_instructionType == 5'h4;
      automatic logic        _MUL_T_1 =
        io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
      automatic logic        _DIVU_T_1 =
        io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5;
      automatic logic [62:0] _sll_result_T = {31'h0, io_FU_input_bits_RS1_data} << shamt;
      arithmetic_result <=
        (_REMU_T | _SLTU_T_1) & _MUL_T_1 & ~io_FU_input_bits_decoded_instruction_MULTIPLY
        & ~io_FU_input_bits_decoded_instruction_SUBTRACT
          ? io_FU_input_bits_RS1_data + operand2_unsigned
          : (_REMU_T | _SLTU_T_1) & _MUL_T_1
            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
            & io_FU_input_bits_decoded_instruction_SUBTRACT
              ? io_FU_input_bits_RS1_data - operand2_unsigned
              : (_REMU_T | _SLTU_T_1)
                & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4
                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                  ? io_FU_input_bits_RS1_data ^ operand2_unsigned
                  : (_REMU_T | _SLTU_T_1)
                    & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h6
                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                      ? io_FU_input_bits_RS1_data | operand2_unsigned
                      : (_REMU_T | _SLTU_T_1)
                        & (&io_FU_input_bits_decoded_instruction_FUNCT3)
                        & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                          ? io_FU_input_bits_RS1_data & operand2_unsigned
                          : (_REMU_T | _SLTU_T_1)
                            & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1
                            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                              ? _sll_result_T[31:0]
                              : (_REMU_T | _SLTU_T_1) & _DIVU_T_1
                                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                & ~io_FU_input_bits_decoded_instruction_SUBTRACT
                                  ? io_FU_input_bits_RS1_data >> _GEN
                                  : (_REMU_T | _SLTU_T_1) & _DIVU_T_1
                                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                    & io_FU_input_bits_decoded_instruction_SUBTRACT
                                      ? $signed($signed(io_FU_input_bits_RS1_data)
                                                >>> _GEN)
                                      : (_REMU_T | _SLTU_T_1)
                                        & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h2
                                        & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                          ? {31'h0,
                                             $signed(io_FU_input_bits_RS1_data) < $signed(io_FU_input_bits_decoded_instruction_IS_IMM
                                                                                            ? IMM_signed
                                                                                            : io_FU_input_bits_RS2_data)}
                                          : (_REMU_T | _SLTU_T_1)
                                            & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h3
                                            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                              ? {31'h0,
                                                 io_FU_input_bits_RS1_data < operand2_unsigned}
                                              : io_FU_input_bits_decoded_instruction_instructionType == 5'hD
                                                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                                  ? {io_FU_input_bits_decoded_instruction_IMM[19:0],
                                                     12'h0}
                                                  : io_FU_input_bits_decoded_instruction_instructionType == 5'h5
                                                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                                      ? io_FU_input_bits_fetch_PC
                                                        + {28'h0,
                                                           io_FU_input_bits_decoded_instruction_packet_index,
                                                           2'h0}
                                                        + {io_FU_input_bits_decoded_instruction_IMM[19:0],
                                                           12'h0}
                                                      : 32'h0;
    end
    io_FU_output_bits_fetch_PC_REG <= io_FU_input_bits_fetch_PC;
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_RD_valid_REG <= io_FU_input_bits_decoded_instruction_RD_valid;
    io_FU_output_bits_MOB_index_REG <= io_FU_input_bits_decoded_instruction_MOB_index;
    io_FU_output_bits_FTQ_index_REG <= io_FU_input_bits_decoded_instruction_FTQ_index;
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;
    io_FU_output_valid_REG <= io_FU_input_valid & ~io_flush;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = io_FU_output_bits_RD_REG;
  assign io_FU_output_bits_RD_data = arithmetic_result;
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;
  assign io_FU_output_bits_fetch_PC = io_FU_output_bits_fetch_PC_REG;
  assign io_FU_output_bits_MOB_index = io_FU_output_bits_MOB_index_REG;
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;
  assign io_FU_output_bits_FTQ_index = io_FU_output_bits_FTQ_index_REG;
  assign io_FU_output_bits_fetch_packet_index = io_FU_output_bits_fetch_packet_index_REG;
endmodule

module branch_unit(
  input         clock,
                io_flush,
                io_FU_input_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [3:0]  io_FU_input_bits_decoded_instruction_MOB_index,
                io_FU_input_bits_decoded_instruction_FTQ_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [3:0]  io_FU_output_bits_MOB_index,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [3:0]  io_FU_output_bits_FTQ_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  reg [31:0] io_FU_output_bits_fetch_PC_REG;
  reg [1:0]  io_FU_output_bits_fetch_packet_index_REG;
  reg        io_FU_output_bits_branch_valid_REG;
  reg        io_FU_output_bits_branch_taken_REG;
  reg [31:0] io_FU_output_bits_target_address_REG;
  reg [6:0]  io_FU_output_bits_RD_REG;
  reg        io_FU_output_bits_RD_valid_REG;
  reg [31:0] io_FU_output_bits_RD_data_REG;
  reg [5:0]  io_FU_output_bits_ROB_index_REG;
  reg [3:0]  io_FU_output_bits_FTQ_index_REG;
  reg [3:0]  io_FU_output_bits_MOB_index_REG;
  reg        io_FU_output_valid_REG;
  always @(posedge clock) begin
    automatic logic [31:0] _instruction_PC_T_1 =
      io_FU_input_bits_fetch_PC
      + {28'h0, io_FU_input_bits_decoded_instruction_packet_index, 2'h0};
    automatic logic        BRANCH =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h18;
    automatic logic        EQ =
      io_FU_input_bits_RS1_data == io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
    automatic logic        NE =
      io_FU_input_bits_RS1_data != io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;
    automatic logic        LT =
      $signed(io_FU_input_bits_RS1_data) < $signed(io_FU_input_bits_RS2_data) & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4;
    automatic logic        GE =
      $signed(io_FU_input_bits_RS1_data) >= $signed(io_FU_input_bits_RS2_data) & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5;
    automatic logic        LTU =
      io_FU_input_bits_RS1_data < io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h6;
    automatic logic        GEU =
      io_FU_input_bits_RS1_data >= io_FU_input_bits_RS2_data & BRANCH
      & (&io_FU_input_bits_decoded_instruction_FUNCT3);
    automatic logic        JAL =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h1B;
    automatic logic        JALR =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h19;
    automatic logic [31:0] _GEN =
      {{19{io_FU_input_bits_decoded_instruction_IMM[12]}},
       io_FU_input_bits_decoded_instruction_IMM[12:0]};
    io_FU_output_bits_fetch_PC_REG <= io_FU_input_bits_fetch_PC;
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;
    io_FU_output_bits_branch_valid_REG <= BRANCH | JAL | JALR;
    io_FU_output_bits_branch_taken_REG <= EQ | NE | LT | GE | LTU | GEU | JAL | JALR;
    io_FU_output_bits_target_address_REG <=
      EQ
        ? _instruction_PC_T_1 + _GEN
        : NE
            ? _instruction_PC_T_1 + _GEN
            : LT
                ? _instruction_PC_T_1 + _GEN
                : GE
                    ? _instruction_PC_T_1 + _GEN
                    : LTU
                        ? _instruction_PC_T_1 + _GEN
                        : GEU
                            ? _instruction_PC_T_1 + _GEN
                            : JAL
                                ? _instruction_PC_T_1
                                  + {{11{io_FU_input_bits_decoded_instruction_IMM[20]}},
                                     io_FU_input_bits_decoded_instruction_IMM}
                                : JALR
                                    ? io_FU_input_bits_RS1_data
                                      + {{20{io_FU_input_bits_decoded_instruction_IMM[11]}},
                                         io_FU_input_bits_decoded_instruction_IMM[11:0]}
                                    : io_FU_input_bits_fetch_PC + 32'h10;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_RD_valid_REG <= io_FU_input_bits_decoded_instruction_RD_valid;
    io_FU_output_bits_RD_data_REG <= _instruction_PC_T_1 + 32'h4;
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;
    io_FU_output_bits_FTQ_index_REG <= io_FU_input_bits_decoded_instruction_FTQ_index;
    io_FU_output_bits_MOB_index_REG <= io_FU_input_bits_decoded_instruction_MOB_index;
    io_FU_output_valid_REG <= io_FU_input_valid & ~io_flush;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = io_FU_output_bits_RD_REG;
  assign io_FU_output_bits_RD_data = io_FU_output_bits_RD_data_REG;
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;
  assign io_FU_output_bits_fetch_PC = io_FU_output_bits_fetch_PC_REG;
  assign io_FU_output_bits_branch_taken = io_FU_output_bits_branch_taken_REG;
  assign io_FU_output_bits_target_address = io_FU_output_bits_target_address_REG;
  assign io_FU_output_bits_branch_valid = io_FU_output_bits_branch_valid_REG;
  assign io_FU_output_bits_MOB_index = io_FU_output_bits_MOB_index_REG;
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;
  assign io_FU_output_bits_FTQ_index = io_FU_output_bits_FTQ_index_REG;
  assign io_FU_output_bits_fetch_packet_index = io_FU_output_bits_fetch_packet_index_REG;
endmodule

module FU(
  input         clock,
                reset,
                io_flush,
  output        io_FU_input_ready,
  input         io_FU_input_valid,
                io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready,
                io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready,
  input  [4:0]  io_FU_input_bits_decoded_instruction_RDold,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS1,
  input         io_FU_input_bits_decoded_instruction_RS1_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS2,
  input         io_FU_input_bits_decoded_instruction_RS2_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [3:0]  io_FU_input_bits_decoded_instruction_MOB_index,
                io_FU_input_bits_decoded_instruction_FTQ_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [1:0]  io_FU_input_bits_decoded_instruction_portID,
                io_FU_input_bits_decoded_instruction_RS_type,
  input         io_FU_input_bits_decoded_instruction_needs_ALU,
                io_FU_input_bits_decoded_instruction_needs_branch_unit,
                io_FU_input_bits_decoded_instruction_needs_CSRs,
                io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IS_IMM,
  input  [1:0]  io_FU_input_bits_decoded_instruction_memory_type,
                io_FU_input_bits_decoded_instruction_access_width,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [31:0] io_FU_output_bits_address,
  output [1:0]  io_FU_output_bits_memory_type,
                io_FU_output_bits_access_width,
  output        io_FU_output_bits_is_unsigned,
  output [31:0] io_FU_output_bits_wr_data,
  output [3:0]  io_FU_output_bits_MOB_index,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [3:0]  io_FU_output_bits_FTQ_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index,
  output        io_FU_output_bits_exception
);

  wire        _branch_unit_io_FU_output_valid;
  wire [6:0]  _branch_unit_io_FU_output_bits_RD;
  wire [31:0] _branch_unit_io_FU_output_bits_RD_data;
  wire        _branch_unit_io_FU_output_bits_RD_valid;
  wire [31:0] _branch_unit_io_FU_output_bits_fetch_PC;
  wire        _branch_unit_io_FU_output_bits_branch_taken;
  wire [31:0] _branch_unit_io_FU_output_bits_target_address;
  wire        _branch_unit_io_FU_output_bits_branch_valid;
  wire [3:0]  _branch_unit_io_FU_output_bits_MOB_index;
  wire [5:0]  _branch_unit_io_FU_output_bits_ROB_index;
  wire [3:0]  _branch_unit_io_FU_output_bits_FTQ_index;
  wire [1:0]  _branch_unit_io_FU_output_bits_fetch_packet_index;
  wire        _ALU_io_FU_output_valid;
  wire [6:0]  _ALU_io_FU_output_bits_RD;
  wire [31:0] _ALU_io_FU_output_bits_RD_data;
  wire        _ALU_io_FU_output_bits_RD_valid;
  wire [31:0] _ALU_io_FU_output_bits_fetch_PC;
  wire [3:0]  _ALU_io_FU_output_bits_MOB_index;
  wire [5:0]  _ALU_io_FU_output_bits_ROB_index;
  wire [3:0]  _ALU_io_FU_output_bits_FTQ_index;
  wire [1:0]  _ALU_io_FU_output_bits_fetch_packet_index;
  reg         REG_1;
  reg         monitor_output_REG;
  wire        monitor_output = monitor_output_REG;
  always @(posedge clock) begin
    REG_1 <= io_FU_input_bits_decoded_instruction_needs_branch_unit & io_FU_input_valid;
    monitor_output_REG <= io_FU_input_valid;
  end // always @(posedge)
  ALU ALU (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_flush                                             (io_flush),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (io_FU_input_bits_decoded_instruction_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (io_FU_input_bits_decoded_instruction_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (io_FU_input_bits_decoded_instruction_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (io_FU_input_bits_decoded_instruction_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (io_FU_input_bits_decoded_instruction_IS_IMM),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_fetch_PC                            (io_FU_input_bits_fetch_PC),
    .io_FU_output_valid                                   (_ALU_io_FU_output_valid),
    .io_FU_output_bits_RD                                 (_ALU_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_ALU_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_ALU_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (_ALU_io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_MOB_index
      (_ALU_io_FU_output_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (_ALU_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (_ALU_io_FU_output_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (_ALU_io_FU_output_bits_fetch_packet_index)
  );
  branch_unit branch_unit (
    .clock                                                (clock),
    .io_flush                                             (io_flush),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (io_FU_input_bits_decoded_instruction_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (io_FU_input_bits_decoded_instruction_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_fetch_PC                            (io_FU_input_bits_fetch_PC),
    .io_FU_output_valid
      (_branch_unit_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_branch_unit_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_branch_unit_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_branch_unit_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (_branch_unit_io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (_branch_unit_io_FU_output_bits_branch_taken),
    .io_FU_output_bits_target_address
      (_branch_unit_io_FU_output_bits_target_address),
    .io_FU_output_bits_branch_valid
      (_branch_unit_io_FU_output_bits_branch_valid),
    .io_FU_output_bits_MOB_index
      (_branch_unit_io_FU_output_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (_branch_unit_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (_branch_unit_io_FU_output_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (_branch_unit_io_FU_output_bits_fetch_packet_index)
  );
  assign io_FU_input_ready = 1'h1;
  assign io_FU_output_valid =
    REG_1 ? _branch_unit_io_FU_output_valid : _ALU_io_FU_output_valid;
  assign io_FU_output_bits_RD =
    REG_1 ? _branch_unit_io_FU_output_bits_RD : _ALU_io_FU_output_bits_RD;
  assign io_FU_output_bits_RD_data =
    REG_1 ? _branch_unit_io_FU_output_bits_RD_data : _ALU_io_FU_output_bits_RD_data;
  assign io_FU_output_bits_RD_valid =
    REG_1 ? _branch_unit_io_FU_output_bits_RD_valid : _ALU_io_FU_output_bits_RD_valid;
  assign io_FU_output_bits_fetch_PC =
    REG_1 ? _branch_unit_io_FU_output_bits_fetch_PC : _ALU_io_FU_output_bits_fetch_PC;
  assign io_FU_output_bits_branch_taken =
    REG_1 & _branch_unit_io_FU_output_bits_branch_taken;
  assign io_FU_output_bits_target_address =
    REG_1 ? _branch_unit_io_FU_output_bits_target_address : 32'h0;
  assign io_FU_output_bits_branch_valid =
    REG_1 & _branch_unit_io_FU_output_bits_branch_valid;
  assign io_FU_output_bits_address = 32'h0;
  assign io_FU_output_bits_memory_type = 2'h0;
  assign io_FU_output_bits_access_width = 2'h0;
  assign io_FU_output_bits_is_unsigned = 1'h0;
  assign io_FU_output_bits_wr_data = 32'h0;
  assign io_FU_output_bits_MOB_index =
    REG_1 ? _branch_unit_io_FU_output_bits_MOB_index : _ALU_io_FU_output_bits_MOB_index;
  assign io_FU_output_bits_ROB_index =
    REG_1 ? _branch_unit_io_FU_output_bits_ROB_index : _ALU_io_FU_output_bits_ROB_index;
  assign io_FU_output_bits_FTQ_index =
    REG_1 ? _branch_unit_io_FU_output_bits_FTQ_index : _ALU_io_FU_output_bits_FTQ_index;
  assign io_FU_output_bits_fetch_packet_index =
    REG_1
      ? _branch_unit_io_FU_output_bits_fetch_packet_index
      : _ALU_io_FU_output_bits_fetch_packet_index;
  assign io_FU_output_bits_exception = 1'h0;
endmodule

module FU_1(
  input         clock,
                reset,
                io_flush,
  output        io_FU_input_ready,
  input         io_FU_input_valid,
                io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready,
                io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready,
  input  [4:0]  io_FU_input_bits_decoded_instruction_RDold,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS1,
  input         io_FU_input_bits_decoded_instruction_RS1_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS2,
  input         io_FU_input_bits_decoded_instruction_RS2_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [3:0]  io_FU_input_bits_decoded_instruction_MOB_index,
                io_FU_input_bits_decoded_instruction_FTQ_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [1:0]  io_FU_input_bits_decoded_instruction_portID,
                io_FU_input_bits_decoded_instruction_RS_type,
  input         io_FU_input_bits_decoded_instruction_needs_ALU,
                io_FU_input_bits_decoded_instruction_needs_branch_unit,
                io_FU_input_bits_decoded_instruction_needs_CSRs,
                io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IS_IMM,
  input  [1:0]  io_FU_input_bits_decoded_instruction_memory_type,
                io_FU_input_bits_decoded_instruction_access_width,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [31:0] io_FU_output_bits_address,
  output [1:0]  io_FU_output_bits_memory_type,
                io_FU_output_bits_access_width,
  output        io_FU_output_bits_is_unsigned,
  output [31:0] io_FU_output_bits_wr_data,
  output [3:0]  io_FU_output_bits_MOB_index,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [3:0]  io_FU_output_bits_FTQ_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index,
  output        io_FU_output_bits_exception
);

  reg  monitor_output_REG;
  wire monitor_output = monitor_output_REG;
  always @(posedge clock)
    monitor_output_REG <= io_FU_input_valid;
  ALU ALU (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_flush                                             (io_flush),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (io_FU_input_bits_decoded_instruction_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (io_FU_input_bits_decoded_instruction_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (io_FU_input_bits_decoded_instruction_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (io_FU_input_bits_decoded_instruction_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (io_FU_input_bits_decoded_instruction_IS_IMM),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_fetch_PC                            (io_FU_input_bits_fetch_PC),
    .io_FU_output_valid                                   (io_FU_output_valid),
    .io_FU_output_bits_RD                                 (io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data                            (io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid                           (io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC                           (io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_MOB_index                          (io_FU_output_bits_MOB_index),
    .io_FU_output_bits_ROB_index                          (io_FU_output_bits_ROB_index),
    .io_FU_output_bits_FTQ_index                          (io_FU_output_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_output_bits_fetch_packet_index)
  );
  assign io_FU_input_ready = 1'h1;
  assign io_FU_output_bits_branch_taken = 1'h0;
  assign io_FU_output_bits_target_address = 32'h0;
  assign io_FU_output_bits_branch_valid = 1'h0;
  assign io_FU_output_bits_address = 32'h0;
  assign io_FU_output_bits_memory_type = 2'h0;
  assign io_FU_output_bits_access_width = 2'h0;
  assign io_FU_output_bits_is_unsigned = 1'h0;
  assign io_FU_output_bits_wr_data = 32'h0;
  assign io_FU_output_bits_exception = 1'h0;
endmodule

module AGU(
  input         clock,
                reset,
                io_flush,
                io_FU_input_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [3:0]  io_FU_input_bits_decoded_instruction_MOB_index,
  input  [1:0]  io_FU_input_bits_decoded_instruction_memory_type,
                io_FU_input_bits_decoded_instruction_access_width,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_address,
  output [1:0]  io_FU_output_bits_memory_type,
                io_FU_output_bits_access_width,
  output        io_FU_output_bits_is_unsigned,
  output [31:0] io_FU_output_bits_wr_data,
  output [3:0]  io_FU_output_bits_MOB_index
);

  wire        _is_store_T = io_FU_input_bits_decoded_instruction_memory_type == 2'h2;
  wire        _LB_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
  wire        _LH_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;
  wire        _LW_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h2;
  reg         io_FU_output_valid_REG;
  reg  [6:0]  io_FU_output_bits_RD_REG;
  reg         io_FU_output_bits_is_unsigned_REG;
  reg  [31:0] io_FU_output_bits_address_REG;
  reg  [31:0] io_FU_output_bits_wr_data_REG;
  reg  [3:0]  io_FU_output_bits_MOB_index_REG;
  reg  [1:0]  io_FU_output_bits_memory_type_REG;
  reg  [1:0]  io_FU_output_bits_access_width_REG;
  reg         hasBeenResetReg;
  initial
    hasBeenResetReg = 1'bx;
  wire        hasBeenReset = hasBeenResetReg === 1'h1 & reset === 1'h0;
  assert property (@(posedge clock) disable iff (~hasBeenReset) io_flush
                   |=> ~io_FU_output_valid_REG);
  assert property (@(posedge clock) disable iff (~hasBeenReset)
                   io_FU_input_valid & ~io_flush |=> io_FU_output_valid_REG);
  assert property (@(posedge clock) disable iff (~hasBeenReset)
                   io_FU_input_valid & _LB_T & _is_store_T
                   |=> io_FU_output_bits_wr_data_REG < 32'h100);
  assert property (@(posedge clock) disable iff (~hasBeenReset)
                   io_FU_input_valid & _LH_T & _is_store_T
                   |=> io_FU_output_bits_wr_data_REG < 32'h10000);
  assert property (@(posedge clock) disable iff (~hasBeenReset)
                   io_FU_input_valid & _LW_T & _is_store_T |=> 1'h1);
  always @(posedge clock) begin
    automatic logic is_load =
      io_FU_input_bits_decoded_instruction_memory_type == 2'h1 & io_FU_input_valid;
    automatic logic is_store = _is_store_T & io_FU_input_valid;
    if (reset)
      hasBeenResetReg <= 1'h1;
    io_FU_output_valid_REG <= io_FU_input_valid & ~io_flush;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_is_unsigned_REG <=
      is_load & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4 & io_FU_input_valid
      | is_load & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5 & io_FU_input_valid;
    io_FU_output_bits_address_REG <=
      io_FU_input_bits_RS1_data
      + {{11{io_FU_input_bits_decoded_instruction_IMM[20]}},
         io_FU_input_bits_decoded_instruction_IMM};
    io_FU_output_bits_wr_data_REG <=
      is_store & _LW_T & io_FU_input_valid
        ? io_FU_input_bits_RS2_data
        : is_store & _LH_T & io_FU_input_valid
            ? {16'h0, io_FU_input_bits_RS2_data[15:0]}
            : is_store & _LB_T & io_FU_input_valid
                ? {24'h0, io_FU_input_bits_RS2_data[7:0]}
                : 32'h0;
    io_FU_output_bits_MOB_index_REG <= io_FU_input_bits_decoded_instruction_MOB_index;
    io_FU_output_bits_memory_type_REG <= io_FU_input_bits_decoded_instruction_memory_type;
    io_FU_output_bits_access_width_REG <=
      io_FU_input_bits_decoded_instruction_access_width;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = io_FU_output_bits_RD_REG;
  assign io_FU_output_bits_address = io_FU_output_bits_address_REG;
  assign io_FU_output_bits_memory_type = io_FU_output_bits_memory_type_REG;
  assign io_FU_output_bits_access_width = io_FU_output_bits_access_width_REG;
  assign io_FU_output_bits_is_unsigned = io_FU_output_bits_is_unsigned_REG;
  assign io_FU_output_bits_wr_data = io_FU_output_bits_wr_data_REG;
  assign io_FU_output_bits_MOB_index = io_FU_output_bits_MOB_index_REG;
endmodule

module backend(
  input         clock,
                reset,
                io_flush,
  output        io_backend_memory_response_ready,
  input         io_backend_memory_response_valid,
  input  [31:0] io_backend_memory_response_bits_data,
  input  [3:0]  io_backend_memory_response_bits_MOB_index,
  input         io_backend_memory_request_ready,
  output        io_backend_memory_request_valid,
  output [31:0] io_backend_memory_request_bits_addr,
                io_backend_memory_request_bits_data,
  output [1:0]  io_backend_memory_request_bits_memory_type,
                io_backend_memory_request_bits_access_width,
  output [3:0]  io_backend_memory_request_bits_MOB_index,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output [5:0]  io_PC_file_exec_addr,
  input  [31:0] io_PC_file_exec_data,
                io_fetch_PC,
  input         io_backend_packet_valid,
                io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_0_RDold,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_0_RD,
  input         io_backend_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_0_RS1,
  input         io_backend_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_0_RS2,
  input         io_backend_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_0_MOB_index,
                io_backend_packet_bits_decoded_instruction_0_FTQ_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_0_portID,
                io_backend_packet_bits_decoded_instruction_0_RS_type,
  input         io_backend_packet_bits_decoded_instruction_0_needs_ALU,
                io_backend_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_0_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_0_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_0_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_0_memory_type,
                io_backend_packet_bits_decoded_instruction_0_access_width,
  input         io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_1_RDold,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_1_RD,
  input         io_backend_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_1_RS1,
  input         io_backend_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_1_RS2,
  input         io_backend_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_1_MOB_index,
                io_backend_packet_bits_decoded_instruction_1_FTQ_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_1_portID,
                io_backend_packet_bits_decoded_instruction_1_RS_type,
  input         io_backend_packet_bits_decoded_instruction_1_needs_ALU,
                io_backend_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_1_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_1_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_1_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_1_memory_type,
                io_backend_packet_bits_decoded_instruction_1_access_width,
  input         io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_2_RDold,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_2_RD,
  input         io_backend_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_2_RS1,
  input         io_backend_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_2_RS2,
  input         io_backend_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_2_MOB_index,
                io_backend_packet_bits_decoded_instruction_2_FTQ_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_2_portID,
                io_backend_packet_bits_decoded_instruction_2_RS_type,
  input         io_backend_packet_bits_decoded_instruction_2_needs_ALU,
                io_backend_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_2_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_2_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_2_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_2_memory_type,
                io_backend_packet_bits_decoded_instruction_2_access_width,
  input         io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_3_RDold,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_3_RD,
  input         io_backend_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_3_RS1,
  input         io_backend_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_3_RS2,
  input         io_backend_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_3_MOB_index,
                io_backend_packet_bits_decoded_instruction_3_FTQ_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_3_portID,
                io_backend_packet_bits_decoded_instruction_3_RS_type,
  input         io_backend_packet_bits_decoded_instruction_3_needs_ALU,
                io_backend_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_3_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_3_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_3_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_3_memory_type,
                io_backend_packet_bits_decoded_instruction_3_access_width,
  input         io_backend_packet_bits_valid_bits_0,
                io_backend_packet_bits_valid_bits_1,
                io_backend_packet_bits_valid_bits_2,
                io_backend_packet_bits_valid_bits_3,
  output        io_MEMRS_ready_0,
                io_MEMRS_ready_1,
                io_MEMRS_ready_2,
                io_MEMRS_ready_3,
                io_INTRS_ready_0,
                io_INTRS_ready_1,
                io_INTRS_ready_2,
                io_INTRS_ready_3,
                io_MOB_ready_0,
                io_MOB_ready_1,
                io_MOB_ready_2,
                io_MOB_ready_3,
                io_FU_outputs_0_valid,
  output [6:0]  io_FU_outputs_0_bits_RD,
  output [31:0] io_FU_outputs_0_bits_RD_data,
  output        io_FU_outputs_0_bits_RD_valid,
  output [31:0] io_FU_outputs_0_bits_fetch_PC,
  output        io_FU_outputs_0_bits_branch_taken,
  output [31:0] io_FU_outputs_0_bits_target_address,
  output        io_FU_outputs_0_bits_branch_valid,
  output [31:0] io_FU_outputs_0_bits_address,
  output [1:0]  io_FU_outputs_0_bits_memory_type,
                io_FU_outputs_0_bits_access_width,
  output        io_FU_outputs_0_bits_is_unsigned,
  output [31:0] io_FU_outputs_0_bits_wr_data,
  output [3:0]  io_FU_outputs_0_bits_MOB_index,
  output [5:0]  io_FU_outputs_0_bits_ROB_index,
  output [3:0]  io_FU_outputs_0_bits_FTQ_index,
  output [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_FU_outputs_0_bits_exception,
                io_FU_outputs_1_valid,
  output [6:0]  io_FU_outputs_1_bits_RD,
  output [31:0] io_FU_outputs_1_bits_RD_data,
  output        io_FU_outputs_1_bits_RD_valid,
  output [31:0] io_FU_outputs_1_bits_fetch_PC,
  output        io_FU_outputs_1_bits_branch_taken,
  output [31:0] io_FU_outputs_1_bits_target_address,
  output        io_FU_outputs_1_bits_branch_valid,
  output [31:0] io_FU_outputs_1_bits_address,
  output [1:0]  io_FU_outputs_1_bits_memory_type,
                io_FU_outputs_1_bits_access_width,
  output        io_FU_outputs_1_bits_is_unsigned,
  output [31:0] io_FU_outputs_1_bits_wr_data,
  output [3:0]  io_FU_outputs_1_bits_MOB_index,
  output [5:0]  io_FU_outputs_1_bits_ROB_index,
  output [3:0]  io_FU_outputs_1_bits_FTQ_index,
  output [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  output        io_FU_outputs_1_bits_exception,
                io_FU_outputs_2_valid,
  output [6:0]  io_FU_outputs_2_bits_RD,
  output [31:0] io_FU_outputs_2_bits_RD_data,
  output        io_FU_outputs_2_bits_RD_valid,
  output [31:0] io_FU_outputs_2_bits_fetch_PC,
  output        io_FU_outputs_2_bits_branch_taken,
  output [31:0] io_FU_outputs_2_bits_target_address,
  output        io_FU_outputs_2_bits_branch_valid,
  output [31:0] io_FU_outputs_2_bits_address,
  output [1:0]  io_FU_outputs_2_bits_memory_type,
                io_FU_outputs_2_bits_access_width,
  output        io_FU_outputs_2_bits_is_unsigned,
  output [31:0] io_FU_outputs_2_bits_wr_data,
  output [3:0]  io_FU_outputs_2_bits_MOB_index,
  output [5:0]  io_FU_outputs_2_bits_ROB_index,
  output [3:0]  io_FU_outputs_2_bits_FTQ_index,
  output [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  output        io_FU_outputs_2_bits_exception,
                io_FU_outputs_3_valid,
  output [6:0]  io_FU_outputs_3_bits_RD,
  output [31:0] io_FU_outputs_3_bits_RD_data,
  output        io_FU_outputs_3_bits_RD_valid,
  output [31:0] io_FU_outputs_3_bits_fetch_PC,
  output        io_FU_outputs_3_bits_branch_taken,
  output [31:0] io_FU_outputs_3_bits_target_address,
  output        io_FU_outputs_3_bits_branch_valid,
  output [31:0] io_FU_outputs_3_bits_address,
  output [1:0]  io_FU_outputs_3_bits_memory_type,
                io_FU_outputs_3_bits_access_width,
  output        io_FU_outputs_3_bits_is_unsigned,
  output [31:0] io_FU_outputs_3_bits_wr_data,
  output [3:0]  io_FU_outputs_3_bits_MOB_index,
  output [5:0]  io_FU_outputs_3_bits_ROB_index,
  output [3:0]  io_FU_outputs_3_bits_FTQ_index,
  output [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  output        io_FU_outputs_3_bits_exception
);

  wire        _AGU_io_FU_output_valid;
  wire [6:0]  _AGU_io_FU_output_bits_RD;
  wire [31:0] _AGU_io_FU_output_bits_address;
  wire [1:0]  _AGU_io_FU_output_bits_memory_type;
  wire [1:0]  _AGU_io_FU_output_bits_access_width;
  wire        _AGU_io_FU_output_bits_is_unsigned;
  wire [31:0] _AGU_io_FU_output_bits_wr_data;
  wire [3:0]  _AGU_io_FU_output_bits_MOB_index;
  wire        _FU2_io_FU_output_valid;
  wire [6:0]  _FU2_io_FU_output_bits_RD;
  wire [31:0] _FU2_io_FU_output_bits_RD_data;
  wire        _FU2_io_FU_output_bits_RD_valid;
  wire        _FU1_io_FU_output_valid;
  wire [6:0]  _FU1_io_FU_output_bits_RD;
  wire [31:0] _FU1_io_FU_output_bits_RD_data;
  wire        _FU1_io_FU_output_bits_RD_valid;
  wire        _FU0_io_FU_output_valid;
  wire [6:0]  _FU0_io_FU_output_bits_RD;
  wire [31:0] _FU0_io_FU_output_bits_RD_data;
  wire        _FU0_io_FU_output_bits_RD_valid;
  wire [31:0] _INT_PRF_io_rdata_0;
  wire [31:0] _INT_PRF_io_rdata_1;
  wire [31:0] _INT_PRF_io_rdata_2;
  wire [31:0] _INT_PRF_io_rdata_3;
  wire [31:0] _INT_PRF_io_rdata_4;
  wire [31:0] _INT_PRF_io_rdata_5;
  wire [31:0] _INT_PRF_io_rdata_6;
  wire [31:0] _INT_PRF_io_rdata_7;
  wire        _MOB_io_reserve_0_ready;
  wire        _MOB_io_reserve_1_ready;
  wire        _MOB_io_reserve_2_ready;
  wire        _MOB_io_reserve_3_ready;
  wire        _MOB_io_reserved_pointers_0_valid;
  wire [3:0]  _MOB_io_reserved_pointers_0_bits;
  wire        _MOB_io_reserved_pointers_1_valid;
  wire [3:0]  _MOB_io_reserved_pointers_1_bits;
  wire        _MOB_io_reserved_pointers_2_valid;
  wire [3:0]  _MOB_io_reserved_pointers_2_bits;
  wire        _MOB_io_reserved_pointers_3_valid;
  wire [3:0]  _MOB_io_reserved_pointers_3_bits;
  wire        _MOB_io_MOB_output_valid;
  wire [6:0]  _MOB_io_MOB_output_bits_RD;
  wire [31:0] _MOB_io_MOB_output_bits_RD_data;
  wire        _MOB_io_MOB_output_bits_RD_valid;
  wire        _MEM_RS_io_backend_packet_0_ready;
  wire        _MEM_RS_io_backend_packet_1_ready;
  wire        _MEM_RS_io_backend_packet_2_ready;
  wire        _MEM_RS_io_backend_packet_3_ready;
  wire        _MEM_RS_io_RF_inputs_3_valid;
  wire [6:0]  _MEM_RS_io_RF_inputs_3_bits_RD;
  wire [6:0]  _MEM_RS_io_RF_inputs_3_bits_RS1;
  wire [6:0]  _MEM_RS_io_RF_inputs_3_bits_RS2;
  wire [20:0] _MEM_RS_io_RF_inputs_3_bits_IMM;
  wire [2:0]  _MEM_RS_io_RF_inputs_3_bits_FUNCT3;
  wire [3:0]  _MEM_RS_io_RF_inputs_3_bits_MOB_index;
  wire [1:0]  _MEM_RS_io_RF_inputs_3_bits_memory_type;
  wire [1:0]  _MEM_RS_io_RF_inputs_3_bits_access_width;
  wire        _INT_RS_io_RF_inputs_0_valid;
  wire        _INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready;
  wire [4:0]  _INT_RS_io_RF_inputs_0_bits_RDold;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RD;
  wire        _INT_RS_io_RF_inputs_0_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RS1;
  wire        _INT_RS_io_RF_inputs_0_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RS2;
  wire        _INT_RS_io_RF_inputs_0_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_0_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_0_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_0_bits_ROB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_0_bits_MOB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_0_bits_FTQ_index;
  wire [4:0]  _INT_RS_io_RF_inputs_0_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_0_bits_IS_IMM;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_memory_type;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_access_width;
  wire        _INT_RS_io_RF_inputs_1_valid;
  wire        _INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready;
  wire [4:0]  _INT_RS_io_RF_inputs_1_bits_RDold;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RD;
  wire        _INT_RS_io_RF_inputs_1_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RS1;
  wire        _INT_RS_io_RF_inputs_1_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RS2;
  wire        _INT_RS_io_RF_inputs_1_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_1_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_1_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_1_bits_ROB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_1_bits_MOB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_1_bits_FTQ_index;
  wire [4:0]  _INT_RS_io_RF_inputs_1_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_1_bits_IS_IMM;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_memory_type;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_access_width;
  wire        _INT_RS_io_RF_inputs_2_valid;
  wire        _INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready;
  wire [4:0]  _INT_RS_io_RF_inputs_2_bits_RDold;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RD;
  wire        _INT_RS_io_RF_inputs_2_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RS1;
  wire        _INT_RS_io_RF_inputs_2_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RS2;
  wire        _INT_RS_io_RF_inputs_2_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_2_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_2_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_2_bits_ROB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_2_bits_MOB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_2_bits_FTQ_index;
  wire [4:0]  _INT_RS_io_RF_inputs_2_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_2_bits_IS_IMM;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_memory_type;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_access_width;
  wire        _MOB_io_reserve_0_valid_T =
    io_backend_packet_bits_decoded_instruction_0_RS_type == 2'h1;
  wire        _MOB_io_reserve_1_valid_T =
    io_backend_packet_bits_decoded_instruction_1_RS_type == 2'h1;
  wire        _MOB_io_reserve_2_valid_T =
    io_backend_packet_bits_decoded_instruction_2_RS_type == 2'h1;
  wire        _MOB_io_reserve_3_valid_T =
    io_backend_packet_bits_decoded_instruction_3_RS_type == 2'h1;
  wire        io_MOB_ready_0_0 =
    _MEM_RS_io_backend_packet_0_ready & _MOB_io_reserve_0_ready;
  wire        io_MOB_ready_1_0 =
    _MEM_RS_io_backend_packet_1_ready & _MOB_io_reserve_1_ready;
  wire        io_MOB_ready_2_0 =
    _MEM_RS_io_backend_packet_2_ready & _MOB_io_reserve_2_ready;
  wire        io_MOB_ready_3_0 =
    _MEM_RS_io_backend_packet_3_ready & _MOB_io_reserve_3_ready;
  reg         read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [4:0]  read_decoded_instructions_0_decoded_instruction_REG_RDold;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_0_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_0_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_0_decoded_instruction_REG_ROB_index;
  reg  [3:0]  read_decoded_instructions_0_decoded_instruction_REG_MOB_index;
  reg  [3:0]  read_decoded_instructions_0_decoded_instruction_REG_FTQ_index;
  reg  [4:0]  read_decoded_instructions_0_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_0_decoded_instruction_REG_IS_IMM;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_access_width;
  reg         read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [4:0]  read_decoded_instructions_1_decoded_instruction_REG_RDold;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_1_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_1_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_1_decoded_instruction_REG_ROB_index;
  reg  [3:0]  read_decoded_instructions_1_decoded_instruction_REG_MOB_index;
  reg  [3:0]  read_decoded_instructions_1_decoded_instruction_REG_FTQ_index;
  reg  [4:0]  read_decoded_instructions_1_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_1_decoded_instruction_REG_IS_IMM;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_access_width;
  reg         read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [4:0]  read_decoded_instructions_2_decoded_instruction_REG_RDold;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_2_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_2_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_2_decoded_instruction_REG_ROB_index;
  reg  [3:0]  read_decoded_instructions_2_decoded_instruction_REG_MOB_index;
  reg  [3:0]  read_decoded_instructions_2_decoded_instruction_REG_FTQ_index;
  reg  [4:0]  read_decoded_instructions_2_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_2_decoded_instruction_REG_IS_IMM;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_access_width;
  reg  [6:0]  read_decoded_instructions_3_decoded_instruction_REG_RD;
  reg  [20:0] read_decoded_instructions_3_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_3_decoded_instruction_REG_FUNCT3;
  reg  [3:0]  read_decoded_instructions_3_decoded_instruction_REG_MOB_index;
  reg  [1:0]  read_decoded_instructions_3_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_3_decoded_instruction_REG_access_width;
  reg         FU0_io_FU_input_valid_REG;
  reg         FU1_io_FU_input_valid_REG;
  reg         FU2_io_FU_input_valid_REG;
  reg         AGU_io_FU_input_valid_REG;
  always @(posedge clock) begin
    read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready;
    read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready;
    read_decoded_instructions_0_decoded_instruction_REG_RDold <=
      _INT_RS_io_RF_inputs_0_bits_RDold;
    read_decoded_instructions_0_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_0_bits_RD;
    read_decoded_instructions_0_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_0_bits_RD_valid;
    read_decoded_instructions_0_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_0_bits_RS1;
    read_decoded_instructions_0_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_0_bits_RS1_valid;
    read_decoded_instructions_0_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_0_bits_RS2;
    read_decoded_instructions_0_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_0_bits_RS2_valid;
    read_decoded_instructions_0_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_0_bits_IMM;
    read_decoded_instructions_0_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_0_bits_FUNCT3;
    read_decoded_instructions_0_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_0_bits_packet_index;
    read_decoded_instructions_0_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_0_bits_ROB_index;
    read_decoded_instructions_0_decoded_instruction_REG_MOB_index <=
      _INT_RS_io_RF_inputs_0_bits_MOB_index;
    read_decoded_instructions_0_decoded_instruction_REG_FTQ_index <=
      _INT_RS_io_RF_inputs_0_bits_FTQ_index;
    read_decoded_instructions_0_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_0_bits_instructionType;
    read_decoded_instructions_0_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_0_bits_portID;
    read_decoded_instructions_0_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_0_bits_RS_type;
    read_decoded_instructions_0_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_0_bits_needs_ALU;
    read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
    read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_0_bits_needs_CSRs;
    read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
    read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
    read_decoded_instructions_0_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_0_bits_IS_IMM;
    read_decoded_instructions_0_decoded_instruction_REG_memory_type <=
      _INT_RS_io_RF_inputs_0_bits_memory_type;
    read_decoded_instructions_0_decoded_instruction_REG_access_width <=
      _INT_RS_io_RF_inputs_0_bits_access_width;
    read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready;
    read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready;
    read_decoded_instructions_1_decoded_instruction_REG_RDold <=
      _INT_RS_io_RF_inputs_1_bits_RDold;
    read_decoded_instructions_1_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_1_bits_RD;
    read_decoded_instructions_1_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_1_bits_RD_valid;
    read_decoded_instructions_1_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_1_bits_RS1;
    read_decoded_instructions_1_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_1_bits_RS1_valid;
    read_decoded_instructions_1_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_1_bits_RS2;
    read_decoded_instructions_1_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_1_bits_RS2_valid;
    read_decoded_instructions_1_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_1_bits_IMM;
    read_decoded_instructions_1_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_1_bits_FUNCT3;
    read_decoded_instructions_1_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_1_bits_packet_index;
    read_decoded_instructions_1_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_1_bits_ROB_index;
    read_decoded_instructions_1_decoded_instruction_REG_MOB_index <=
      _INT_RS_io_RF_inputs_1_bits_MOB_index;
    read_decoded_instructions_1_decoded_instruction_REG_FTQ_index <=
      _INT_RS_io_RF_inputs_1_bits_FTQ_index;
    read_decoded_instructions_1_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_1_bits_instructionType;
    read_decoded_instructions_1_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_1_bits_portID;
    read_decoded_instructions_1_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_1_bits_RS_type;
    read_decoded_instructions_1_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_1_bits_needs_ALU;
    read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_1_bits_needs_branch_unit;
    read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_1_bits_needs_CSRs;
    read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
    read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
    read_decoded_instructions_1_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_1_bits_IS_IMM;
    read_decoded_instructions_1_decoded_instruction_REG_memory_type <=
      _INT_RS_io_RF_inputs_1_bits_memory_type;
    read_decoded_instructions_1_decoded_instruction_REG_access_width <=
      _INT_RS_io_RF_inputs_1_bits_access_width;
    read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready;
    read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready;
    read_decoded_instructions_2_decoded_instruction_REG_RDold <=
      _INT_RS_io_RF_inputs_2_bits_RDold;
    read_decoded_instructions_2_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_2_bits_RD;
    read_decoded_instructions_2_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_2_bits_RD_valid;
    read_decoded_instructions_2_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_2_bits_RS1;
    read_decoded_instructions_2_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_2_bits_RS1_valid;
    read_decoded_instructions_2_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_2_bits_RS2;
    read_decoded_instructions_2_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_2_bits_RS2_valid;
    read_decoded_instructions_2_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_2_bits_IMM;
    read_decoded_instructions_2_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_2_bits_FUNCT3;
    read_decoded_instructions_2_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_2_bits_packet_index;
    read_decoded_instructions_2_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_2_bits_ROB_index;
    read_decoded_instructions_2_decoded_instruction_REG_MOB_index <=
      _INT_RS_io_RF_inputs_2_bits_MOB_index;
    read_decoded_instructions_2_decoded_instruction_REG_FTQ_index <=
      _INT_RS_io_RF_inputs_2_bits_FTQ_index;
    read_decoded_instructions_2_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_2_bits_instructionType;
    read_decoded_instructions_2_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_2_bits_portID;
    read_decoded_instructions_2_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_2_bits_RS_type;
    read_decoded_instructions_2_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_2_bits_needs_ALU;
    read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_2_bits_needs_branch_unit;
    read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_2_bits_needs_CSRs;
    read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
    read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
    read_decoded_instructions_2_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_2_bits_IS_IMM;
    read_decoded_instructions_2_decoded_instruction_REG_memory_type <=
      _INT_RS_io_RF_inputs_2_bits_memory_type;
    read_decoded_instructions_2_decoded_instruction_REG_access_width <=
      _INT_RS_io_RF_inputs_2_bits_access_width;
    read_decoded_instructions_3_decoded_instruction_REG_RD <=
      _MEM_RS_io_RF_inputs_3_bits_RD;
    read_decoded_instructions_3_decoded_instruction_REG_IMM <=
      _MEM_RS_io_RF_inputs_3_bits_IMM;
    read_decoded_instructions_3_decoded_instruction_REG_FUNCT3 <=
      _MEM_RS_io_RF_inputs_3_bits_FUNCT3;
    read_decoded_instructions_3_decoded_instruction_REG_MOB_index <=
      _MEM_RS_io_RF_inputs_3_bits_MOB_index;
    read_decoded_instructions_3_decoded_instruction_REG_memory_type <=
      _MEM_RS_io_RF_inputs_3_bits_memory_type;
    read_decoded_instructions_3_decoded_instruction_REG_access_width <=
      _MEM_RS_io_RF_inputs_3_bits_access_width;
    FU0_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_0_valid;
    FU1_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_1_valid;
    FU2_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_2_valid;
    AGU_io_FU_input_valid_REG <= _MEM_RS_io_RF_inputs_3_valid;
  end // always @(posedge)
  RS INT_RS (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_flush                                      (io_flush),
    .io_backend_packet_0_ready                     (io_INTRS_ready_0),
    .io_backend_packet_0_valid
      (io_backend_packet_bits_decoded_instruction_0_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_0 & io_backend_packet_valid),
    .io_backend_packet_0_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_backend_packet_0_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_backend_packet_0_bits_RDold
      (io_backend_packet_bits_decoded_instruction_0_RDold),
    .io_backend_packet_0_bits_RD
      (io_backend_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_0_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_0_bits_RS1
      (io_backend_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_0_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_0_bits_RS2
      (io_backend_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_0_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_0_bits_IMM
      (io_backend_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_0_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_0_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_0_ROB_index),
    .io_backend_packet_0_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_0_MOB_index),
    .io_backend_packet_0_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_0_FTQ_index),
    .io_backend_packet_0_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_0_bits_portID
      (io_backend_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_0_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_0_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_0_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_0_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_0_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_0_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_0_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_0_IS_IMM),
    .io_backend_packet_0_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_0_memory_type),
    .io_backend_packet_0_bits_access_width
      (io_backend_packet_bits_decoded_instruction_0_access_width),
    .io_backend_packet_1_ready                     (io_INTRS_ready_1),
    .io_backend_packet_1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_1 & io_backend_packet_valid),
    .io_backend_packet_1_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_backend_packet_1_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_backend_packet_1_bits_RDold
      (io_backend_packet_bits_decoded_instruction_1_RDold),
    .io_backend_packet_1_bits_RD
      (io_backend_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_1_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_1_bits_RS1
      (io_backend_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_1_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_1_bits_RS2
      (io_backend_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_1_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_1_bits_IMM
      (io_backend_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_1_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_1_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_1_ROB_index),
    .io_backend_packet_1_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_1_MOB_index),
    .io_backend_packet_1_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_1_FTQ_index),
    .io_backend_packet_1_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_1_bits_portID
      (io_backend_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_1_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_1_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_1_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_1_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_1_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_1_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_1_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_1_IS_IMM),
    .io_backend_packet_1_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_1_memory_type),
    .io_backend_packet_1_bits_access_width
      (io_backend_packet_bits_decoded_instruction_1_access_width),
    .io_backend_packet_2_ready                     (io_INTRS_ready_2),
    .io_backend_packet_2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_2 & io_backend_packet_valid),
    .io_backend_packet_2_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_backend_packet_2_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_backend_packet_2_bits_RDold
      (io_backend_packet_bits_decoded_instruction_2_RDold),
    .io_backend_packet_2_bits_RD
      (io_backend_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_2_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_2_bits_RS1
      (io_backend_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_2_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_2_bits_RS2
      (io_backend_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_2_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_2_bits_IMM
      (io_backend_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_2_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_2_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_2_ROB_index),
    .io_backend_packet_2_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_2_MOB_index),
    .io_backend_packet_2_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_2_FTQ_index),
    .io_backend_packet_2_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_2_bits_portID
      (io_backend_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_2_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_2_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_2_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_2_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_2_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_2_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_2_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_2_IS_IMM),
    .io_backend_packet_2_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_2_memory_type),
    .io_backend_packet_2_bits_access_width
      (io_backend_packet_bits_decoded_instruction_2_access_width),
    .io_backend_packet_3_ready                     (io_INTRS_ready_3),
    .io_backend_packet_3_valid
      (io_backend_packet_bits_decoded_instruction_3_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_3 & io_backend_packet_valid),
    .io_backend_packet_3_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_backend_packet_3_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_backend_packet_3_bits_RDold
      (io_backend_packet_bits_decoded_instruction_3_RDold),
    .io_backend_packet_3_bits_RD
      (io_backend_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_3_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_3_bits_RS1
      (io_backend_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_3_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_3_bits_RS2
      (io_backend_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_3_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_3_bits_IMM
      (io_backend_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_3_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_3_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_3_ROB_index),
    .io_backend_packet_3_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_3_MOB_index),
    .io_backend_packet_3_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_3_FTQ_index),
    .io_backend_packet_3_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_3_bits_portID
      (io_backend_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_3_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_3_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_3_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_3_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_3_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_3_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_3_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_3_IS_IMM),
    .io_backend_packet_3_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_3_memory_type),
    .io_backend_packet_3_bits_access_width
      (io_backend_packet_bits_decoded_instruction_3_access_width),
    .io_FU_outputs_0_valid                         (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD                       (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_valid                 (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_valid                         (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD                       (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_valid                 (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_valid                         (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD                       (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_valid                 (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_3_valid                         (_MOB_io_MOB_output_valid),
    .io_FU_outputs_3_bits_RD                       (_MOB_io_MOB_output_bits_RD),
    .io_FU_outputs_3_bits_RD_valid                 (_MOB_io_MOB_output_bits_RD_valid),
    .io_RF_inputs_0_valid                          (_INT_RS_io_RF_inputs_0_valid),
    .io_RF_inputs_0_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready),
    .io_RF_inputs_0_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready),
    .io_RF_inputs_0_bits_RDold                     (_INT_RS_io_RF_inputs_0_bits_RDold),
    .io_RF_inputs_0_bits_RD                        (_INT_RS_io_RF_inputs_0_bits_RD),
    .io_RF_inputs_0_bits_RD_valid                  (_INT_RS_io_RF_inputs_0_bits_RD_valid),
    .io_RF_inputs_0_bits_RS1                       (_INT_RS_io_RF_inputs_0_bits_RS1),
    .io_RF_inputs_0_bits_RS1_valid
      (_INT_RS_io_RF_inputs_0_bits_RS1_valid),
    .io_RF_inputs_0_bits_RS2                       (_INT_RS_io_RF_inputs_0_bits_RS2),
    .io_RF_inputs_0_bits_RS2_valid
      (_INT_RS_io_RF_inputs_0_bits_RS2_valid),
    .io_RF_inputs_0_bits_IMM                       (_INT_RS_io_RF_inputs_0_bits_IMM),
    .io_RF_inputs_0_bits_FUNCT3                    (_INT_RS_io_RF_inputs_0_bits_FUNCT3),
    .io_RF_inputs_0_bits_packet_index
      (_INT_RS_io_RF_inputs_0_bits_packet_index),
    .io_RF_inputs_0_bits_ROB_index
      (_INT_RS_io_RF_inputs_0_bits_ROB_index),
    .io_RF_inputs_0_bits_MOB_index
      (_INT_RS_io_RF_inputs_0_bits_MOB_index),
    .io_RF_inputs_0_bits_FTQ_index
      (_INT_RS_io_RF_inputs_0_bits_FTQ_index),
    .io_RF_inputs_0_bits_instructionType
      (_INT_RS_io_RF_inputs_0_bits_instructionType),
    .io_RF_inputs_0_bits_portID                    (_INT_RS_io_RF_inputs_0_bits_portID),
    .io_RF_inputs_0_bits_RS_type                   (_INT_RS_io_RF_inputs_0_bits_RS_type),
    .io_RF_inputs_0_bits_needs_ALU
      (_INT_RS_io_RF_inputs_0_bits_needs_ALU),
    .io_RF_inputs_0_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_0_bits_needs_branch_unit),
    .io_RF_inputs_0_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_0_bits_needs_CSRs),
    .io_RF_inputs_0_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_0_bits_SUBTRACT),
    .io_RF_inputs_0_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_0_bits_MULTIPLY),
    .io_RF_inputs_0_bits_IS_IMM                    (_INT_RS_io_RF_inputs_0_bits_IS_IMM),
    .io_RF_inputs_0_bits_memory_type
      (_INT_RS_io_RF_inputs_0_bits_memory_type),
    .io_RF_inputs_0_bits_access_width
      (_INT_RS_io_RF_inputs_0_bits_access_width),
    .io_RF_inputs_1_valid                          (_INT_RS_io_RF_inputs_1_valid),
    .io_RF_inputs_1_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready),
    .io_RF_inputs_1_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready),
    .io_RF_inputs_1_bits_RDold                     (_INT_RS_io_RF_inputs_1_bits_RDold),
    .io_RF_inputs_1_bits_RD                        (_INT_RS_io_RF_inputs_1_bits_RD),
    .io_RF_inputs_1_bits_RD_valid                  (_INT_RS_io_RF_inputs_1_bits_RD_valid),
    .io_RF_inputs_1_bits_RS1                       (_INT_RS_io_RF_inputs_1_bits_RS1),
    .io_RF_inputs_1_bits_RS1_valid
      (_INT_RS_io_RF_inputs_1_bits_RS1_valid),
    .io_RF_inputs_1_bits_RS2                       (_INT_RS_io_RF_inputs_1_bits_RS2),
    .io_RF_inputs_1_bits_RS2_valid
      (_INT_RS_io_RF_inputs_1_bits_RS2_valid),
    .io_RF_inputs_1_bits_IMM                       (_INT_RS_io_RF_inputs_1_bits_IMM),
    .io_RF_inputs_1_bits_FUNCT3                    (_INT_RS_io_RF_inputs_1_bits_FUNCT3),
    .io_RF_inputs_1_bits_packet_index
      (_INT_RS_io_RF_inputs_1_bits_packet_index),
    .io_RF_inputs_1_bits_ROB_index
      (_INT_RS_io_RF_inputs_1_bits_ROB_index),
    .io_RF_inputs_1_bits_MOB_index
      (_INT_RS_io_RF_inputs_1_bits_MOB_index),
    .io_RF_inputs_1_bits_FTQ_index
      (_INT_RS_io_RF_inputs_1_bits_FTQ_index),
    .io_RF_inputs_1_bits_instructionType
      (_INT_RS_io_RF_inputs_1_bits_instructionType),
    .io_RF_inputs_1_bits_portID                    (_INT_RS_io_RF_inputs_1_bits_portID),
    .io_RF_inputs_1_bits_RS_type                   (_INT_RS_io_RF_inputs_1_bits_RS_type),
    .io_RF_inputs_1_bits_needs_ALU
      (_INT_RS_io_RF_inputs_1_bits_needs_ALU),
    .io_RF_inputs_1_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_1_bits_needs_branch_unit),
    .io_RF_inputs_1_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_1_bits_needs_CSRs),
    .io_RF_inputs_1_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_1_bits_SUBTRACT),
    .io_RF_inputs_1_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_1_bits_MULTIPLY),
    .io_RF_inputs_1_bits_IS_IMM                    (_INT_RS_io_RF_inputs_1_bits_IS_IMM),
    .io_RF_inputs_1_bits_memory_type
      (_INT_RS_io_RF_inputs_1_bits_memory_type),
    .io_RF_inputs_1_bits_access_width
      (_INT_RS_io_RF_inputs_1_bits_access_width),
    .io_RF_inputs_2_valid                          (_INT_RS_io_RF_inputs_2_valid),
    .io_RF_inputs_2_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready),
    .io_RF_inputs_2_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready),
    .io_RF_inputs_2_bits_RDold                     (_INT_RS_io_RF_inputs_2_bits_RDold),
    .io_RF_inputs_2_bits_RD                        (_INT_RS_io_RF_inputs_2_bits_RD),
    .io_RF_inputs_2_bits_RD_valid                  (_INT_RS_io_RF_inputs_2_bits_RD_valid),
    .io_RF_inputs_2_bits_RS1                       (_INT_RS_io_RF_inputs_2_bits_RS1),
    .io_RF_inputs_2_bits_RS1_valid
      (_INT_RS_io_RF_inputs_2_bits_RS1_valid),
    .io_RF_inputs_2_bits_RS2                       (_INT_RS_io_RF_inputs_2_bits_RS2),
    .io_RF_inputs_2_bits_RS2_valid
      (_INT_RS_io_RF_inputs_2_bits_RS2_valid),
    .io_RF_inputs_2_bits_IMM                       (_INT_RS_io_RF_inputs_2_bits_IMM),
    .io_RF_inputs_2_bits_FUNCT3                    (_INT_RS_io_RF_inputs_2_bits_FUNCT3),
    .io_RF_inputs_2_bits_packet_index
      (_INT_RS_io_RF_inputs_2_bits_packet_index),
    .io_RF_inputs_2_bits_ROB_index
      (_INT_RS_io_RF_inputs_2_bits_ROB_index),
    .io_RF_inputs_2_bits_MOB_index
      (_INT_RS_io_RF_inputs_2_bits_MOB_index),
    .io_RF_inputs_2_bits_FTQ_index
      (_INT_RS_io_RF_inputs_2_bits_FTQ_index),
    .io_RF_inputs_2_bits_instructionType
      (_INT_RS_io_RF_inputs_2_bits_instructionType),
    .io_RF_inputs_2_bits_portID                    (_INT_RS_io_RF_inputs_2_bits_portID),
    .io_RF_inputs_2_bits_RS_type                   (_INT_RS_io_RF_inputs_2_bits_RS_type),
    .io_RF_inputs_2_bits_needs_ALU
      (_INT_RS_io_RF_inputs_2_bits_needs_ALU),
    .io_RF_inputs_2_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_2_bits_needs_branch_unit),
    .io_RF_inputs_2_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_2_bits_needs_CSRs),
    .io_RF_inputs_2_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_2_bits_SUBTRACT),
    .io_RF_inputs_2_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_2_bits_MULTIPLY),
    .io_RF_inputs_2_bits_IS_IMM                    (_INT_RS_io_RF_inputs_2_bits_IS_IMM),
    .io_RF_inputs_2_bits_memory_type
      (_INT_RS_io_RF_inputs_2_bits_memory_type),
    .io_RF_inputs_2_bits_access_width
      (_INT_RS_io_RF_inputs_2_bits_access_width)
  );
  MEMRS MEM_RS (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_backend_packet_0_ready                     (_MEM_RS_io_backend_packet_0_ready),
    .io_backend_packet_0_valid
      (_MOB_io_reserve_0_valid_T & io_backend_packet_bits_valid_bits_0
       & io_backend_packet_valid),
    .io_backend_packet_0_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_backend_packet_0_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_backend_packet_0_bits_RDold
      (io_backend_packet_bits_decoded_instruction_0_RDold),
    .io_backend_packet_0_bits_RD
      (io_backend_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_0_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_0_bits_RS1
      (io_backend_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_0_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_0_bits_RS2
      (io_backend_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_0_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_0_bits_IMM
      (io_backend_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_0_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_0_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_0_ROB_index),
    .io_backend_packet_0_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_0_MOB_index),
    .io_backend_packet_0_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_0_FTQ_index),
    .io_backend_packet_0_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_0_bits_portID
      (io_backend_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_0_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_0_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_0_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_0_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_0_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_0_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_0_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_0_IS_IMM),
    .io_backend_packet_0_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_0_memory_type),
    .io_backend_packet_0_bits_access_width
      (io_backend_packet_bits_decoded_instruction_0_access_width),
    .io_backend_packet_1_ready                     (_MEM_RS_io_backend_packet_1_ready),
    .io_backend_packet_1_valid
      (_MOB_io_reserve_1_valid_T & io_backend_packet_bits_valid_bits_1
       & io_backend_packet_valid),
    .io_backend_packet_1_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_backend_packet_1_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_backend_packet_1_bits_RDold
      (io_backend_packet_bits_decoded_instruction_1_RDold),
    .io_backend_packet_1_bits_RD
      (io_backend_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_1_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_1_bits_RS1
      (io_backend_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_1_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_1_bits_RS2
      (io_backend_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_1_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_1_bits_IMM
      (io_backend_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_1_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_1_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_1_ROB_index),
    .io_backend_packet_1_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_1_MOB_index),
    .io_backend_packet_1_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_1_FTQ_index),
    .io_backend_packet_1_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_1_bits_portID
      (io_backend_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_1_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_1_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_1_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_1_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_1_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_1_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_1_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_1_IS_IMM),
    .io_backend_packet_1_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_1_memory_type),
    .io_backend_packet_1_bits_access_width
      (io_backend_packet_bits_decoded_instruction_1_access_width),
    .io_backend_packet_2_ready                     (_MEM_RS_io_backend_packet_2_ready),
    .io_backend_packet_2_valid
      (_MOB_io_reserve_2_valid_T & io_backend_packet_bits_valid_bits_2
       & io_backend_packet_valid),
    .io_backend_packet_2_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_backend_packet_2_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_backend_packet_2_bits_RDold
      (io_backend_packet_bits_decoded_instruction_2_RDold),
    .io_backend_packet_2_bits_RD
      (io_backend_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_2_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_2_bits_RS1
      (io_backend_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_2_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_2_bits_RS2
      (io_backend_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_2_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_2_bits_IMM
      (io_backend_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_2_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_2_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_2_ROB_index),
    .io_backend_packet_2_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_2_MOB_index),
    .io_backend_packet_2_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_2_FTQ_index),
    .io_backend_packet_2_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_2_bits_portID
      (io_backend_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_2_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_2_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_2_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_2_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_2_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_2_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_2_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_2_IS_IMM),
    .io_backend_packet_2_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_2_memory_type),
    .io_backend_packet_2_bits_access_width
      (io_backend_packet_bits_decoded_instruction_2_access_width),
    .io_backend_packet_3_ready                     (_MEM_RS_io_backend_packet_3_ready),
    .io_backend_packet_3_valid
      (_MOB_io_reserve_3_valid_T & io_backend_packet_bits_valid_bits_3
       & io_backend_packet_valid),
    .io_backend_packet_3_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_backend_packet_3_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_backend_packet_3_bits_RDold
      (io_backend_packet_bits_decoded_instruction_3_RDold),
    .io_backend_packet_3_bits_RD
      (io_backend_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_3_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_3_bits_RS1
      (io_backend_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_3_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_3_bits_RS2
      (io_backend_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_3_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_3_bits_IMM
      (io_backend_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_3_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_3_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_3_ROB_index),
    .io_backend_packet_3_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_3_MOB_index),
    .io_backend_packet_3_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_3_FTQ_index),
    .io_backend_packet_3_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_3_bits_portID
      (io_backend_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_3_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_3_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_3_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_3_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_3_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_3_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_3_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_3_IS_IMM),
    .io_backend_packet_3_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_3_memory_type),
    .io_backend_packet_3_bits_access_width
      (io_backend_packet_bits_decoded_instruction_3_access_width),
    .io_fetch_PC                                   (io_fetch_PC),
    .io_reserved_pointers_0_valid                  (_MOB_io_reserved_pointers_0_valid),
    .io_reserved_pointers_0_bits                   (_MOB_io_reserved_pointers_0_bits),
    .io_reserved_pointers_1_valid                  (_MOB_io_reserved_pointers_1_valid),
    .io_reserved_pointers_1_bits                   (_MOB_io_reserved_pointers_1_bits),
    .io_reserved_pointers_2_valid                  (_MOB_io_reserved_pointers_2_valid),
    .io_reserved_pointers_2_bits                   (_MOB_io_reserved_pointers_2_bits),
    .io_reserved_pointers_3_valid                  (_MOB_io_reserved_pointers_3_valid),
    .io_reserved_pointers_3_bits                   (_MOB_io_reserved_pointers_3_bits),
    .io_FU_outputs_0_valid                         (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD                       (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_valid                 (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_valid                         (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD                       (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_valid                 (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_valid                         (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD                       (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_valid                 (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_3_valid                         (_MOB_io_MOB_output_valid),
    .io_FU_outputs_3_bits_RD                       (_MOB_io_MOB_output_bits_RD),
    .io_FU_outputs_3_bits_RD_valid                 (_MOB_io_MOB_output_bits_RD_valid),
    .io_commit_valid                               (io_commit_valid),
    .io_commit_bits_fetch_packet_index             (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction               (io_commit_bits_is_misprediction),
    .io_commit_bits_exception                      (io_commit_bits_exception),
    .io_RF_inputs_3_valid                          (_MEM_RS_io_RF_inputs_3_valid),
    .io_RF_inputs_3_bits_RD                        (_MEM_RS_io_RF_inputs_3_bits_RD),
    .io_RF_inputs_3_bits_RS1                       (_MEM_RS_io_RF_inputs_3_bits_RS1),
    .io_RF_inputs_3_bits_RS2                       (_MEM_RS_io_RF_inputs_3_bits_RS2),
    .io_RF_inputs_3_bits_IMM                       (_MEM_RS_io_RF_inputs_3_bits_IMM),
    .io_RF_inputs_3_bits_FUNCT3                    (_MEM_RS_io_RF_inputs_3_bits_FUNCT3),
    .io_RF_inputs_3_bits_MOB_index
      (_MEM_RS_io_RF_inputs_3_bits_MOB_index),
    .io_RF_inputs_3_bits_memory_type
      (_MEM_RS_io_RF_inputs_3_bits_memory_type),
    .io_RF_inputs_3_bits_access_width
      (_MEM_RS_io_RF_inputs_3_bits_access_width)
  );
  MOB MOB (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_flush                                    (io_flush),
    .io_reserve_0_ready                          (_MOB_io_reserve_0_ready),
    .io_reserve_0_valid
      (_MOB_io_reserve_0_valid_T & io_backend_packet_bits_valid_bits_0
       & io_backend_packet_valid),
    .io_reserve_0_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_reserve_0_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_reserve_0_bits_RDold
      (io_backend_packet_bits_decoded_instruction_0_RDold),
    .io_reserve_0_bits_RD
      (io_backend_packet_bits_decoded_instruction_0_RD),
    .io_reserve_0_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_0_RD_valid),
    .io_reserve_0_bits_RS1
      (io_backend_packet_bits_decoded_instruction_0_RS1),
    .io_reserve_0_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_0_RS1_valid),
    .io_reserve_0_bits_RS2
      (io_backend_packet_bits_decoded_instruction_0_RS2),
    .io_reserve_0_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_0_RS2_valid),
    .io_reserve_0_bits_IMM
      (io_backend_packet_bits_decoded_instruction_0_IMM),
    .io_reserve_0_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_0_FUNCT3),
    .io_reserve_0_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_0_packet_index),
    .io_reserve_0_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_0_ROB_index),
    .io_reserve_0_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_0_MOB_index),
    .io_reserve_0_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_0_FTQ_index),
    .io_reserve_0_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_0_instructionType),
    .io_reserve_0_bits_portID
      (io_backend_packet_bits_decoded_instruction_0_portID),
    .io_reserve_0_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_0_RS_type),
    .io_reserve_0_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_0_needs_ALU),
    .io_reserve_0_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_reserve_0_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_reserve_0_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_reserve_0_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_reserve_0_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_0_IS_IMM),
    .io_reserve_0_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_0_memory_type),
    .io_reserve_0_bits_access_width
      (io_backend_packet_bits_decoded_instruction_0_access_width),
    .io_reserve_1_ready                          (_MOB_io_reserve_1_ready),
    .io_reserve_1_valid
      (_MOB_io_reserve_1_valid_T & io_backend_packet_bits_valid_bits_1
       & io_backend_packet_valid),
    .io_reserve_1_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_reserve_1_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_reserve_1_bits_RDold
      (io_backend_packet_bits_decoded_instruction_1_RDold),
    .io_reserve_1_bits_RD
      (io_backend_packet_bits_decoded_instruction_1_RD),
    .io_reserve_1_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_1_RD_valid),
    .io_reserve_1_bits_RS1
      (io_backend_packet_bits_decoded_instruction_1_RS1),
    .io_reserve_1_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS1_valid),
    .io_reserve_1_bits_RS2
      (io_backend_packet_bits_decoded_instruction_1_RS2),
    .io_reserve_1_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_1_RS2_valid),
    .io_reserve_1_bits_IMM
      (io_backend_packet_bits_decoded_instruction_1_IMM),
    .io_reserve_1_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_1_FUNCT3),
    .io_reserve_1_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_1_packet_index),
    .io_reserve_1_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_1_ROB_index),
    .io_reserve_1_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_1_MOB_index),
    .io_reserve_1_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_1_FTQ_index),
    .io_reserve_1_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_1_instructionType),
    .io_reserve_1_bits_portID
      (io_backend_packet_bits_decoded_instruction_1_portID),
    .io_reserve_1_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_1_RS_type),
    .io_reserve_1_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_1_needs_ALU),
    .io_reserve_1_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_reserve_1_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_reserve_1_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_reserve_1_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_reserve_1_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_1_IS_IMM),
    .io_reserve_1_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_1_memory_type),
    .io_reserve_1_bits_access_width
      (io_backend_packet_bits_decoded_instruction_1_access_width),
    .io_reserve_2_ready                          (_MOB_io_reserve_2_ready),
    .io_reserve_2_valid
      (_MOB_io_reserve_2_valid_T & io_backend_packet_bits_valid_bits_2
       & io_backend_packet_valid),
    .io_reserve_2_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_reserve_2_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_reserve_2_bits_RDold
      (io_backend_packet_bits_decoded_instruction_2_RDold),
    .io_reserve_2_bits_RD
      (io_backend_packet_bits_decoded_instruction_2_RD),
    .io_reserve_2_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_2_RD_valid),
    .io_reserve_2_bits_RS1
      (io_backend_packet_bits_decoded_instruction_2_RS1),
    .io_reserve_2_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_2_RS1_valid),
    .io_reserve_2_bits_RS2
      (io_backend_packet_bits_decoded_instruction_2_RS2),
    .io_reserve_2_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS2_valid),
    .io_reserve_2_bits_IMM
      (io_backend_packet_bits_decoded_instruction_2_IMM),
    .io_reserve_2_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_2_FUNCT3),
    .io_reserve_2_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_2_packet_index),
    .io_reserve_2_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_2_ROB_index),
    .io_reserve_2_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_2_MOB_index),
    .io_reserve_2_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_2_FTQ_index),
    .io_reserve_2_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_2_instructionType),
    .io_reserve_2_bits_portID
      (io_backend_packet_bits_decoded_instruction_2_portID),
    .io_reserve_2_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_2_RS_type),
    .io_reserve_2_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_2_needs_ALU),
    .io_reserve_2_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_reserve_2_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_reserve_2_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_reserve_2_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_reserve_2_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_2_IS_IMM),
    .io_reserve_2_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_2_memory_type),
    .io_reserve_2_bits_access_width
      (io_backend_packet_bits_decoded_instruction_2_access_width),
    .io_reserve_3_ready                          (_MOB_io_reserve_3_ready),
    .io_reserve_3_valid
      (_MOB_io_reserve_3_valid_T & io_backend_packet_bits_valid_bits_3
       & io_backend_packet_valid),
    .io_reserve_3_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_reserve_3_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_reserve_3_bits_RDold
      (io_backend_packet_bits_decoded_instruction_3_RDold),
    .io_reserve_3_bits_RD
      (io_backend_packet_bits_decoded_instruction_3_RD),
    .io_reserve_3_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_3_RD_valid),
    .io_reserve_3_bits_RS1
      (io_backend_packet_bits_decoded_instruction_3_RS1),
    .io_reserve_3_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_3_RS1_valid),
    .io_reserve_3_bits_RS2
      (io_backend_packet_bits_decoded_instruction_3_RS2),
    .io_reserve_3_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_3_RS2_valid),
    .io_reserve_3_bits_IMM
      (io_backend_packet_bits_decoded_instruction_3_IMM),
    .io_reserve_3_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_3_FUNCT3),
    .io_reserve_3_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_3_packet_index),
    .io_reserve_3_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_3_ROB_index),
    .io_reserve_3_bits_MOB_index
      (io_backend_packet_bits_decoded_instruction_3_MOB_index),
    .io_reserve_3_bits_FTQ_index
      (io_backend_packet_bits_decoded_instruction_3_FTQ_index),
    .io_reserve_3_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_3_instructionType),
    .io_reserve_3_bits_portID
      (io_backend_packet_bits_decoded_instruction_3_portID),
    .io_reserve_3_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_3_RS_type),
    .io_reserve_3_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_3_needs_ALU),
    .io_reserve_3_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_reserve_3_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_reserve_3_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_reserve_3_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_reserve_3_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_3_IS_IMM),
    .io_reserve_3_bits_memory_type
      (io_backend_packet_bits_decoded_instruction_3_memory_type),
    .io_reserve_3_bits_access_width
      (io_backend_packet_bits_decoded_instruction_3_access_width),
    .io_reserved_pointers_0_valid                (_MOB_io_reserved_pointers_0_valid),
    .io_reserved_pointers_0_bits                 (_MOB_io_reserved_pointers_0_bits),
    .io_reserved_pointers_1_valid                (_MOB_io_reserved_pointers_1_valid),
    .io_reserved_pointers_1_bits                 (_MOB_io_reserved_pointers_1_bits),
    .io_reserved_pointers_2_valid                (_MOB_io_reserved_pointers_2_valid),
    .io_reserved_pointers_2_bits                 (_MOB_io_reserved_pointers_2_bits),
    .io_reserved_pointers_3_valid                (_MOB_io_reserved_pointers_3_valid),
    .io_reserved_pointers_3_bits                 (_MOB_io_reserved_pointers_3_bits),
    .io_fetch_PC                                 (io_fetch_PC),
    .io_AGU_output_valid                         (_AGU_io_FU_output_valid),
    .io_AGU_output_bits_RD                       (_AGU_io_FU_output_bits_RD),
    .io_AGU_output_bits_RD_data                  (32'h0),
    .io_AGU_output_bits_RD_valid                 (1'h0),
    .io_AGU_output_bits_fetch_PC                 (32'h0),
    .io_AGU_output_bits_branch_taken             (1'h0),
    .io_AGU_output_bits_target_address           (32'h0),
    .io_AGU_output_bits_branch_valid             (1'h0),
    .io_AGU_output_bits_address                  (_AGU_io_FU_output_bits_address),
    .io_AGU_output_bits_memory_type              (_AGU_io_FU_output_bits_memory_type),
    .io_AGU_output_bits_access_width             (_AGU_io_FU_output_bits_access_width),
    .io_AGU_output_bits_is_unsigned              (_AGU_io_FU_output_bits_is_unsigned),
    .io_AGU_output_bits_wr_data                  (_AGU_io_FU_output_bits_wr_data),
    .io_AGU_output_bits_MOB_index                (_AGU_io_FU_output_bits_MOB_index),
    .io_AGU_output_bits_ROB_index                (6'h0),
    .io_AGU_output_bits_FTQ_index                (4'h0),
    .io_AGU_output_bits_fetch_packet_index       (2'h0),
    .io_AGU_output_bits_exception                (1'h0),
    .io_MOB_output_valid                         (_MOB_io_MOB_output_valid),
    .io_MOB_output_bits_RD                       (_MOB_io_MOB_output_bits_RD),
    .io_MOB_output_bits_RD_data                  (_MOB_io_MOB_output_bits_RD_data),
    .io_MOB_output_bits_RD_valid                 (_MOB_io_MOB_output_bits_RD_valid),
    .io_MOB_output_bits_fetch_PC                 (io_FU_outputs_3_bits_fetch_PC),
    .io_MOB_output_bits_branch_taken             (io_FU_outputs_3_bits_branch_taken),
    .io_MOB_output_bits_target_address           (io_FU_outputs_3_bits_target_address),
    .io_MOB_output_bits_branch_valid             (io_FU_outputs_3_bits_branch_valid),
    .io_MOB_output_bits_address                  (io_FU_outputs_3_bits_address),
    .io_MOB_output_bits_memory_type              (io_FU_outputs_3_bits_memory_type),
    .io_MOB_output_bits_access_width             (io_FU_outputs_3_bits_access_width),
    .io_MOB_output_bits_is_unsigned              (io_FU_outputs_3_bits_is_unsigned),
    .io_MOB_output_bits_wr_data                  (io_FU_outputs_3_bits_wr_data),
    .io_MOB_output_bits_MOB_index                (io_FU_outputs_3_bits_MOB_index),
    .io_MOB_output_bits_ROB_index                (io_FU_outputs_3_bits_ROB_index),
    .io_MOB_output_bits_FTQ_index                (io_FU_outputs_3_bits_FTQ_index),
    .io_MOB_output_bits_fetch_packet_index
      (io_FU_outputs_3_bits_fetch_packet_index),
    .io_MOB_output_bits_exception                (io_FU_outputs_3_bits_exception),
    .io_commit_valid                             (io_commit_valid),
    .io_commit_bits_fetch_PC                     (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                         (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                    (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                      (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index           (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction             (io_commit_bits_is_misprediction),
    .io_commit_bits_exception                    (io_commit_bits_exception),
    .io_commit_bits_expected_PC                  (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                          (io_commit_bits_GHR),
    .io_commit_bits_TOS                          (io_commit_bits_TOS),
    .io_commit_bits_NEXT                         (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                      (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                      (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                      (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                      (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                         (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                         (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                         (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                         (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                   (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                   (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                   (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                   (io_commit_bits_RD_valid_3),
    .io_backend_memory_request_ready             (io_backend_memory_request_ready),
    .io_backend_memory_request_valid             (io_backend_memory_request_valid),
    .io_backend_memory_request_bits_addr         (io_backend_memory_request_bits_addr),
    .io_backend_memory_request_bits_data         (io_backend_memory_request_bits_data),
    .io_backend_memory_request_bits_memory_type
      (io_backend_memory_request_bits_memory_type),
    .io_backend_memory_request_bits_access_width
      (io_backend_memory_request_bits_access_width),
    .io_backend_memory_request_bits_MOB_index
      (io_backend_memory_request_bits_MOB_index),
    .io_backend_memory_response_ready            (io_backend_memory_response_ready),
    .io_backend_memory_response_valid            (io_backend_memory_response_valid),
    .io_backend_memory_response_bits_data        (io_backend_memory_response_bits_data),
    .io_backend_memory_response_bits_MOB_index
      (io_backend_memory_response_bits_MOB_index)
  );
  sim_nReadmWrite INT_PRF (
    .clock      (clock),
    .io_raddr_0 (_INT_RS_io_RF_inputs_0_bits_RS1[5:0]),
    .io_raddr_1 (_INT_RS_io_RF_inputs_0_bits_RS2[5:0]),
    .io_raddr_2 (_INT_RS_io_RF_inputs_1_bits_RS1[5:0]),
    .io_raddr_3 (_INT_RS_io_RF_inputs_1_bits_RS2[5:0]),
    .io_raddr_4 (_INT_RS_io_RF_inputs_2_bits_RS1[5:0]),
    .io_raddr_5 (_INT_RS_io_RF_inputs_2_bits_RS2[5:0]),
    .io_raddr_6 (_MEM_RS_io_RF_inputs_3_bits_RS1[5:0]),
    .io_raddr_7 (_MEM_RS_io_RF_inputs_3_bits_RS2[5:0]),
    .io_rdata_0 (_INT_PRF_io_rdata_0),
    .io_rdata_1 (_INT_PRF_io_rdata_1),
    .io_rdata_2 (_INT_PRF_io_rdata_2),
    .io_rdata_3 (_INT_PRF_io_rdata_3),
    .io_rdata_4 (_INT_PRF_io_rdata_4),
    .io_rdata_5 (_INT_PRF_io_rdata_5),
    .io_rdata_6 (_INT_PRF_io_rdata_6),
    .io_rdata_7 (_INT_PRF_io_rdata_7),
    .io_waddr_0 (_FU0_io_FU_output_bits_RD[5:0]),
    .io_waddr_1 (_FU1_io_FU_output_bits_RD[5:0]),
    .io_waddr_2 (_FU2_io_FU_output_bits_RD[5:0]),
    .io_waddr_3 (_MOB_io_MOB_output_bits_RD[5:0]),
    .io_wen_0   (_FU0_io_FU_output_valid & _FU0_io_FU_output_bits_RD_valid),
    .io_wen_1   (_FU1_io_FU_output_valid & _FU1_io_FU_output_bits_RD_valid),
    .io_wen_2   (_FU2_io_FU_output_valid & _FU2_io_FU_output_bits_RD_valid),
    .io_wen_3   (_MOB_io_MOB_output_valid & _MOB_io_MOB_output_bits_RD_valid),
    .io_wdata_0 (_FU0_io_FU_output_bits_RD_data),
    .io_wdata_1 (_FU1_io_FU_output_bits_RD_data),
    .io_wdata_2 (_FU2_io_FU_output_bits_RD_data),
    .io_wdata_3 (_MOB_io_MOB_output_bits_RD_data)
  );
  FU FU0 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (/* unused */),
    .io_FU_input_valid
      (FU0_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RDold
      (read_decoded_instructions_0_decoded_instruction_REG_RDold),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_0_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_0_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_0_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_0_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_0_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_0_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_0_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_0_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (read_decoded_instructions_0_decoded_instruction_REG_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_0_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_0_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_0_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_0_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_0_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_0_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_0_decoded_instruction_REG_access_width),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_0),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_1),
    .io_FU_input_bits_fetch_PC                                 (io_PC_file_exec_data),
    .io_FU_output_valid                                        (_FU0_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU0_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU0_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (io_FU_outputs_0_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_0_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_0_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_0_bits_branch_valid),
    .io_FU_output_bits_address
      (io_FU_outputs_0_bits_address),
    .io_FU_output_bits_memory_type
      (io_FU_outputs_0_bits_memory_type),
    .io_FU_output_bits_access_width
      (io_FU_outputs_0_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (io_FU_outputs_0_bits_is_unsigned),
    .io_FU_output_bits_wr_data
      (io_FU_outputs_0_bits_wr_data),
    .io_FU_output_bits_MOB_index
      (io_FU_outputs_0_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_0_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (io_FU_outputs_0_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_output_bits_exception
      (io_FU_outputs_0_bits_exception)
  );
  FU_1 FU1 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (/* unused */),
    .io_FU_input_valid
      (FU1_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RDold
      (read_decoded_instructions_1_decoded_instruction_REG_RDold),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_1_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_1_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_1_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_1_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_1_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_1_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_1_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_1_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (read_decoded_instructions_1_decoded_instruction_REG_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_1_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_1_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_1_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_1_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_1_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_1_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_1_decoded_instruction_REG_access_width),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_2),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_3),
    .io_FU_input_bits_fetch_PC                                 (32'h0),
    .io_FU_output_valid                                        (_FU1_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU1_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU1_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (io_FU_outputs_1_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_1_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_1_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_1_bits_branch_valid),
    .io_FU_output_bits_address
      (io_FU_outputs_1_bits_address),
    .io_FU_output_bits_memory_type
      (io_FU_outputs_1_bits_memory_type),
    .io_FU_output_bits_access_width
      (io_FU_outputs_1_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (io_FU_outputs_1_bits_is_unsigned),
    .io_FU_output_bits_wr_data
      (io_FU_outputs_1_bits_wr_data),
    .io_FU_output_bits_MOB_index
      (io_FU_outputs_1_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_1_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (io_FU_outputs_1_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_output_bits_exception
      (io_FU_outputs_1_bits_exception)
  );
  FU_1 FU2 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (/* unused */),
    .io_FU_input_valid
      (FU2_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RDold
      (read_decoded_instructions_2_decoded_instruction_REG_RDold),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_2_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_2_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_2_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_2_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_2_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_2_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_2_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_2_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (read_decoded_instructions_2_decoded_instruction_REG_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_2_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_2_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_2_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_2_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_2_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_2_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_2_decoded_instruction_REG_access_width),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_4),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_5),
    .io_FU_input_bits_fetch_PC                                 (32'h0),
    .io_FU_output_valid                                        (_FU2_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU2_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU2_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (io_FU_outputs_2_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_2_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_2_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_2_bits_branch_valid),
    .io_FU_output_bits_address
      (io_FU_outputs_2_bits_address),
    .io_FU_output_bits_memory_type
      (io_FU_outputs_2_bits_memory_type),
    .io_FU_output_bits_access_width
      (io_FU_outputs_2_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (io_FU_outputs_2_bits_is_unsigned),
    .io_FU_output_bits_wr_data
      (io_FU_outputs_2_bits_wr_data),
    .io_FU_output_bits_MOB_index
      (io_FU_outputs_2_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_2_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (io_FU_outputs_2_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_output_bits_exception
      (io_FU_outputs_2_bits_exception)
  );
  AGU AGU (
    .clock                                             (clock),
    .reset                                             (reset),
    .io_flush                                          (io_flush),
    .io_FU_input_valid                                 (AGU_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_3_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_3_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_3_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_3_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_3_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_3_decoded_instruction_REG_access_width),
    .io_FU_input_bits_RS1_data                         (_INT_PRF_io_rdata_6),
    .io_FU_input_bits_RS2_data                         (_INT_PRF_io_rdata_7),
    .io_FU_output_valid                                (_AGU_io_FU_output_valid),
    .io_FU_output_bits_RD                              (_AGU_io_FU_output_bits_RD),
    .io_FU_output_bits_address                         (_AGU_io_FU_output_bits_address),
    .io_FU_output_bits_memory_type
      (_AGU_io_FU_output_bits_memory_type),
    .io_FU_output_bits_access_width
      (_AGU_io_FU_output_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (_AGU_io_FU_output_bits_is_unsigned),
    .io_FU_output_bits_wr_data                         (_AGU_io_FU_output_bits_wr_data),
    .io_FU_output_bits_MOB_index                       (_AGU_io_FU_output_bits_MOB_index)
  );
  assign io_PC_file_exec_addr = _INT_RS_io_RF_inputs_0_bits_ROB_index;
  assign io_MEMRS_ready_0 = io_MOB_ready_0_0;
  assign io_MEMRS_ready_1 = io_MOB_ready_1_0;
  assign io_MEMRS_ready_2 = io_MOB_ready_2_0;
  assign io_MEMRS_ready_3 = io_MOB_ready_3_0;
  assign io_MOB_ready_0 = io_MOB_ready_0_0;
  assign io_MOB_ready_1 = io_MOB_ready_1_0;
  assign io_MOB_ready_2 = io_MOB_ready_2_0;
  assign io_MOB_ready_3 = io_MOB_ready_3_0;
  assign io_FU_outputs_0_valid = _FU0_io_FU_output_valid;
  assign io_FU_outputs_0_bits_RD = _FU0_io_FU_output_bits_RD;
  assign io_FU_outputs_0_bits_RD_data = _FU0_io_FU_output_bits_RD_data;
  assign io_FU_outputs_0_bits_RD_valid = _FU0_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_1_valid = _FU1_io_FU_output_valid;
  assign io_FU_outputs_1_bits_RD = _FU1_io_FU_output_bits_RD;
  assign io_FU_outputs_1_bits_RD_data = _FU1_io_FU_output_bits_RD_data;
  assign io_FU_outputs_1_bits_RD_valid = _FU1_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_2_valid = _FU2_io_FU_output_valid;
  assign io_FU_outputs_2_bits_RD = _FU2_io_FU_output_bits_RD;
  assign io_FU_outputs_2_bits_RD_data = _FU2_io_FU_output_bits_RD_data;
  assign io_FU_outputs_2_bits_RD_valid = _FU2_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_3_valid = _MOB_io_MOB_output_valid;
  assign io_FU_outputs_3_bits_RD = _MOB_io_MOB_output_bits_RD;
  assign io_FU_outputs_3_bits_RD_data = _MOB_io_MOB_output_bits_RD_data;
  assign io_FU_outputs_3_bits_RD_valid = _MOB_io_MOB_output_bits_RD_valid;
endmodule

module FTQ(
  input         clock,
                reset,
                io_flush,
                io_FU_outputs_0_valid,
                io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [3:0]  io_FU_outputs_0_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_predictions_ready,
  input         io_predictions_valid,
                io_predictions_bits_valid,
  input  [31:0] io_predictions_bits_fetch_PC,
                io_predictions_bits_predicted_PC,
  input  [5:0]  io_predictions_bits_ROB_index,
  input         io_predictions_bits_T_NT,
  input  [2:0]  io_predictions_bits_br_type,
  input  [1:0]  io_predictions_bits_dominant_index,
  input  [31:0] io_predictions_bits_resolved_PC,
  input  [5:0]  io_ROB_index,
  input         io_commit_valid,
  input  [5:0]  io_commit_bits_ROB_index,
  output        io_FTQ_valid,
  output [31:0] io_FTQ_fetch_PC,
                io_FTQ_predicted_PC,
  output        io_FTQ_T_NT,
  output [2:0]  io_FTQ_br_type,
  output [1:0]  io_FTQ_dominant_index,
  output [31:0] io_FTQ_resolved_PC,
  output [3:0]  io_FTQ_index
);

  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  reg               FTQ_0_valid;
  reg  [31:0]       FTQ_0_fetch_PC;
  reg  [31:0]       FTQ_0_predicted_PC;
  reg  [5:0]        FTQ_0_ROB_index;
  reg               FTQ_0_T_NT;
  reg  [2:0]        FTQ_0_br_type;
  reg  [1:0]        FTQ_0_dominant_index;
  reg  [31:0]       FTQ_0_resolved_PC;
  reg               FTQ_1_valid;
  reg  [31:0]       FTQ_1_fetch_PC;
  reg  [31:0]       FTQ_1_predicted_PC;
  reg  [5:0]        FTQ_1_ROB_index;
  reg               FTQ_1_T_NT;
  reg  [2:0]        FTQ_1_br_type;
  reg  [1:0]        FTQ_1_dominant_index;
  reg  [31:0]       FTQ_1_resolved_PC;
  reg               FTQ_2_valid;
  reg  [31:0]       FTQ_2_fetch_PC;
  reg  [31:0]       FTQ_2_predicted_PC;
  reg  [5:0]        FTQ_2_ROB_index;
  reg               FTQ_2_T_NT;
  reg  [2:0]        FTQ_2_br_type;
  reg  [1:0]        FTQ_2_dominant_index;
  reg  [31:0]       FTQ_2_resolved_PC;
  reg               FTQ_3_valid;
  reg  [31:0]       FTQ_3_fetch_PC;
  reg  [31:0]       FTQ_3_predicted_PC;
  reg  [5:0]        FTQ_3_ROB_index;
  reg               FTQ_3_T_NT;
  reg  [2:0]        FTQ_3_br_type;
  reg  [1:0]        FTQ_3_dominant_index;
  reg  [31:0]       FTQ_3_resolved_PC;
  reg               FTQ_4_valid;
  reg  [31:0]       FTQ_4_fetch_PC;
  reg  [31:0]       FTQ_4_predicted_PC;
  reg  [5:0]        FTQ_4_ROB_index;
  reg               FTQ_4_T_NT;
  reg  [2:0]        FTQ_4_br_type;
  reg  [1:0]        FTQ_4_dominant_index;
  reg  [31:0]       FTQ_4_resolved_PC;
  reg               FTQ_5_valid;
  reg  [31:0]       FTQ_5_fetch_PC;
  reg  [31:0]       FTQ_5_predicted_PC;
  reg  [5:0]        FTQ_5_ROB_index;
  reg               FTQ_5_T_NT;
  reg  [2:0]        FTQ_5_br_type;
  reg  [1:0]        FTQ_5_dominant_index;
  reg  [31:0]       FTQ_5_resolved_PC;
  reg               FTQ_6_valid;
  reg  [31:0]       FTQ_6_fetch_PC;
  reg  [31:0]       FTQ_6_predicted_PC;
  reg  [5:0]        FTQ_6_ROB_index;
  reg               FTQ_6_T_NT;
  reg  [2:0]        FTQ_6_br_type;
  reg  [1:0]        FTQ_6_dominant_index;
  reg  [31:0]       FTQ_6_resolved_PC;
  reg               FTQ_7_valid;
  reg  [31:0]       FTQ_7_fetch_PC;
  reg  [31:0]       FTQ_7_predicted_PC;
  reg  [5:0]        FTQ_7_ROB_index;
  reg               FTQ_7_T_NT;
  reg  [2:0]        FTQ_7_br_type;
  reg  [1:0]        FTQ_7_dominant_index;
  reg  [31:0]       FTQ_7_resolved_PC;
  reg               FTQ_8_valid;
  reg  [31:0]       FTQ_8_fetch_PC;
  reg  [31:0]       FTQ_8_predicted_PC;
  reg  [5:0]        FTQ_8_ROB_index;
  reg               FTQ_8_T_NT;
  reg  [2:0]        FTQ_8_br_type;
  reg  [1:0]        FTQ_8_dominant_index;
  reg  [31:0]       FTQ_8_resolved_PC;
  reg               FTQ_9_valid;
  reg  [31:0]       FTQ_9_fetch_PC;
  reg  [31:0]       FTQ_9_predicted_PC;
  reg  [5:0]        FTQ_9_ROB_index;
  reg               FTQ_9_T_NT;
  reg  [2:0]        FTQ_9_br_type;
  reg  [1:0]        FTQ_9_dominant_index;
  reg  [31:0]       FTQ_9_resolved_PC;
  reg               FTQ_10_valid;
  reg  [31:0]       FTQ_10_fetch_PC;
  reg  [31:0]       FTQ_10_predicted_PC;
  reg  [5:0]        FTQ_10_ROB_index;
  reg               FTQ_10_T_NT;
  reg  [2:0]        FTQ_10_br_type;
  reg  [1:0]        FTQ_10_dominant_index;
  reg  [31:0]       FTQ_10_resolved_PC;
  reg               FTQ_11_valid;
  reg  [31:0]       FTQ_11_fetch_PC;
  reg  [31:0]       FTQ_11_predicted_PC;
  reg  [5:0]        FTQ_11_ROB_index;
  reg               FTQ_11_T_NT;
  reg  [2:0]        FTQ_11_br_type;
  reg  [1:0]        FTQ_11_dominant_index;
  reg  [31:0]       FTQ_11_resolved_PC;
  reg               FTQ_12_valid;
  reg  [31:0]       FTQ_12_fetch_PC;
  reg  [31:0]       FTQ_12_predicted_PC;
  reg  [5:0]        FTQ_12_ROB_index;
  reg               FTQ_12_T_NT;
  reg  [2:0]        FTQ_12_br_type;
  reg  [1:0]        FTQ_12_dominant_index;
  reg  [31:0]       FTQ_12_resolved_PC;
  reg               FTQ_13_valid;
  reg  [31:0]       FTQ_13_fetch_PC;
  reg  [31:0]       FTQ_13_predicted_PC;
  reg  [5:0]        FTQ_13_ROB_index;
  reg               FTQ_13_T_NT;
  reg  [2:0]        FTQ_13_br_type;
  reg  [1:0]        FTQ_13_dominant_index;
  reg  [31:0]       FTQ_13_resolved_PC;
  reg               FTQ_14_valid;
  reg  [31:0]       FTQ_14_fetch_PC;
  reg  [31:0]       FTQ_14_predicted_PC;
  reg  [5:0]        FTQ_14_ROB_index;
  reg               FTQ_14_T_NT;
  reg  [2:0]        FTQ_14_br_type;
  reg  [1:0]        FTQ_14_dominant_index;
  reg  [31:0]       FTQ_14_resolved_PC;
  reg               FTQ_15_valid;
  reg  [31:0]       FTQ_15_fetch_PC;
  reg  [31:0]       FTQ_15_predicted_PC;
  reg  [5:0]        FTQ_15_ROB_index;
  reg               FTQ_15_T_NT;
  reg  [2:0]        FTQ_15_br_type;
  reg  [1:0]        FTQ_15_dominant_index;
  reg  [31:0]       FTQ_15_resolved_PC;
  wire [15:0][1:0]  _GEN =
    {{FTQ_15_dominant_index},
     {FTQ_14_dominant_index},
     {FTQ_13_dominant_index},
     {FTQ_12_dominant_index},
     {FTQ_11_dominant_index},
     {FTQ_10_dominant_index},
     {FTQ_9_dominant_index},
     {FTQ_8_dominant_index},
     {FTQ_7_dominant_index},
     {FTQ_6_dominant_index},
     {FTQ_5_dominant_index},
     {FTQ_4_dominant_index},
     {FTQ_3_dominant_index},
     {FTQ_2_dominant_index},
     {FTQ_1_dominant_index},
     {FTQ_0_dominant_index}};
  wire [15:0]       _GEN_0 =
    {{FTQ_15_valid},
     {FTQ_14_valid},
     {FTQ_13_valid},
     {FTQ_12_valid},
     {FTQ_11_valid},
     {FTQ_10_valid},
     {FTQ_9_valid},
     {FTQ_8_valid},
     {FTQ_7_valid},
     {FTQ_6_valid},
     {FTQ_5_valid},
     {FTQ_4_valid},
     {FTQ_3_valid},
     {FTQ_2_valid},
     {FTQ_1_valid},
     {FTQ_0_valid}};
  wire [15:0][31:0] _GEN_1 =
    {{FTQ_15_fetch_PC},
     {FTQ_14_fetch_PC},
     {FTQ_13_fetch_PC},
     {FTQ_12_fetch_PC},
     {FTQ_11_fetch_PC},
     {FTQ_10_fetch_PC},
     {FTQ_9_fetch_PC},
     {FTQ_8_fetch_PC},
     {FTQ_7_fetch_PC},
     {FTQ_6_fetch_PC},
     {FTQ_5_fetch_PC},
     {FTQ_4_fetch_PC},
     {FTQ_3_fetch_PC},
     {FTQ_2_fetch_PC},
     {FTQ_1_fetch_PC},
     {FTQ_0_fetch_PC}};
  wire [15:0][31:0] _GEN_2 =
    {{FTQ_15_predicted_PC},
     {FTQ_14_predicted_PC},
     {FTQ_13_predicted_PC},
     {FTQ_12_predicted_PC},
     {FTQ_11_predicted_PC},
     {FTQ_10_predicted_PC},
     {FTQ_9_predicted_PC},
     {FTQ_8_predicted_PC},
     {FTQ_7_predicted_PC},
     {FTQ_6_predicted_PC},
     {FTQ_5_predicted_PC},
     {FTQ_4_predicted_PC},
     {FTQ_3_predicted_PC},
     {FTQ_2_predicted_PC},
     {FTQ_1_predicted_PC},
     {FTQ_0_predicted_PC}};
  wire [15:0][5:0]  _GEN_3 =
    {{FTQ_15_ROB_index},
     {FTQ_14_ROB_index},
     {FTQ_13_ROB_index},
     {FTQ_12_ROB_index},
     {FTQ_11_ROB_index},
     {FTQ_10_ROB_index},
     {FTQ_9_ROB_index},
     {FTQ_8_ROB_index},
     {FTQ_7_ROB_index},
     {FTQ_6_ROB_index},
     {FTQ_5_ROB_index},
     {FTQ_4_ROB_index},
     {FTQ_3_ROB_index},
     {FTQ_2_ROB_index},
     {FTQ_1_ROB_index},
     {FTQ_0_ROB_index}};
  wire [15:0]       _GEN_4 =
    {{FTQ_15_T_NT},
     {FTQ_14_T_NT},
     {FTQ_13_T_NT},
     {FTQ_12_T_NT},
     {FTQ_11_T_NT},
     {FTQ_10_T_NT},
     {FTQ_9_T_NT},
     {FTQ_8_T_NT},
     {FTQ_7_T_NT},
     {FTQ_6_T_NT},
     {FTQ_5_T_NT},
     {FTQ_4_T_NT},
     {FTQ_3_T_NT},
     {FTQ_2_T_NT},
     {FTQ_1_T_NT},
     {FTQ_0_T_NT}};
  wire [15:0][2:0]  _GEN_5 =
    {{FTQ_15_br_type},
     {FTQ_14_br_type},
     {FTQ_13_br_type},
     {FTQ_12_br_type},
     {FTQ_11_br_type},
     {FTQ_10_br_type},
     {FTQ_9_br_type},
     {FTQ_8_br_type},
     {FTQ_7_br_type},
     {FTQ_6_br_type},
     {FTQ_5_br_type},
     {FTQ_4_br_type},
     {FTQ_3_br_type},
     {FTQ_2_br_type},
     {FTQ_1_br_type},
     {FTQ_0_br_type}};
  wire [15:0][31:0] _GEN_6 =
    {{FTQ_15_resolved_PC},
     {FTQ_14_resolved_PC},
     {FTQ_13_resolved_PC},
     {FTQ_12_resolved_PC},
     {FTQ_11_resolved_PC},
     {FTQ_10_resolved_PC},
     {FTQ_9_resolved_PC},
     {FTQ_8_resolved_PC},
     {FTQ_7_resolved_PC},
     {FTQ_6_resolved_PC},
     {FTQ_5_resolved_PC},
     {FTQ_4_resolved_PC},
     {FTQ_3_resolved_PC},
     {FTQ_2_resolved_PC},
     {FTQ_1_resolved_PC},
     {FTQ_0_resolved_PC}};
  wire              dq =
    _GEN_0[front_index] & io_commit_valid
    & _GEN_3[front_index] == io_commit_bits_ROB_index;
  wire              full =
    front_pointer[4] != back_pointer[4] & front_index == back_index;
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
      FTQ_0_valid <= 1'h0;
      FTQ_0_fetch_PC <= 32'h0;
      FTQ_0_predicted_PC <= 32'h0;
      FTQ_0_ROB_index <= 6'h0;
      FTQ_0_T_NT <= 1'h0;
      FTQ_0_br_type <= 3'h0;
      FTQ_0_dominant_index <= 2'h0;
      FTQ_0_resolved_PC <= 32'h0;
      FTQ_1_valid <= 1'h0;
      FTQ_1_fetch_PC <= 32'h0;
      FTQ_1_predicted_PC <= 32'h0;
      FTQ_1_ROB_index <= 6'h0;
      FTQ_1_T_NT <= 1'h0;
      FTQ_1_br_type <= 3'h0;
      FTQ_1_dominant_index <= 2'h0;
      FTQ_1_resolved_PC <= 32'h0;
      FTQ_2_valid <= 1'h0;
      FTQ_2_fetch_PC <= 32'h0;
      FTQ_2_predicted_PC <= 32'h0;
      FTQ_2_ROB_index <= 6'h0;
      FTQ_2_T_NT <= 1'h0;
      FTQ_2_br_type <= 3'h0;
      FTQ_2_dominant_index <= 2'h0;
      FTQ_2_resolved_PC <= 32'h0;
      FTQ_3_valid <= 1'h0;
      FTQ_3_fetch_PC <= 32'h0;
      FTQ_3_predicted_PC <= 32'h0;
      FTQ_3_ROB_index <= 6'h0;
      FTQ_3_T_NT <= 1'h0;
      FTQ_3_br_type <= 3'h0;
      FTQ_3_dominant_index <= 2'h0;
      FTQ_3_resolved_PC <= 32'h0;
      FTQ_4_valid <= 1'h0;
      FTQ_4_fetch_PC <= 32'h0;
      FTQ_4_predicted_PC <= 32'h0;
      FTQ_4_ROB_index <= 6'h0;
      FTQ_4_T_NT <= 1'h0;
      FTQ_4_br_type <= 3'h0;
      FTQ_4_dominant_index <= 2'h0;
      FTQ_4_resolved_PC <= 32'h0;
      FTQ_5_valid <= 1'h0;
      FTQ_5_fetch_PC <= 32'h0;
      FTQ_5_predicted_PC <= 32'h0;
      FTQ_5_ROB_index <= 6'h0;
      FTQ_5_T_NT <= 1'h0;
      FTQ_5_br_type <= 3'h0;
      FTQ_5_dominant_index <= 2'h0;
      FTQ_5_resolved_PC <= 32'h0;
      FTQ_6_valid <= 1'h0;
      FTQ_6_fetch_PC <= 32'h0;
      FTQ_6_predicted_PC <= 32'h0;
      FTQ_6_ROB_index <= 6'h0;
      FTQ_6_T_NT <= 1'h0;
      FTQ_6_br_type <= 3'h0;
      FTQ_6_dominant_index <= 2'h0;
      FTQ_6_resolved_PC <= 32'h0;
      FTQ_7_valid <= 1'h0;
      FTQ_7_fetch_PC <= 32'h0;
      FTQ_7_predicted_PC <= 32'h0;
      FTQ_7_ROB_index <= 6'h0;
      FTQ_7_T_NT <= 1'h0;
      FTQ_7_br_type <= 3'h0;
      FTQ_7_dominant_index <= 2'h0;
      FTQ_7_resolved_PC <= 32'h0;
      FTQ_8_valid <= 1'h0;
      FTQ_8_fetch_PC <= 32'h0;
      FTQ_8_predicted_PC <= 32'h0;
      FTQ_8_ROB_index <= 6'h0;
      FTQ_8_T_NT <= 1'h0;
      FTQ_8_br_type <= 3'h0;
      FTQ_8_dominant_index <= 2'h0;
      FTQ_8_resolved_PC <= 32'h0;
      FTQ_9_valid <= 1'h0;
      FTQ_9_fetch_PC <= 32'h0;
      FTQ_9_predicted_PC <= 32'h0;
      FTQ_9_ROB_index <= 6'h0;
      FTQ_9_T_NT <= 1'h0;
      FTQ_9_br_type <= 3'h0;
      FTQ_9_dominant_index <= 2'h0;
      FTQ_9_resolved_PC <= 32'h0;
      FTQ_10_valid <= 1'h0;
      FTQ_10_fetch_PC <= 32'h0;
      FTQ_10_predicted_PC <= 32'h0;
      FTQ_10_ROB_index <= 6'h0;
      FTQ_10_T_NT <= 1'h0;
      FTQ_10_br_type <= 3'h0;
      FTQ_10_dominant_index <= 2'h0;
      FTQ_10_resolved_PC <= 32'h0;
      FTQ_11_valid <= 1'h0;
      FTQ_11_fetch_PC <= 32'h0;
      FTQ_11_predicted_PC <= 32'h0;
      FTQ_11_ROB_index <= 6'h0;
      FTQ_11_T_NT <= 1'h0;
      FTQ_11_br_type <= 3'h0;
      FTQ_11_dominant_index <= 2'h0;
      FTQ_11_resolved_PC <= 32'h0;
      FTQ_12_valid <= 1'h0;
      FTQ_12_fetch_PC <= 32'h0;
      FTQ_12_predicted_PC <= 32'h0;
      FTQ_12_ROB_index <= 6'h0;
      FTQ_12_T_NT <= 1'h0;
      FTQ_12_br_type <= 3'h0;
      FTQ_12_dominant_index <= 2'h0;
      FTQ_12_resolved_PC <= 32'h0;
      FTQ_13_valid <= 1'h0;
      FTQ_13_fetch_PC <= 32'h0;
      FTQ_13_predicted_PC <= 32'h0;
      FTQ_13_ROB_index <= 6'h0;
      FTQ_13_T_NT <= 1'h0;
      FTQ_13_br_type <= 3'h0;
      FTQ_13_dominant_index <= 2'h0;
      FTQ_13_resolved_PC <= 32'h0;
      FTQ_14_valid <= 1'h0;
      FTQ_14_fetch_PC <= 32'h0;
      FTQ_14_predicted_PC <= 32'h0;
      FTQ_14_ROB_index <= 6'h0;
      FTQ_14_T_NT <= 1'h0;
      FTQ_14_br_type <= 3'h0;
      FTQ_14_dominant_index <= 2'h0;
      FTQ_14_resolved_PC <= 32'h0;
      FTQ_15_valid <= 1'h0;
      FTQ_15_fetch_PC <= 32'h0;
      FTQ_15_predicted_PC <= 32'h0;
      FTQ_15_ROB_index <= 6'h0;
      FTQ_15_T_NT <= 1'h0;
      FTQ_15_br_type <= 3'h0;
      FTQ_15_dominant_index <= 2'h0;
      FTQ_15_resolved_PC <= 32'h0;
    end
    else begin
      automatic logic _GEN_7;
      automatic logic _GEN_8;
      automatic logic _GEN_9;
      automatic logic _GEN_10;
      automatic logic _GEN_11;
      automatic logic _GEN_12;
      automatic logic _GEN_13;
      automatic logic _GEN_14;
      automatic logic _GEN_15;
      automatic logic _GEN_16;
      automatic logic _GEN_17;
      automatic logic _GEN_18;
      automatic logic _GEN_19;
      automatic logic _GEN_20;
      automatic logic _GEN_21;
      automatic logic _GEN_22;
      automatic logic _GEN_23;
      automatic logic _GEN_24;
      automatic logic _GEN_25;
      automatic logic _GEN_26;
      automatic logic _GEN_27;
      automatic logic _GEN_28;
      automatic logic _GEN_29;
      automatic logic _GEN_30;
      automatic logic _GEN_31;
      automatic logic _GEN_32;
      automatic logic _GEN_33;
      automatic logic _GEN_34;
      automatic logic _GEN_35;
      automatic logic _GEN_36;
      automatic logic _GEN_37;
      automatic logic _GEN_38;
      automatic logic _GEN_39 =
        io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= _GEN[io_FU_outputs_0_bits_FTQ_index]
        & io_FU_outputs_0_bits_branch_taken;
      automatic logic _GEN_40;
      automatic logic _GEN_41;
      automatic logic _GEN_42;
      automatic logic _GEN_43;
      automatic logic _GEN_44;
      automatic logic _GEN_45;
      automatic logic _GEN_46;
      automatic logic _GEN_47;
      automatic logic _GEN_48;
      automatic logic _GEN_49;
      automatic logic _GEN_50;
      automatic logic _GEN_51;
      automatic logic _GEN_52;
      automatic logic _GEN_53;
      automatic logic _GEN_54;
      automatic logic _GEN_55;
      automatic logic _GEN_56 = io_flush | dq & front_index == 4'h0;
      automatic logic _GEN_57 = io_flush | dq & front_index == 4'h1;
      automatic logic _GEN_58 = io_flush | dq & front_index == 4'h2;
      automatic logic _GEN_59 = io_flush | dq & front_index == 4'h3;
      automatic logic _GEN_60 = io_flush | dq & front_index == 4'h4;
      automatic logic _GEN_61 = io_flush | dq & front_index == 4'h5;
      automatic logic _GEN_62 = io_flush | dq & front_index == 4'h6;
      automatic logic _GEN_63 = io_flush | dq & front_index == 4'h7;
      automatic logic _GEN_64 = io_flush | dq & front_index == 4'h8;
      automatic logic _GEN_65 = io_flush | dq & front_index == 4'h9;
      automatic logic _GEN_66 = io_flush | dq & front_index == 4'hA;
      automatic logic _GEN_67 = io_flush | dq & front_index == 4'hB;
      automatic logic _GEN_68 = io_flush | dq & front_index == 4'hC;
      automatic logic _GEN_69 = io_flush | dq & front_index == 4'hD;
      automatic logic _GEN_70 = io_flush | dq & front_index == 4'hE;
      automatic logic _GEN_71 = io_flush | dq & (&front_index);
      _GEN_7 = io_predictions_valid & ~full;
      _GEN_8 = back_index == 4'h0;
      _GEN_9 = _GEN_7 & _GEN_8;
      _GEN_10 = back_index == 4'h1;
      _GEN_11 = _GEN_7 & _GEN_10;
      _GEN_12 = back_index == 4'h2;
      _GEN_13 = _GEN_7 & _GEN_12;
      _GEN_14 = back_index == 4'h3;
      _GEN_15 = _GEN_7 & _GEN_14;
      _GEN_16 = back_index == 4'h4;
      _GEN_17 = _GEN_7 & _GEN_16;
      _GEN_18 = back_index == 4'h5;
      _GEN_19 = _GEN_7 & _GEN_18;
      _GEN_20 = back_index == 4'h6;
      _GEN_21 = _GEN_7 & _GEN_20;
      _GEN_22 = back_index == 4'h7;
      _GEN_23 = _GEN_7 & _GEN_22;
      _GEN_24 = back_index == 4'h8;
      _GEN_25 = _GEN_7 & _GEN_24;
      _GEN_26 = back_index == 4'h9;
      _GEN_27 = _GEN_7 & _GEN_26;
      _GEN_28 = back_index == 4'hA;
      _GEN_29 = _GEN_7 & _GEN_28;
      _GEN_30 = back_index == 4'hB;
      _GEN_31 = _GEN_7 & _GEN_30;
      _GEN_32 = back_index == 4'hC;
      _GEN_33 = _GEN_7 & _GEN_32;
      _GEN_34 = back_index == 4'hD;
      _GEN_35 = _GEN_7 & _GEN_34;
      _GEN_36 = back_index == 4'hE;
      _GEN_37 = _GEN_7 & _GEN_36;
      _GEN_38 = _GEN_7 & (&back_index);
      _GEN_40 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h0;
      _GEN_41 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h1;
      _GEN_42 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h2;
      _GEN_43 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h3;
      _GEN_44 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h4;
      _GEN_45 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h5;
      _GEN_46 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h6;
      _GEN_47 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h7;
      _GEN_48 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h8;
      _GEN_49 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'h9;
      _GEN_50 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hA;
      _GEN_51 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hB;
      _GEN_52 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hC;
      _GEN_53 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hD;
      _GEN_54 = _GEN_39 & io_FU_outputs_0_bits_FTQ_index == 4'hE;
      _GEN_55 = _GEN_39 & (&io_FU_outputs_0_bits_FTQ_index);
      if (io_flush) begin
        front_pointer <= 5'h0;
        back_pointer <= 5'h0;
      end
      else begin
        if (dq)
          front_pointer <= front_pointer + 5'h1;
        if (_GEN_7)
          back_pointer <= back_pointer + 5'h1;
      end
      FTQ_0_valid <=
        ~_GEN_56
        & (_GEN_7
             ? _GEN_8 | (_GEN_8 ? io_predictions_bits_valid : FTQ_0_valid)
             : FTQ_0_valid);
      if (_GEN_56) begin
        FTQ_0_fetch_PC <= 32'h0;
        FTQ_0_predicted_PC <= 32'h0;
        FTQ_0_ROB_index <= 6'h0;
        FTQ_0_br_type <= 3'h0;
        FTQ_0_dominant_index <= 2'h0;
        FTQ_0_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_9) begin
          FTQ_0_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_0_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_0_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_8)
          FTQ_0_ROB_index <= io_ROB_index;
        if (_GEN_40) begin
          FTQ_0_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_0_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_9) begin
          FTQ_0_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_0_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_0_T_NT <=
        ~_GEN_56 & (_GEN_40 | (_GEN_9 ? io_predictions_bits_T_NT : FTQ_0_T_NT));
      FTQ_1_valid <=
        ~_GEN_57
        & (_GEN_7
             ? _GEN_10 | (_GEN_10 ? io_predictions_bits_valid : FTQ_1_valid)
             : FTQ_1_valid);
      if (_GEN_57) begin
        FTQ_1_fetch_PC <= 32'h0;
        FTQ_1_predicted_PC <= 32'h0;
        FTQ_1_ROB_index <= 6'h0;
        FTQ_1_br_type <= 3'h0;
        FTQ_1_dominant_index <= 2'h0;
        FTQ_1_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_11) begin
          FTQ_1_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_1_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_1_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_10)
          FTQ_1_ROB_index <= io_ROB_index;
        if (_GEN_41) begin
          FTQ_1_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_1_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_11) begin
          FTQ_1_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_1_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_1_T_NT <=
        ~_GEN_57 & (_GEN_41 | (_GEN_11 ? io_predictions_bits_T_NT : FTQ_1_T_NT));
      FTQ_2_valid <=
        ~_GEN_58
        & (_GEN_7
             ? _GEN_12 | (_GEN_12 ? io_predictions_bits_valid : FTQ_2_valid)
             : FTQ_2_valid);
      if (_GEN_58) begin
        FTQ_2_fetch_PC <= 32'h0;
        FTQ_2_predicted_PC <= 32'h0;
        FTQ_2_ROB_index <= 6'h0;
        FTQ_2_br_type <= 3'h0;
        FTQ_2_dominant_index <= 2'h0;
        FTQ_2_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_13) begin
          FTQ_2_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_2_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_2_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_12)
          FTQ_2_ROB_index <= io_ROB_index;
        if (_GEN_42) begin
          FTQ_2_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_2_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_13) begin
          FTQ_2_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_2_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_2_T_NT <=
        ~_GEN_58 & (_GEN_42 | (_GEN_13 ? io_predictions_bits_T_NT : FTQ_2_T_NT));
      FTQ_3_valid <=
        ~_GEN_59
        & (_GEN_7
             ? _GEN_14 | (_GEN_14 ? io_predictions_bits_valid : FTQ_3_valid)
             : FTQ_3_valid);
      if (_GEN_59) begin
        FTQ_3_fetch_PC <= 32'h0;
        FTQ_3_predicted_PC <= 32'h0;
        FTQ_3_ROB_index <= 6'h0;
        FTQ_3_br_type <= 3'h0;
        FTQ_3_dominant_index <= 2'h0;
        FTQ_3_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_15) begin
          FTQ_3_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_3_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_3_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_14)
          FTQ_3_ROB_index <= io_ROB_index;
        if (_GEN_43) begin
          FTQ_3_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_3_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_15) begin
          FTQ_3_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_3_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_3_T_NT <=
        ~_GEN_59 & (_GEN_43 | (_GEN_15 ? io_predictions_bits_T_NT : FTQ_3_T_NT));
      FTQ_4_valid <=
        ~_GEN_60
        & (_GEN_7
             ? _GEN_16 | (_GEN_16 ? io_predictions_bits_valid : FTQ_4_valid)
             : FTQ_4_valid);
      if (_GEN_60) begin
        FTQ_4_fetch_PC <= 32'h0;
        FTQ_4_predicted_PC <= 32'h0;
        FTQ_4_ROB_index <= 6'h0;
        FTQ_4_br_type <= 3'h0;
        FTQ_4_dominant_index <= 2'h0;
        FTQ_4_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_17) begin
          FTQ_4_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_4_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_4_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_16)
          FTQ_4_ROB_index <= io_ROB_index;
        if (_GEN_44) begin
          FTQ_4_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_4_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_17) begin
          FTQ_4_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_4_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_4_T_NT <=
        ~_GEN_60 & (_GEN_44 | (_GEN_17 ? io_predictions_bits_T_NT : FTQ_4_T_NT));
      FTQ_5_valid <=
        ~_GEN_61
        & (_GEN_7
             ? _GEN_18 | (_GEN_18 ? io_predictions_bits_valid : FTQ_5_valid)
             : FTQ_5_valid);
      if (_GEN_61) begin
        FTQ_5_fetch_PC <= 32'h0;
        FTQ_5_predicted_PC <= 32'h0;
        FTQ_5_ROB_index <= 6'h0;
        FTQ_5_br_type <= 3'h0;
        FTQ_5_dominant_index <= 2'h0;
        FTQ_5_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_19) begin
          FTQ_5_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_5_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_5_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_18)
          FTQ_5_ROB_index <= io_ROB_index;
        if (_GEN_45) begin
          FTQ_5_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_5_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_19) begin
          FTQ_5_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_5_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_5_T_NT <=
        ~_GEN_61 & (_GEN_45 | (_GEN_19 ? io_predictions_bits_T_NT : FTQ_5_T_NT));
      FTQ_6_valid <=
        ~_GEN_62
        & (_GEN_7
             ? _GEN_20 | (_GEN_20 ? io_predictions_bits_valid : FTQ_6_valid)
             : FTQ_6_valid);
      if (_GEN_62) begin
        FTQ_6_fetch_PC <= 32'h0;
        FTQ_6_predicted_PC <= 32'h0;
        FTQ_6_ROB_index <= 6'h0;
        FTQ_6_br_type <= 3'h0;
        FTQ_6_dominant_index <= 2'h0;
        FTQ_6_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_21) begin
          FTQ_6_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_6_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_6_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_20)
          FTQ_6_ROB_index <= io_ROB_index;
        if (_GEN_46) begin
          FTQ_6_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_6_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_21) begin
          FTQ_6_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_6_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_6_T_NT <=
        ~_GEN_62 & (_GEN_46 | (_GEN_21 ? io_predictions_bits_T_NT : FTQ_6_T_NT));
      FTQ_7_valid <=
        ~_GEN_63
        & (_GEN_7
             ? _GEN_22 | (_GEN_22 ? io_predictions_bits_valid : FTQ_7_valid)
             : FTQ_7_valid);
      if (_GEN_63) begin
        FTQ_7_fetch_PC <= 32'h0;
        FTQ_7_predicted_PC <= 32'h0;
        FTQ_7_ROB_index <= 6'h0;
        FTQ_7_br_type <= 3'h0;
        FTQ_7_dominant_index <= 2'h0;
        FTQ_7_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_23) begin
          FTQ_7_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_7_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_7_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_22)
          FTQ_7_ROB_index <= io_ROB_index;
        if (_GEN_47) begin
          FTQ_7_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_7_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_23) begin
          FTQ_7_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_7_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_7_T_NT <=
        ~_GEN_63 & (_GEN_47 | (_GEN_23 ? io_predictions_bits_T_NT : FTQ_7_T_NT));
      FTQ_8_valid <=
        ~_GEN_64
        & (_GEN_7
             ? _GEN_24 | (_GEN_24 ? io_predictions_bits_valid : FTQ_8_valid)
             : FTQ_8_valid);
      if (_GEN_64) begin
        FTQ_8_fetch_PC <= 32'h0;
        FTQ_8_predicted_PC <= 32'h0;
        FTQ_8_ROB_index <= 6'h0;
        FTQ_8_br_type <= 3'h0;
        FTQ_8_dominant_index <= 2'h0;
        FTQ_8_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_25) begin
          FTQ_8_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_8_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_8_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_24)
          FTQ_8_ROB_index <= io_ROB_index;
        if (_GEN_48) begin
          FTQ_8_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_8_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_25) begin
          FTQ_8_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_8_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_8_T_NT <=
        ~_GEN_64 & (_GEN_48 | (_GEN_25 ? io_predictions_bits_T_NT : FTQ_8_T_NT));
      FTQ_9_valid <=
        ~_GEN_65
        & (_GEN_7
             ? _GEN_26 | (_GEN_26 ? io_predictions_bits_valid : FTQ_9_valid)
             : FTQ_9_valid);
      if (_GEN_65) begin
        FTQ_9_fetch_PC <= 32'h0;
        FTQ_9_predicted_PC <= 32'h0;
        FTQ_9_ROB_index <= 6'h0;
        FTQ_9_br_type <= 3'h0;
        FTQ_9_dominant_index <= 2'h0;
        FTQ_9_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_27) begin
          FTQ_9_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_9_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_9_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_26)
          FTQ_9_ROB_index <= io_ROB_index;
        if (_GEN_49) begin
          FTQ_9_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_9_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_27) begin
          FTQ_9_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_9_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_9_T_NT <=
        ~_GEN_65 & (_GEN_49 | (_GEN_27 ? io_predictions_bits_T_NT : FTQ_9_T_NT));
      FTQ_10_valid <=
        ~_GEN_66
        & (_GEN_7
             ? _GEN_28 | (_GEN_28 ? io_predictions_bits_valid : FTQ_10_valid)
             : FTQ_10_valid);
      if (_GEN_66) begin
        FTQ_10_fetch_PC <= 32'h0;
        FTQ_10_predicted_PC <= 32'h0;
        FTQ_10_ROB_index <= 6'h0;
        FTQ_10_br_type <= 3'h0;
        FTQ_10_dominant_index <= 2'h0;
        FTQ_10_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_29) begin
          FTQ_10_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_10_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_10_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_28)
          FTQ_10_ROB_index <= io_ROB_index;
        if (_GEN_50) begin
          FTQ_10_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_10_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_29) begin
          FTQ_10_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_10_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_10_T_NT <=
        ~_GEN_66 & (_GEN_50 | (_GEN_29 ? io_predictions_bits_T_NT : FTQ_10_T_NT));
      FTQ_11_valid <=
        ~_GEN_67
        & (_GEN_7
             ? _GEN_30 | (_GEN_30 ? io_predictions_bits_valid : FTQ_11_valid)
             : FTQ_11_valid);
      if (_GEN_67) begin
        FTQ_11_fetch_PC <= 32'h0;
        FTQ_11_predicted_PC <= 32'h0;
        FTQ_11_ROB_index <= 6'h0;
        FTQ_11_br_type <= 3'h0;
        FTQ_11_dominant_index <= 2'h0;
        FTQ_11_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_31) begin
          FTQ_11_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_11_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_11_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_30)
          FTQ_11_ROB_index <= io_ROB_index;
        if (_GEN_51) begin
          FTQ_11_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_11_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_31) begin
          FTQ_11_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_11_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_11_T_NT <=
        ~_GEN_67 & (_GEN_51 | (_GEN_31 ? io_predictions_bits_T_NT : FTQ_11_T_NT));
      FTQ_12_valid <=
        ~_GEN_68
        & (_GEN_7
             ? _GEN_32 | (_GEN_32 ? io_predictions_bits_valid : FTQ_12_valid)
             : FTQ_12_valid);
      if (_GEN_68) begin
        FTQ_12_fetch_PC <= 32'h0;
        FTQ_12_predicted_PC <= 32'h0;
        FTQ_12_ROB_index <= 6'h0;
        FTQ_12_br_type <= 3'h0;
        FTQ_12_dominant_index <= 2'h0;
        FTQ_12_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_33) begin
          FTQ_12_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_12_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_12_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_32)
          FTQ_12_ROB_index <= io_ROB_index;
        if (_GEN_52) begin
          FTQ_12_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_12_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_33) begin
          FTQ_12_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_12_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_12_T_NT <=
        ~_GEN_68 & (_GEN_52 | (_GEN_33 ? io_predictions_bits_T_NT : FTQ_12_T_NT));
      FTQ_13_valid <=
        ~_GEN_69
        & (_GEN_7
             ? _GEN_34 | (_GEN_34 ? io_predictions_bits_valid : FTQ_13_valid)
             : FTQ_13_valid);
      if (_GEN_69) begin
        FTQ_13_fetch_PC <= 32'h0;
        FTQ_13_predicted_PC <= 32'h0;
        FTQ_13_ROB_index <= 6'h0;
        FTQ_13_br_type <= 3'h0;
        FTQ_13_dominant_index <= 2'h0;
        FTQ_13_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_35) begin
          FTQ_13_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_13_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_13_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_34)
          FTQ_13_ROB_index <= io_ROB_index;
        if (_GEN_53) begin
          FTQ_13_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_13_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_35) begin
          FTQ_13_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_13_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_13_T_NT <=
        ~_GEN_69 & (_GEN_53 | (_GEN_35 ? io_predictions_bits_T_NT : FTQ_13_T_NT));
      FTQ_14_valid <=
        ~_GEN_70
        & (_GEN_7
             ? _GEN_36 | (_GEN_36 ? io_predictions_bits_valid : FTQ_14_valid)
             : FTQ_14_valid);
      if (_GEN_70) begin
        FTQ_14_fetch_PC <= 32'h0;
        FTQ_14_predicted_PC <= 32'h0;
        FTQ_14_ROB_index <= 6'h0;
        FTQ_14_br_type <= 3'h0;
        FTQ_14_dominant_index <= 2'h0;
        FTQ_14_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_37) begin
          FTQ_14_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_14_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_14_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & _GEN_36)
          FTQ_14_ROB_index <= io_ROB_index;
        if (_GEN_54) begin
          FTQ_14_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_14_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_37) begin
          FTQ_14_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_14_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_14_T_NT <=
        ~_GEN_70 & (_GEN_54 | (_GEN_37 ? io_predictions_bits_T_NT : FTQ_14_T_NT));
      FTQ_15_valid <=
        ~_GEN_71
        & (_GEN_7
             ? (&back_index) | ((&back_index) ? io_predictions_bits_valid : FTQ_15_valid)
             : FTQ_15_valid);
      if (_GEN_71) begin
        FTQ_15_fetch_PC <= 32'h0;
        FTQ_15_predicted_PC <= 32'h0;
        FTQ_15_ROB_index <= 6'h0;
        FTQ_15_br_type <= 3'h0;
        FTQ_15_dominant_index <= 2'h0;
        FTQ_15_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_38) begin
          FTQ_15_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_15_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_15_br_type <= io_predictions_bits_br_type;
        end
        if (_GEN_7 & (&back_index))
          FTQ_15_ROB_index <= io_ROB_index;
        if (_GEN_55) begin
          FTQ_15_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_15_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_38) begin
          FTQ_15_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_15_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_15_T_NT <=
        ~_GEN_71 & (_GEN_55 | (_GEN_38 ? io_predictions_bits_T_NT : FTQ_15_T_NT));
    end
  end // always @(posedge)
  assign io_predictions_ready = ~full;
  assign io_FTQ_valid = _GEN_0[front_index];
  assign io_FTQ_fetch_PC = _GEN_1[front_index];
  assign io_FTQ_predicted_PC = _GEN_2[front_index];
  assign io_FTQ_T_NT = _GEN_4[front_index];
  assign io_FTQ_br_type = _GEN_5[front_index];
  assign io_FTQ_dominant_index = _GEN[front_index];
  assign io_FTQ_resolved_PC = _GEN_6[front_index];
  assign io_FTQ_index = back_index;
endmodule

// VCS coverage exclude_file
module mem_64x70(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [69:0] R0_data,
  input  [5:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [69:0] R1_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [69:0] W0_data
);

  reg [69:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [5:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 70'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 70'bx;
endmodule

module ROB_shared_mem(
  input         clock,
  input  [5:0]  io_addrA,
  input  [31:0] io_writeDataA_fetch_PC,
  input  [7:0]  io_writeDataA_free_list_front_pointer,
  input  [15:0] io_writeDataA_GHR,
  input  [6:0]  io_writeDataA_NEXT,
                io_writeDataA_TOS,
  input         io_writeEnableA,
  input  [5:0]  io_addrB,
  output [31:0] io_readDataB_fetch_PC,
  output [7:0]  io_readDataB_free_list_front_pointer,
  output [15:0] io_readDataB_GHR,
  output [6:0]  io_readDataB_NEXT,
                io_readDataB_TOS,
  input  [5:0]  io_addrC,
  output [31:0] io_readDataC_fetch_PC
);

  wire [69:0] _mem_ext_R0_data;
  wire [69:0] _mem_ext_R1_data;
  mem_64x70 mem_ext (
    .R0_addr (io_addrC),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrB),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrA),
    .W0_en   (io_writeEnableA),
    .W0_clk  (clock),
    .W0_data
      ({io_writeDataA_TOS,
        io_writeDataA_NEXT,
        io_writeDataA_GHR,
        io_writeDataA_free_list_front_pointer,
        io_writeDataA_fetch_PC})
  );
  assign io_readDataB_fetch_PC = _mem_ext_R1_data[31:0];
  assign io_readDataB_free_list_front_pointer = _mem_ext_R1_data[39:32];
  assign io_readDataB_GHR = _mem_ext_R1_data[55:40];
  assign io_readDataB_NEXT = _mem_ext_R1_data[62:56];
  assign io_readDataB_TOS = _mem_ext_R1_data[69:63];
  assign io_readDataC_fetch_PC = _mem_ext_R0_data[31:0];
endmodule

// VCS coverage exclude_file
module mem_64x2(
  input  [5:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [5:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data,
  input  [5:0] W1_addr,
  input        W1_en,
               W1_clk,
  input  [1:0] W1_data,
  input  [5:0] W2_addr,
  input        W2_en,
               W2_clk,
  input  [1:0] W2_data,
  input  [5:0] W3_addr,
  input        W3_en,
               W3_clk,
  input  [1:0] W3_data,
  input  [5:0] W4_addr,
  input        W4_en,
               W4_clk,
  input  [1:0] W4_data
);

  reg [1:0] Memory[0:63];
  reg       _R0_en_d0;
  reg [5:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
    if (W2_en & 1'h1)
      Memory[W2_addr] <= W2_data;
    if (W3_en & 1'h1)
      Memory[W3_addr] <= W3_data;
    if (W4_en & 1'h1)
      Memory[W4_addr] <= W4_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
endmodule

module ROB_WB_mem(
  input        clock,
  input  [5:0] io_addrA,
  input        io_writeEnableA,
  input  [5:0] io_addrB,
  input        io_writeDataB_busy,
               io_writeEnableB,
  input  [5:0] io_addrC,
  input        io_writeDataC_busy,
               io_writeEnableC,
  input  [5:0] io_addrD,
  input        io_writeDataD_busy,
               io_writeEnableD,
  input  [5:0] io_addrE,
  input        io_writeDataE_busy,
               io_writeEnableE,
  input  [5:0] io_addrG,
  output       io_readDataG_busy,
               io_readDataG_exception
);

  wire [1:0] _mem_ext_R0_data;
  mem_64x2 mem_ext (
    .R0_addr (io_addrG),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrE),
    .W0_en   (io_writeEnableE),
    .W0_clk  (clock),
    .W0_data ({1'h0, io_writeDataE_busy}),
    .W1_addr (io_addrD),
    .W1_en   (io_writeEnableD),
    .W1_clk  (clock),
    .W1_data ({1'h0, io_writeDataD_busy}),
    .W2_addr (io_addrC),
    .W2_en   (io_writeEnableC),
    .W2_clk  (clock),
    .W2_data ({1'h0, io_writeDataC_busy}),
    .W3_addr (io_addrB),
    .W3_en   (io_writeEnableB),
    .W3_clk  (clock),
    .W3_data ({1'h0, io_writeDataB_busy}),
    .W4_addr (io_addrA),
    .W4_en   (io_writeEnableA),
    .W4_clk  (clock),
    .W4_data (2'h0)
  );
  assign io_readDataG_busy = _mem_ext_R0_data[0];
  assign io_readDataG_exception = _mem_ext_R0_data[1];
endmodule

// VCS coverage exclude_file
module mem_64x17(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [16:0] R0_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [16:0] W0_data
);

  reg [16:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 17'bx;
endmodule

module ROB_entry_mem(
  input        clock,
  input  [5:0] io_addrA,
  input        io_writeDataA_valid,
               io_writeDataA_is_branch,
  input  [1:0] io_writeDataA_memory_type,
  input  [6:0] io_writeDataA_RD,
  input        io_writeDataA_RD_valid,
  input  [4:0] io_writeDataA_RDold,
  input        io_writeEnableA,
  input  [5:0] io_addrB,
  output       io_readDataB_valid,
               io_readDataB_is_branch,
  output [1:0] io_readDataB_memory_type,
  output [6:0] io_readDataB_RD,
  output       io_readDataB_RD_valid,
  output [4:0] io_readDataB_RDold
);

  wire [16:0] _mem_ext_R0_data;
  mem_64x17 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrA),
    .W0_en   (io_writeEnableA),
    .W0_clk  (clock),
    .W0_data
      ({io_writeDataA_RDold,
        io_writeDataA_RD_valid,
        io_writeDataA_RD,
        io_writeDataA_memory_type,
        io_writeDataA_is_branch,
        io_writeDataA_valid})
  );
  assign io_readDataB_valid = _mem_ext_R0_data[0];
  assign io_readDataB_is_branch = _mem_ext_R0_data[1];
  assign io_readDataB_memory_type = _mem_ext_R0_data[3:2];
  assign io_readDataB_RD = _mem_ext_R0_data[10:4];
  assign io_readDataB_RD_valid = _mem_ext_R0_data[11];
  assign io_readDataB_RDold = _mem_ext_R0_data[16:12];
endmodule

module ROB(
  input         clock,
                reset,
                io_flush,
  output        io_ROB_packet_ready,
  input         io_ROB_packet_valid,
  input  [31:0] io_ROB_packet_bits_fetch_PC,
  input         io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_0_RDold,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RD,
  input         io_ROB_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS1,
  input         io_ROB_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS2,
  input         io_ROB_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_0_MOB_index,
                io_ROB_packet_bits_decoded_instruction_0_FTQ_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_portID,
                io_ROB_packet_bits_decoded_instruction_0_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_0_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_0_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_0_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_0_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_memory_type,
                io_ROB_packet_bits_decoded_instruction_0_access_width,
  input         io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_1_RDold,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RD,
  input         io_ROB_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS1,
  input         io_ROB_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS2,
  input         io_ROB_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_1_MOB_index,
                io_ROB_packet_bits_decoded_instruction_1_FTQ_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_portID,
                io_ROB_packet_bits_decoded_instruction_1_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_1_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_1_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_1_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_1_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_memory_type,
                io_ROB_packet_bits_decoded_instruction_1_access_width,
  input         io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_2_RDold,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RD,
  input         io_ROB_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS1,
  input         io_ROB_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS2,
  input         io_ROB_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_2_MOB_index,
                io_ROB_packet_bits_decoded_instruction_2_FTQ_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_portID,
                io_ROB_packet_bits_decoded_instruction_2_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_2_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_2_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_2_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_2_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_memory_type,
                io_ROB_packet_bits_decoded_instruction_2_access_width,
  input         io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_3_RDold,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RD,
  input         io_ROB_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS1,
  input         io_ROB_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS2,
  input         io_ROB_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_ROB_packet_bits_decoded_instruction_3_MOB_index,
                io_ROB_packet_bits_decoded_instruction_3_FTQ_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_portID,
                io_ROB_packet_bits_decoded_instruction_3_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_3_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_3_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_3_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_3_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_memory_type,
                io_ROB_packet_bits_decoded_instruction_3_access_width,
  input         io_ROB_packet_bits_valid_bits_0,
                io_ROB_packet_bits_valid_bits_1,
                io_ROB_packet_bits_valid_bits_2,
                io_ROB_packet_bits_valid_bits_3,
  input  [15:0] io_ROB_packet_bits_GHR,
  input  [6:0]  io_ROB_packet_bits_TOS,
                io_ROB_packet_bits_NEXT,
  input  [7:0]  io_ROB_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [31:0] io_FU_outputs_0_bits_address,
  input  [1:0]  io_FU_outputs_0_bits_memory_type,
                io_FU_outputs_0_bits_access_width,
  input         io_FU_outputs_0_bits_is_unsigned,
  input  [31:0] io_FU_outputs_0_bits_wr_data,
  input  [3:0]  io_FU_outputs_0_bits_MOB_index,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [3:0]  io_FU_outputs_0_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_0_bits_exception,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [31:0] io_FU_outputs_1_bits_address,
  input  [1:0]  io_FU_outputs_1_bits_memory_type,
                io_FU_outputs_1_bits_access_width,
  input         io_FU_outputs_1_bits_is_unsigned,
  input  [31:0] io_FU_outputs_1_bits_wr_data,
  input  [3:0]  io_FU_outputs_1_bits_MOB_index,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [3:0]  io_FU_outputs_1_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_1_bits_exception,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [31:0] io_FU_outputs_2_bits_address,
  input  [1:0]  io_FU_outputs_2_bits_memory_type,
                io_FU_outputs_2_bits_access_width,
  input         io_FU_outputs_2_bits_is_unsigned,
  input  [31:0] io_FU_outputs_2_bits_wr_data,
  input  [3:0]  io_FU_outputs_2_bits_MOB_index,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [3:0]  io_FU_outputs_2_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_2_bits_exception,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [31:0] io_FU_outputs_3_bits_address,
  input  [1:0]  io_FU_outputs_3_bits_memory_type,
                io_FU_outputs_3_bits_access_width,
  input         io_FU_outputs_3_bits_is_unsigned,
  input  [31:0] io_FU_outputs_3_bits_wr_data,
  input  [3:0]  io_FU_outputs_3_bits_MOB_index,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [3:0]  io_FU_outputs_3_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  input         io_FU_outputs_3_bits_exception,
  output        io_ROB_output_row_valid,
  output [31:0] io_ROB_output_fetch_PC,
  output [5:0]  io_ROB_output_ROB_index,
  output [15:0] io_ROB_output_GHR,
  output [6:0]  io_ROB_output_NEXT,
                io_ROB_output_TOS,
  output [7:0]  io_ROB_output_free_list_front_pointer,
  output        io_ROB_output_ROB_entries_0_valid,
                io_ROB_output_ROB_entries_0_is_branch,
  output [1:0]  io_ROB_output_ROB_entries_0_memory_type,
  output [6:0]  io_ROB_output_ROB_entries_0_RD,
  output        io_ROB_output_ROB_entries_0_RD_valid,
  output [4:0]  io_ROB_output_ROB_entries_0_RDold,
  output        io_ROB_output_ROB_entries_1_valid,
                io_ROB_output_ROB_entries_1_is_branch,
  output [1:0]  io_ROB_output_ROB_entries_1_memory_type,
  output [6:0]  io_ROB_output_ROB_entries_1_RD,
  output        io_ROB_output_ROB_entries_1_RD_valid,
  output [4:0]  io_ROB_output_ROB_entries_1_RDold,
  output        io_ROB_output_ROB_entries_2_valid,
                io_ROB_output_ROB_entries_2_is_branch,
  output [1:0]  io_ROB_output_ROB_entries_2_memory_type,
  output [6:0]  io_ROB_output_ROB_entries_2_RD,
  output        io_ROB_output_ROB_entries_2_RD_valid,
  output [4:0]  io_ROB_output_ROB_entries_2_RDold,
  output        io_ROB_output_ROB_entries_3_valid,
                io_ROB_output_ROB_entries_3_is_branch,
  output [1:0]  io_ROB_output_ROB_entries_3_memory_type,
  output [6:0]  io_ROB_output_ROB_entries_3_RD,
  output        io_ROB_output_ROB_entries_3_RD_valid,
  output [4:0]  io_ROB_output_ROB_entries_3_RDold,
  output        io_ROB_output_complete_0,
                io_ROB_output_complete_1,
                io_ROB_output_complete_2,
                io_ROB_output_complete_3,
                io_ROB_output_exception_0,
                io_ROB_output_exception_1,
                io_ROB_output_exception_2,
                io_ROB_output_exception_3,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output [5:0]  io_ROB_index,
  input  [5:0]  io_PC_file_exec_addr,
  output [31:0] io_PC_file_exec_data
);

  wire        full;
  reg  [6:0]  front_pointer;
  reg  [6:0]  back_pointer;
  wire        allocate = io_ROB_packet_valid & ~full;
  reg         row_valid_mem_0;
  reg         row_valid_mem_1;
  reg         row_valid_mem_2;
  reg         row_valid_mem_3;
  reg         row_valid_mem_4;
  reg         row_valid_mem_5;
  reg         row_valid_mem_6;
  reg         row_valid_mem_7;
  reg         row_valid_mem_8;
  reg         row_valid_mem_9;
  reg         row_valid_mem_10;
  reg         row_valid_mem_11;
  reg         row_valid_mem_12;
  reg         row_valid_mem_13;
  reg         row_valid_mem_14;
  reg         row_valid_mem_15;
  reg         row_valid_mem_16;
  reg         row_valid_mem_17;
  reg         row_valid_mem_18;
  reg         row_valid_mem_19;
  reg         row_valid_mem_20;
  reg         row_valid_mem_21;
  reg         row_valid_mem_22;
  reg         row_valid_mem_23;
  reg         row_valid_mem_24;
  reg         row_valid_mem_25;
  reg         row_valid_mem_26;
  reg         row_valid_mem_27;
  reg         row_valid_mem_28;
  reg         row_valid_mem_29;
  reg         row_valid_mem_30;
  reg         row_valid_mem_31;
  reg         row_valid_mem_32;
  reg         row_valid_mem_33;
  reg         row_valid_mem_34;
  reg         row_valid_mem_35;
  reg         row_valid_mem_36;
  reg         row_valid_mem_37;
  reg         row_valid_mem_38;
  reg         row_valid_mem_39;
  reg         row_valid_mem_40;
  reg         row_valid_mem_41;
  reg         row_valid_mem_42;
  reg         row_valid_mem_43;
  reg         row_valid_mem_44;
  reg         row_valid_mem_45;
  reg         row_valid_mem_46;
  reg         row_valid_mem_47;
  reg         row_valid_mem_48;
  reg         row_valid_mem_49;
  reg         row_valid_mem_50;
  reg         row_valid_mem_51;
  reg         row_valid_mem_52;
  reg         row_valid_mem_53;
  reg         row_valid_mem_54;
  reg         row_valid_mem_55;
  reg         row_valid_mem_56;
  reg         row_valid_mem_57;
  reg         row_valid_mem_58;
  reg         row_valid_mem_59;
  reg         row_valid_mem_60;
  reg         row_valid_mem_61;
  reg         row_valid_mem_62;
  reg         row_valid_mem_63;
  wire [6:0]  _front_pointer_T_2 = front_pointer + 7'h1;
  wire [5:0]  front_index =
    io_flush ? 6'h0 : io_commit_valid ? _front_pointer_T_2[5:0] : front_pointer[5:0];
  wire [5:0]  back_index = io_flush ? 6'h0 : back_pointer[5:0];
  wire [63:0] _GEN =
    {{row_valid_mem_63},
     {row_valid_mem_62},
     {row_valid_mem_61},
     {row_valid_mem_60},
     {row_valid_mem_59},
     {row_valid_mem_58},
     {row_valid_mem_57},
     {row_valid_mem_56},
     {row_valid_mem_55},
     {row_valid_mem_54},
     {row_valid_mem_53},
     {row_valid_mem_52},
     {row_valid_mem_51},
     {row_valid_mem_50},
     {row_valid_mem_49},
     {row_valid_mem_48},
     {row_valid_mem_47},
     {row_valid_mem_46},
     {row_valid_mem_45},
     {row_valid_mem_44},
     {row_valid_mem_43},
     {row_valid_mem_42},
     {row_valid_mem_41},
     {row_valid_mem_40},
     {row_valid_mem_39},
     {row_valid_mem_38},
     {row_valid_mem_37},
     {row_valid_mem_36},
     {row_valid_mem_35},
     {row_valid_mem_34},
     {row_valid_mem_33},
     {row_valid_mem_32},
     {row_valid_mem_31},
     {row_valid_mem_30},
     {row_valid_mem_29},
     {row_valid_mem_28},
     {row_valid_mem_27},
     {row_valid_mem_26},
     {row_valid_mem_25},
     {row_valid_mem_24},
     {row_valid_mem_23},
     {row_valid_mem_22},
     {row_valid_mem_21},
     {row_valid_mem_20},
     {row_valid_mem_19},
     {row_valid_mem_18},
     {row_valid_mem_17},
     {row_valid_mem_16},
     {row_valid_mem_15},
     {row_valid_mem_14},
     {row_valid_mem_13},
     {row_valid_mem_12},
     {row_valid_mem_11},
     {row_valid_mem_10},
     {row_valid_mem_9},
     {row_valid_mem_8},
     {row_valid_mem_7},
     {row_valid_mem_6},
     {row_valid_mem_5},
     {row_valid_mem_4},
     {row_valid_mem_3},
     {row_valid_mem_2},
     {row_valid_mem_1},
     {row_valid_mem_0}};
  reg  [5:0]  io_ROB_output_ROB_index_REG;
  assign full = front_pointer[5:0] == back_pointer[5:0] & front_pointer != back_pointer;
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 7'h0;
      back_pointer <= 7'h0;
      row_valid_mem_0 <= 1'h0;
      row_valid_mem_1 <= 1'h0;
      row_valid_mem_2 <= 1'h0;
      row_valid_mem_3 <= 1'h0;
      row_valid_mem_4 <= 1'h0;
      row_valid_mem_5 <= 1'h0;
      row_valid_mem_6 <= 1'h0;
      row_valid_mem_7 <= 1'h0;
      row_valid_mem_8 <= 1'h0;
      row_valid_mem_9 <= 1'h0;
      row_valid_mem_10 <= 1'h0;
      row_valid_mem_11 <= 1'h0;
      row_valid_mem_12 <= 1'h0;
      row_valid_mem_13 <= 1'h0;
      row_valid_mem_14 <= 1'h0;
      row_valid_mem_15 <= 1'h0;
      row_valid_mem_16 <= 1'h0;
      row_valid_mem_17 <= 1'h0;
      row_valid_mem_18 <= 1'h0;
      row_valid_mem_19 <= 1'h0;
      row_valid_mem_20 <= 1'h0;
      row_valid_mem_21 <= 1'h0;
      row_valid_mem_22 <= 1'h0;
      row_valid_mem_23 <= 1'h0;
      row_valid_mem_24 <= 1'h0;
      row_valid_mem_25 <= 1'h0;
      row_valid_mem_26 <= 1'h0;
      row_valid_mem_27 <= 1'h0;
      row_valid_mem_28 <= 1'h0;
      row_valid_mem_29 <= 1'h0;
      row_valid_mem_30 <= 1'h0;
      row_valid_mem_31 <= 1'h0;
      row_valid_mem_32 <= 1'h0;
      row_valid_mem_33 <= 1'h0;
      row_valid_mem_34 <= 1'h0;
      row_valid_mem_35 <= 1'h0;
      row_valid_mem_36 <= 1'h0;
      row_valid_mem_37 <= 1'h0;
      row_valid_mem_38 <= 1'h0;
      row_valid_mem_39 <= 1'h0;
      row_valid_mem_40 <= 1'h0;
      row_valid_mem_41 <= 1'h0;
      row_valid_mem_42 <= 1'h0;
      row_valid_mem_43 <= 1'h0;
      row_valid_mem_44 <= 1'h0;
      row_valid_mem_45 <= 1'h0;
      row_valid_mem_46 <= 1'h0;
      row_valid_mem_47 <= 1'h0;
      row_valid_mem_48 <= 1'h0;
      row_valid_mem_49 <= 1'h0;
      row_valid_mem_50 <= 1'h0;
      row_valid_mem_51 <= 1'h0;
      row_valid_mem_52 <= 1'h0;
      row_valid_mem_53 <= 1'h0;
      row_valid_mem_54 <= 1'h0;
      row_valid_mem_55 <= 1'h0;
      row_valid_mem_56 <= 1'h0;
      row_valid_mem_57 <= 1'h0;
      row_valid_mem_58 <= 1'h0;
      row_valid_mem_59 <= 1'h0;
      row_valid_mem_60 <= 1'h0;
      row_valid_mem_61 <= 1'h0;
      row_valid_mem_62 <= 1'h0;
      row_valid_mem_63 <= 1'h0;
    end
    else begin
      if (io_flush) begin
        front_pointer <= 7'h0;
        back_pointer <= 7'h0;
      end
      else begin
        if (io_commit_valid)
          front_pointer <= _front_pointer_T_2;
        else
          front_pointer <= front_pointer + {6'h0, io_commit_valid};
        back_pointer <= back_pointer + {6'h0, allocate};
      end
      row_valid_mem_0 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h0)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h0 | row_valid_mem_0);
      row_valid_mem_1 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1 | row_valid_mem_1);
      row_valid_mem_2 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2 | row_valid_mem_2);
      row_valid_mem_3 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3 | row_valid_mem_3);
      row_valid_mem_4 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h4)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h4 | row_valid_mem_4);
      row_valid_mem_5 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h5)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h5 | row_valid_mem_5);
      row_valid_mem_6 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h6)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h6 | row_valid_mem_6);
      row_valid_mem_7 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h7)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h7 | row_valid_mem_7);
      row_valid_mem_8 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h8)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h8 | row_valid_mem_8);
      row_valid_mem_9 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h9)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h9 | row_valid_mem_9);
      row_valid_mem_10 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hA)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hA | row_valid_mem_10);
      row_valid_mem_11 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hB)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hB | row_valid_mem_11);
      row_valid_mem_12 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hC)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hC | row_valid_mem_12);
      row_valid_mem_13 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hD)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hD | row_valid_mem_13);
      row_valid_mem_14 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hE)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hE | row_valid_mem_14);
      row_valid_mem_15 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hF)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hF | row_valid_mem_15);
      row_valid_mem_16 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h10)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h10 | row_valid_mem_16);
      row_valid_mem_17 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h11)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h11 | row_valid_mem_17);
      row_valid_mem_18 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h12)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h12 | row_valid_mem_18);
      row_valid_mem_19 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h13)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h13 | row_valid_mem_19);
      row_valid_mem_20 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h14)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h14 | row_valid_mem_20);
      row_valid_mem_21 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h15)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h15 | row_valid_mem_21);
      row_valid_mem_22 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h16)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h16 | row_valid_mem_22);
      row_valid_mem_23 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h17)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h17 | row_valid_mem_23);
      row_valid_mem_24 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h18)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h18 | row_valid_mem_24);
      row_valid_mem_25 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h19)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h19 | row_valid_mem_25);
      row_valid_mem_26 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1A | row_valid_mem_26);
      row_valid_mem_27 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1B | row_valid_mem_27);
      row_valid_mem_28 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1C | row_valid_mem_28);
      row_valid_mem_29 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1D | row_valid_mem_29);
      row_valid_mem_30 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1E | row_valid_mem_30);
      row_valid_mem_31 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1F)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1F | row_valid_mem_31);
      row_valid_mem_32 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h20)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h20 | row_valid_mem_32);
      row_valid_mem_33 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h21)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h21 | row_valid_mem_33);
      row_valid_mem_34 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h22)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h22 | row_valid_mem_34);
      row_valid_mem_35 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h23)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h23 | row_valid_mem_35);
      row_valid_mem_36 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h24)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h24 | row_valid_mem_36);
      row_valid_mem_37 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h25)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h25 | row_valid_mem_37);
      row_valid_mem_38 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h26)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h26 | row_valid_mem_38);
      row_valid_mem_39 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h27)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h27 | row_valid_mem_39);
      row_valid_mem_40 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h28)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h28 | row_valid_mem_40);
      row_valid_mem_41 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h29)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h29 | row_valid_mem_41);
      row_valid_mem_42 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2A | row_valid_mem_42);
      row_valid_mem_43 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2B | row_valid_mem_43);
      row_valid_mem_44 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2C | row_valid_mem_44);
      row_valid_mem_45 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2D | row_valid_mem_45);
      row_valid_mem_46 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2E | row_valid_mem_46);
      row_valid_mem_47 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2F)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2F | row_valid_mem_47);
      row_valid_mem_48 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h30)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h30 | row_valid_mem_48);
      row_valid_mem_49 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h31)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h31 | row_valid_mem_49);
      row_valid_mem_50 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h32)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h32 | row_valid_mem_50);
      row_valid_mem_51 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h33)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h33 | row_valid_mem_51);
      row_valid_mem_52 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h34)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h34 | row_valid_mem_52);
      row_valid_mem_53 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h35)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h35 | row_valid_mem_53);
      row_valid_mem_54 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h36)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h36 | row_valid_mem_54);
      row_valid_mem_55 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h37)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h37 | row_valid_mem_55);
      row_valid_mem_56 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h38)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h38 | row_valid_mem_56);
      row_valid_mem_57 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h39)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h39 | row_valid_mem_57);
      row_valid_mem_58 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3A | row_valid_mem_58);
      row_valid_mem_59 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3B | row_valid_mem_59);
      row_valid_mem_60 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3C | row_valid_mem_60);
      row_valid_mem_61 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3D | row_valid_mem_61);
      row_valid_mem_62 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3E | row_valid_mem_62);
      row_valid_mem_63 <=
        ~(io_flush | io_commit_valid & (&(front_pointer[5:0])))
        & (io_ROB_packet_valid & (&(back_pointer[5:0])) | row_valid_mem_63);
    end
    io_ROB_output_ROB_index_REG <= front_index;
  end // always @(posedge)
  ROB_shared_mem shared_mem (
    .clock                                 (clock),
    .io_addrA                              (back_index),
    .io_writeDataA_fetch_PC                (io_ROB_packet_bits_fetch_PC),
    .io_writeDataA_free_list_front_pointer (io_ROB_packet_bits_free_list_front_pointer),
    .io_writeDataA_GHR                     (io_ROB_packet_bits_GHR),
    .io_writeDataA_NEXT                    (io_ROB_packet_bits_NEXT),
    .io_writeDataA_TOS                     (io_ROB_packet_bits_TOS),
    .io_writeEnableA                       (allocate),
    .io_addrB                              (front_index),
    .io_readDataB_fetch_PC                 (io_ROB_output_fetch_PC),
    .io_readDataB_free_list_front_pointer  (io_ROB_output_free_list_front_pointer),
    .io_readDataB_GHR                      (io_ROB_output_GHR),
    .io_readDataB_NEXT                     (io_ROB_output_NEXT),
    .io_readDataB_TOS                      (io_ROB_output_TOS),
    .io_addrC                              (io_PC_file_exec_addr),
    .io_readDataC_fetch_PC                 (io_PC_file_exec_data)
  );
  ROB_WB_mem ROB_WB_banks_0 (
    .clock                  (clock),
    .io_addrA               (back_index),
    .io_writeEnableA        (allocate),
    .io_addrB               (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy     (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h0),
    .io_addrC               (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy     (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h0),
    .io_addrD               (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy     (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h0),
    .io_addrE               (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy     (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h0),
    .io_addrG               (front_index),
    .io_readDataG_busy      (io_ROB_output_complete_0),
    .io_readDataG_exception (io_ROB_output_exception_0)
  );
  ROB_WB_mem ROB_WB_banks_1 (
    .clock                  (clock),
    .io_addrA               (back_index),
    .io_writeEnableA        (allocate),
    .io_addrB               (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy     (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h1),
    .io_addrC               (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy     (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h1),
    .io_addrD               (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy     (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h1),
    .io_addrE               (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy     (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h1),
    .io_addrG               (front_index),
    .io_readDataG_busy      (io_ROB_output_complete_1),
    .io_readDataG_exception (io_ROB_output_exception_1)
  );
  ROB_WB_mem ROB_WB_banks_2 (
    .clock                  (clock),
    .io_addrA               (back_index),
    .io_writeEnableA        (allocate),
    .io_addrB               (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy     (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h2),
    .io_addrC               (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy     (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h2),
    .io_addrD               (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy     (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h2),
    .io_addrE               (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy     (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h2),
    .io_addrG               (front_index),
    .io_readDataG_busy      (io_ROB_output_complete_2),
    .io_readDataG_exception (io_ROB_output_exception_2)
  );
  ROB_WB_mem ROB_WB_banks_3 (
    .clock                  (clock),
    .io_addrA               (back_index),
    .io_writeEnableA        (allocate),
    .io_addrB               (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy     (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & (&io_FU_outputs_0_bits_fetch_packet_index)),
    .io_addrC               (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy     (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & (&io_FU_outputs_1_bits_fetch_packet_index)),
    .io_addrD               (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy     (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & (&io_FU_outputs_2_bits_fetch_packet_index)),
    .io_addrE               (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy     (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & (&io_FU_outputs_3_bits_fetch_packet_index)),
    .io_addrG               (front_index),
    .io_readDataG_busy      (io_ROB_output_complete_3),
    .io_readDataG_exception (io_ROB_output_exception_3)
  );
  ROB_entry_mem ROB_entry_banks_0 (
    .clock                     (clock),
    .io_addrA                  (back_index),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_0),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_0_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_0_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_0_RD_valid),
    .io_writeDataA_RDold       (io_ROB_packet_bits_decoded_instruction_0_RDold),
    .io_writeEnableA           (allocate),
    .io_addrB                  (front_index),
    .io_readDataB_valid        (io_ROB_output_ROB_entries_0_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_0_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_0_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_0_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_0_RD_valid),
    .io_readDataB_RDold        (io_ROB_output_ROB_entries_0_RDold)
  );
  ROB_entry_mem ROB_entry_banks_1 (
    .clock                     (clock),
    .io_addrA                  (back_index),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_1),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_1_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_1_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_1_RD_valid),
    .io_writeDataA_RDold       (io_ROB_packet_bits_decoded_instruction_1_RDold),
    .io_writeEnableA           (allocate),
    .io_addrB                  (front_index),
    .io_readDataB_valid        (io_ROB_output_ROB_entries_1_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_1_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_1_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_1_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_1_RD_valid),
    .io_readDataB_RDold        (io_ROB_output_ROB_entries_1_RDold)
  );
  ROB_entry_mem ROB_entry_banks_2 (
    .clock                     (clock),
    .io_addrA                  (back_index),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_2),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_2_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_2_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_2_RD_valid),
    .io_writeDataA_RDold       (io_ROB_packet_bits_decoded_instruction_2_RDold),
    .io_writeEnableA           (allocate),
    .io_addrB                  (front_index),
    .io_readDataB_valid        (io_ROB_output_ROB_entries_2_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_2_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_2_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_2_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_2_RD_valid),
    .io_readDataB_RDold        (io_ROB_output_ROB_entries_2_RDold)
  );
  ROB_entry_mem ROB_entry_banks_3 (
    .clock                     (clock),
    .io_addrA                  (back_index),
    .io_writeDataA_valid       (io_ROB_packet_bits_valid_bits_3),
    .io_writeDataA_is_branch
      (io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_writeDataA_memory_type (io_ROB_packet_bits_decoded_instruction_3_memory_type),
    .io_writeDataA_RD          (io_ROB_packet_bits_decoded_instruction_3_RD),
    .io_writeDataA_RD_valid    (io_ROB_packet_bits_decoded_instruction_3_RD_valid),
    .io_writeDataA_RDold       (io_ROB_packet_bits_decoded_instruction_3_RDold),
    .io_writeEnableA           (allocate),
    .io_addrB                  (front_index),
    .io_readDataB_valid        (io_ROB_output_ROB_entries_3_valid),
    .io_readDataB_is_branch    (io_ROB_output_ROB_entries_3_is_branch),
    .io_readDataB_memory_type  (io_ROB_output_ROB_entries_3_memory_type),
    .io_readDataB_RD           (io_ROB_output_ROB_entries_3_RD),
    .io_readDataB_RD_valid     (io_ROB_output_ROB_entries_3_RD_valid),
    .io_readDataB_RDold        (io_ROB_output_ROB_entries_3_RDold)
  );
  assign io_ROB_packet_ready = ~full;
  assign io_ROB_output_row_valid = _GEN[front_pointer[5:0]];
  assign io_ROB_output_ROB_index = io_ROB_output_ROB_index_REG;
  assign io_ROB_index = back_index;
endmodule

module BRU(
  input         io_FTQ_valid,
  input  [31:0] io_FTQ_fetch_PC,
                io_FTQ_predicted_PC,
  input         io_FTQ_T_NT,
  input  [2:0]  io_FTQ_br_type,
  input  [1:0]  io_FTQ_dominant_index,
  input  [31:0] io_FTQ_resolved_PC,
  input         io_ROB_output_row_valid,
  input  [31:0] io_ROB_output_fetch_PC,
  input  [5:0]  io_ROB_output_ROB_index,
  input  [15:0] io_ROB_output_GHR,
  input  [6:0]  io_ROB_output_NEXT,
                io_ROB_output_TOS,
  input  [7:0]  io_ROB_output_free_list_front_pointer,
  input         io_ROB_output_ROB_entries_0_valid,
  input  [6:0]  io_ROB_output_ROB_entries_0_RD,
  input         io_ROB_output_ROB_entries_0_RD_valid,
  input  [4:0]  io_ROB_output_ROB_entries_0_RDold,
  input         io_ROB_output_ROB_entries_1_valid,
  input  [6:0]  io_ROB_output_ROB_entries_1_RD,
  input         io_ROB_output_ROB_entries_1_RD_valid,
  input  [4:0]  io_ROB_output_ROB_entries_1_RDold,
  input         io_ROB_output_ROB_entries_2_valid,
  input  [6:0]  io_ROB_output_ROB_entries_2_RD,
  input         io_ROB_output_ROB_entries_2_RD_valid,
  input  [4:0]  io_ROB_output_ROB_entries_2_RDold,
  input         io_ROB_output_ROB_entries_3_valid,
  input  [6:0]  io_ROB_output_ROB_entries_3_RD,
  input         io_ROB_output_ROB_entries_3_RD_valid,
  input  [4:0]  io_ROB_output_ROB_entries_3_RDold,
  input         io_ROB_output_complete_0,
                io_ROB_output_complete_1,
                io_ROB_output_complete_2,
                io_ROB_output_complete_3,
                io_ROB_output_exception_0,
                io_ROB_output_exception_1,
                io_ROB_output_exception_2,
                io_ROB_output_exception_3,
  output        io_commit_valid,
  output [31:0] io_commit_bits_fetch_PC,
  output        io_commit_bits_T_NT,
  output [5:0]  io_commit_bits_ROB_index,
  output [2:0]  io_commit_bits_br_type,
  output [1:0]  io_commit_bits_fetch_packet_index,
  output        io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  output [31:0] io_commit_bits_expected_PC,
  output [15:0] io_commit_bits_GHR,
  output [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  output [7:0]  io_commit_bits_free_list_front_pointer,
  output [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  output [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  output        io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3
);

  wire commit_valid =
    io_ROB_output_row_valid
    & (io_ROB_output_complete_0 & io_ROB_output_ROB_entries_0_valid
       | ~io_ROB_output_ROB_entries_0_valid)
    & (io_ROB_output_complete_1 & io_ROB_output_ROB_entries_1_valid
       | ~io_ROB_output_ROB_entries_1_valid)
    & (io_ROB_output_complete_2 & io_ROB_output_ROB_entries_2_valid
       | ~io_ROB_output_ROB_entries_2_valid)
    & (io_ROB_output_complete_3 & io_ROB_output_ROB_entries_3_valid
       | ~io_ROB_output_ROB_entries_3_valid);
  wire branch_commit =
    commit_valid & io_ROB_output_fetch_PC == io_FTQ_fetch_PC & io_FTQ_valid;
  assign io_commit_valid = commit_valid;
  assign io_commit_bits_fetch_PC = io_ROB_output_fetch_PC;
  assign io_commit_bits_T_NT = branch_commit & io_FTQ_T_NT;
  assign io_commit_bits_ROB_index = io_ROB_output_ROB_index;
  assign io_commit_bits_br_type = branch_commit ? io_FTQ_br_type : 3'h0;
  assign io_commit_bits_fetch_packet_index = branch_commit ? io_FTQ_dominant_index : 2'h0;
  assign io_commit_bits_is_misprediction =
    branch_commit & io_FTQ_predicted_PC != io_FTQ_resolved_PC;
  assign io_commit_bits_exception =
    io_ROB_output_exception_0 | io_ROB_output_exception_1 | io_ROB_output_exception_2
    | io_ROB_output_exception_3;
  assign io_commit_bits_expected_PC = branch_commit ? io_FTQ_resolved_PC : 32'h0;
  assign io_commit_bits_GHR = io_ROB_output_GHR;
  assign io_commit_bits_TOS = io_ROB_output_TOS;
  assign io_commit_bits_NEXT = io_ROB_output_NEXT;
  assign io_commit_bits_free_list_front_pointer = io_ROB_output_free_list_front_pointer;
  assign io_commit_bits_RDold_0 = io_ROB_output_ROB_entries_0_RDold;
  assign io_commit_bits_RDold_1 = io_ROB_output_ROB_entries_1_RDold;
  assign io_commit_bits_RDold_2 = io_ROB_output_ROB_entries_2_RDold;
  assign io_commit_bits_RDold_3 = io_ROB_output_ROB_entries_3_RDold;
  assign io_commit_bits_RD_0 = io_ROB_output_ROB_entries_0_RD;
  assign io_commit_bits_RD_1 = io_ROB_output_ROB_entries_1_RD;
  assign io_commit_bits_RD_2 = io_ROB_output_ROB_entries_2_RD;
  assign io_commit_bits_RD_3 = io_ROB_output_ROB_entries_3_RD;
  assign io_commit_bits_RD_valid_0 = io_ROB_output_ROB_entries_0_RD_valid;
  assign io_commit_bits_RD_valid_1 = io_ROB_output_ROB_entries_1_RD_valid;
  assign io_commit_bits_RD_valid_2 = io_ROB_output_ROB_entries_2_RD_valid;
  assign io_commit_bits_RD_valid_3 = io_ROB_output_ROB_entries_3_RD_valid;
endmodule

module ChaosCore(
  input         clock,
                reset,
  output        io_commit_valid,
  output [31:0] io_commit_bits_fetch_PC,
  output        io_commit_bits_T_NT,
  output [5:0]  io_commit_bits_ROB_index,
  output [2:0]  io_commit_bits_br_type,
  output [1:0]  io_commit_bits_fetch_packet_index,
  output        io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  output [31:0] io_commit_bits_expected_PC,
  output [15:0] io_commit_bits_GHR,
  output [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  output [7:0]  io_commit_bits_free_list_front_pointer,
  output [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  output [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  output        io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_flush,
                io_revert_valid,
  output [31:0] io_revert_bits_PC,
  input         io_frontend_memory_request_ready,
  output        io_frontend_memory_request_valid,
  output [31:0] io_frontend_memory_request_bits_addr,
                io_frontend_memory_request_bits_wr_data,
  output        io_frontend_memory_request_bits_wr_en,
                io_frontend_memory_response_ready,
  input         io_frontend_memory_response_valid,
  input  [31:0] io_frontend_memory_response_bits_fetch_PC,
  input         io_frontend_memory_response_bits_valid_bits_0,
                io_frontend_memory_response_bits_valid_bits_1,
                io_frontend_memory_response_bits_valid_bits_2,
                io_frontend_memory_response_bits_valid_bits_3,
  input  [31:0] io_frontend_memory_response_bits_instructions_0_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_0_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_0_ROB_index,
  input  [31:0] io_frontend_memory_response_bits_instructions_1_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_1_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_1_ROB_index,
  input  [31:0] io_frontend_memory_response_bits_instructions_2_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_2_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_2_ROB_index,
  input  [31:0] io_frontend_memory_response_bits_instructions_3_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_3_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_3_ROB_index,
  input  [15:0] io_frontend_memory_response_bits_GHR,
  input  [6:0]  io_frontend_memory_response_bits_NEXT,
                io_frontend_memory_response_bits_TOS,
  input         io_backend_memory_request_ready,
  output        io_backend_memory_request_valid,
  output [31:0] io_backend_memory_request_bits_addr,
                io_backend_memory_request_bits_data,
  output [1:0]  io_backend_memory_request_bits_memory_type,
                io_backend_memory_request_bits_access_width,
  output [3:0]  io_backend_memory_request_bits_MOB_index,
  output        io_backend_memory_response_ready,
  input         io_backend_memory_response_valid,
  input  [31:0] io_backend_memory_response_bits_data,
  input  [3:0]  io_backend_memory_response_bits_MOB_index
);

  wire        _BRU_io_commit_valid;
  wire [31:0] _BRU_io_commit_bits_fetch_PC;
  wire        _BRU_io_commit_bits_T_NT;
  wire [5:0]  _BRU_io_commit_bits_ROB_index;
  wire [2:0]  _BRU_io_commit_bits_br_type;
  wire [1:0]  _BRU_io_commit_bits_fetch_packet_index;
  wire        _BRU_io_commit_bits_is_misprediction;
  wire        _BRU_io_commit_bits_exception;
  wire [31:0] _BRU_io_commit_bits_expected_PC;
  wire [15:0] _BRU_io_commit_bits_GHR;
  wire [6:0]  _BRU_io_commit_bits_TOS;
  wire [6:0]  _BRU_io_commit_bits_NEXT;
  wire [7:0]  _BRU_io_commit_bits_free_list_front_pointer;
  wire [4:0]  _BRU_io_commit_bits_RDold_0;
  wire [4:0]  _BRU_io_commit_bits_RDold_1;
  wire [4:0]  _BRU_io_commit_bits_RDold_2;
  wire [4:0]  _BRU_io_commit_bits_RDold_3;
  wire [6:0]  _BRU_io_commit_bits_RD_0;
  wire [6:0]  _BRU_io_commit_bits_RD_1;
  wire [6:0]  _BRU_io_commit_bits_RD_2;
  wire [6:0]  _BRU_io_commit_bits_RD_3;
  wire        _BRU_io_commit_bits_RD_valid_0;
  wire        _BRU_io_commit_bits_RD_valid_1;
  wire        _BRU_io_commit_bits_RD_valid_2;
  wire        _BRU_io_commit_bits_RD_valid_3;
  wire        _ROB_io_ROB_packet_ready;
  wire        _ROB_io_ROB_output_row_valid;
  wire [31:0] _ROB_io_ROB_output_fetch_PC;
  wire [5:0]  _ROB_io_ROB_output_ROB_index;
  wire [15:0] _ROB_io_ROB_output_GHR;
  wire [6:0]  _ROB_io_ROB_output_NEXT;
  wire [6:0]  _ROB_io_ROB_output_TOS;
  wire [7:0]  _ROB_io_ROB_output_free_list_front_pointer;
  wire        _ROB_io_ROB_output_ROB_entries_0_valid;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_0_RD;
  wire        _ROB_io_ROB_output_ROB_entries_0_RD_valid;
  wire [4:0]  _ROB_io_ROB_output_ROB_entries_0_RDold;
  wire        _ROB_io_ROB_output_ROB_entries_1_valid;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_1_RD;
  wire        _ROB_io_ROB_output_ROB_entries_1_RD_valid;
  wire [4:0]  _ROB_io_ROB_output_ROB_entries_1_RDold;
  wire        _ROB_io_ROB_output_ROB_entries_2_valid;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_2_RD;
  wire        _ROB_io_ROB_output_ROB_entries_2_RD_valid;
  wire [4:0]  _ROB_io_ROB_output_ROB_entries_2_RDold;
  wire        _ROB_io_ROB_output_ROB_entries_3_valid;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_3_RD;
  wire        _ROB_io_ROB_output_ROB_entries_3_RD_valid;
  wire [4:0]  _ROB_io_ROB_output_ROB_entries_3_RDold;
  wire        _ROB_io_ROB_output_complete_0;
  wire        _ROB_io_ROB_output_complete_1;
  wire        _ROB_io_ROB_output_complete_2;
  wire        _ROB_io_ROB_output_complete_3;
  wire        _ROB_io_ROB_output_exception_0;
  wire        _ROB_io_ROB_output_exception_1;
  wire        _ROB_io_ROB_output_exception_2;
  wire        _ROB_io_ROB_output_exception_3;
  wire [5:0]  _ROB_io_ROB_index;
  wire [31:0] _ROB_io_PC_file_exec_data;
  wire        _FTQ_io_predictions_ready;
  wire        _FTQ_io_FTQ_valid;
  wire [31:0] _FTQ_io_FTQ_fetch_PC;
  wire [31:0] _FTQ_io_FTQ_predicted_PC;
  wire        _FTQ_io_FTQ_T_NT;
  wire [2:0]  _FTQ_io_FTQ_br_type;
  wire [1:0]  _FTQ_io_FTQ_dominant_index;
  wire [31:0] _FTQ_io_FTQ_resolved_PC;
  wire [3:0]  _FTQ_io_FTQ_index;
  wire [5:0]  _backend_io_PC_file_exec_addr;
  wire        _backend_io_MEMRS_ready_0;
  wire        _backend_io_MEMRS_ready_1;
  wire        _backend_io_MEMRS_ready_2;
  wire        _backend_io_MEMRS_ready_3;
  wire        _backend_io_INTRS_ready_0;
  wire        _backend_io_INTRS_ready_1;
  wire        _backend_io_INTRS_ready_2;
  wire        _backend_io_INTRS_ready_3;
  wire        _backend_io_MOB_ready_0;
  wire        _backend_io_MOB_ready_1;
  wire        _backend_io_MOB_ready_2;
  wire        _backend_io_MOB_ready_3;
  wire        _backend_io_FU_outputs_0_valid;
  wire [6:0]  _backend_io_FU_outputs_0_bits_RD;
  wire [31:0] _backend_io_FU_outputs_0_bits_RD_data;
  wire        _backend_io_FU_outputs_0_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_0_bits_fetch_PC;
  wire        _backend_io_FU_outputs_0_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_0_bits_target_address;
  wire        _backend_io_FU_outputs_0_bits_branch_valid;
  wire [31:0] _backend_io_FU_outputs_0_bits_address;
  wire [1:0]  _backend_io_FU_outputs_0_bits_memory_type;
  wire [1:0]  _backend_io_FU_outputs_0_bits_access_width;
  wire        _backend_io_FU_outputs_0_bits_is_unsigned;
  wire [31:0] _backend_io_FU_outputs_0_bits_wr_data;
  wire [3:0]  _backend_io_FU_outputs_0_bits_MOB_index;
  wire [5:0]  _backend_io_FU_outputs_0_bits_ROB_index;
  wire [3:0]  _backend_io_FU_outputs_0_bits_FTQ_index;
  wire [1:0]  _backend_io_FU_outputs_0_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_0_bits_exception;
  wire        _backend_io_FU_outputs_1_valid;
  wire [6:0]  _backend_io_FU_outputs_1_bits_RD;
  wire [31:0] _backend_io_FU_outputs_1_bits_RD_data;
  wire        _backend_io_FU_outputs_1_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_1_bits_fetch_PC;
  wire        _backend_io_FU_outputs_1_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_1_bits_target_address;
  wire        _backend_io_FU_outputs_1_bits_branch_valid;
  wire [31:0] _backend_io_FU_outputs_1_bits_address;
  wire [1:0]  _backend_io_FU_outputs_1_bits_memory_type;
  wire [1:0]  _backend_io_FU_outputs_1_bits_access_width;
  wire        _backend_io_FU_outputs_1_bits_is_unsigned;
  wire [31:0] _backend_io_FU_outputs_1_bits_wr_data;
  wire [3:0]  _backend_io_FU_outputs_1_bits_MOB_index;
  wire [5:0]  _backend_io_FU_outputs_1_bits_ROB_index;
  wire [3:0]  _backend_io_FU_outputs_1_bits_FTQ_index;
  wire [1:0]  _backend_io_FU_outputs_1_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_1_bits_exception;
  wire        _backend_io_FU_outputs_2_valid;
  wire [6:0]  _backend_io_FU_outputs_2_bits_RD;
  wire [31:0] _backend_io_FU_outputs_2_bits_RD_data;
  wire        _backend_io_FU_outputs_2_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_2_bits_fetch_PC;
  wire        _backend_io_FU_outputs_2_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_2_bits_target_address;
  wire        _backend_io_FU_outputs_2_bits_branch_valid;
  wire [31:0] _backend_io_FU_outputs_2_bits_address;
  wire [1:0]  _backend_io_FU_outputs_2_bits_memory_type;
  wire [1:0]  _backend_io_FU_outputs_2_bits_access_width;
  wire        _backend_io_FU_outputs_2_bits_is_unsigned;
  wire [31:0] _backend_io_FU_outputs_2_bits_wr_data;
  wire [3:0]  _backend_io_FU_outputs_2_bits_MOB_index;
  wire [5:0]  _backend_io_FU_outputs_2_bits_ROB_index;
  wire [3:0]  _backend_io_FU_outputs_2_bits_FTQ_index;
  wire [1:0]  _backend_io_FU_outputs_2_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_2_bits_exception;
  wire        _backend_io_FU_outputs_3_valid;
  wire [6:0]  _backend_io_FU_outputs_3_bits_RD;
  wire [31:0] _backend_io_FU_outputs_3_bits_RD_data;
  wire        _backend_io_FU_outputs_3_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_3_bits_fetch_PC;
  wire        _backend_io_FU_outputs_3_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_3_bits_target_address;
  wire        _backend_io_FU_outputs_3_bits_branch_valid;
  wire [31:0] _backend_io_FU_outputs_3_bits_address;
  wire [1:0]  _backend_io_FU_outputs_3_bits_memory_type;
  wire [1:0]  _backend_io_FU_outputs_3_bits_access_width;
  wire        _backend_io_FU_outputs_3_bits_is_unsigned;
  wire [31:0] _backend_io_FU_outputs_3_bits_wr_data;
  wire [3:0]  _backend_io_FU_outputs_3_bits_MOB_index;
  wire [5:0]  _backend_io_FU_outputs_3_bits_ROB_index;
  wire [3:0]  _backend_io_FU_outputs_3_bits_FTQ_index;
  wire [1:0]  _backend_io_FU_outputs_3_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_3_bits_exception;
  wire        _frontend_io_predictions_valid;
  wire        _frontend_io_predictions_bits_valid;
  wire [31:0] _frontend_io_predictions_bits_fetch_PC;
  wire [31:0] _frontend_io_predictions_bits_predicted_PC;
  wire [5:0]  _frontend_io_predictions_bits_ROB_index;
  wire        _frontend_io_predictions_bits_T_NT;
  wire [2:0]  _frontend_io_predictions_bits_br_type;
  wire [1:0]  _frontend_io_predictions_bits_dominant_index;
  wire [31:0] _frontend_io_predictions_bits_resolved_PC;
  wire        _frontend_io_renamed_decoded_fetch_packet_valid;
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;
  wire [4:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;
  wire [4:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;
  wire [4:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;
  wire [4:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;
  wire [15:0] _frontend_io_renamed_decoded_fetch_packet_bits_GHR;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_TOS;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_NEXT;
  wire [7:0]  _frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer;
  wire        flush = _BRU_io_commit_valid & _BRU_io_commit_bits_is_misprediction;
  wire        all_INT_RS_accepted =
    {1'h0, {1'h0, _backend_io_INTRS_ready_0} + {1'h0, _backend_io_INTRS_ready_1}}
    + {1'h0,
       {1'h0, _backend_io_INTRS_ready_2}
         + {1'h0,
            _backend_io_INTRS_ready_3}} >= {1'h0,
                                            {1'h0,
                                             _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type == 2'h0
                                               & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0}
                                              + {1'h0,
                                                 _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type == 2'h0
                                                   & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1}}
    + {1'h0,
       {1'h0,
        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type == 2'h0
          & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2}
         + {1'h0,
            _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type == 2'h0
              & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3}};
  wire [2:0]  _GEN =
    {1'h0,
     {1'h0,
      _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type == 2'h1
        & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0}
       + {1'h0,
          _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type == 2'h1
            & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1}};
  wire [2:0]  _GEN_0 =
    {1'h0,
     {1'h0,
      _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type == 2'h1
        & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2}
       + {1'h0,
          _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type == 2'h1
            & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3}};
  wire        all_MEM_RS_accepted =
    {1'h0, {1'h0, _backend_io_MEMRS_ready_0} + {1'h0, _backend_io_MEMRS_ready_1}}
    + {1'h0,
       {1'h0, _backend_io_MEMRS_ready_2} + {1'h0, _backend_io_MEMRS_ready_3}} >= _GEN
    + _GEN_0 & {1'h0, {1'h0, _backend_io_MOB_ready_0} + {1'h0, _backend_io_MOB_ready_1}}
    + {1'h0, {1'h0, _backend_io_MOB_ready_2} + {1'h0, _backend_io_MOB_ready_3}} >= _GEN
    + _GEN_0;
  frontend frontend (
    .clock
      (clock),
    .reset
      (reset),
    .io_flush
      (flush),
    .io_memory_request_ready
      (io_frontend_memory_request_ready),
    .io_memory_request_valid
      (io_frontend_memory_request_valid),
    .io_memory_request_bits_addr
      (io_frontend_memory_request_bits_addr),
    .io_memory_request_bits_wr_data
      (io_frontend_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en
      (io_frontend_memory_request_bits_wr_en),
    .io_memory_response_ready
      (io_frontend_memory_response_ready),
    .io_memory_response_valid
      (io_frontend_memory_response_valid),
    .io_memory_response_bits_fetch_PC
      (io_frontend_memory_response_bits_fetch_PC),
    .io_memory_response_bits_valid_bits_0
      (io_frontend_memory_response_bits_valid_bits_0),
    .io_memory_response_bits_valid_bits_1
      (io_frontend_memory_response_bits_valid_bits_1),
    .io_memory_response_bits_valid_bits_2
      (io_frontend_memory_response_bits_valid_bits_2),
    .io_memory_response_bits_valid_bits_3
      (io_frontend_memory_response_bits_valid_bits_3),
    .io_memory_response_bits_instructions_0_instruction
      (io_frontend_memory_response_bits_instructions_0_instruction),
    .io_memory_response_bits_instructions_0_packet_index
      (io_frontend_memory_response_bits_instructions_0_packet_index),
    .io_memory_response_bits_instructions_0_ROB_index
      (io_frontend_memory_response_bits_instructions_0_ROB_index),
    .io_memory_response_bits_instructions_1_instruction
      (io_frontend_memory_response_bits_instructions_1_instruction),
    .io_memory_response_bits_instructions_1_packet_index
      (io_frontend_memory_response_bits_instructions_1_packet_index),
    .io_memory_response_bits_instructions_1_ROB_index
      (io_frontend_memory_response_bits_instructions_1_ROB_index),
    .io_memory_response_bits_instructions_2_instruction
      (io_frontend_memory_response_bits_instructions_2_instruction),
    .io_memory_response_bits_instructions_2_packet_index
      (io_frontend_memory_response_bits_instructions_2_packet_index),
    .io_memory_response_bits_instructions_2_ROB_index
      (io_frontend_memory_response_bits_instructions_2_ROB_index),
    .io_memory_response_bits_instructions_3_instruction
      (io_frontend_memory_response_bits_instructions_3_instruction),
    .io_memory_response_bits_instructions_3_packet_index
      (io_frontend_memory_response_bits_instructions_3_packet_index),
    .io_memory_response_bits_instructions_3_ROB_index
      (io_frontend_memory_response_bits_instructions_3_ROB_index),
    .io_memory_response_bits_GHR
      (io_frontend_memory_response_bits_GHR),
    .io_memory_response_bits_NEXT
      (io_frontend_memory_response_bits_NEXT),
    .io_memory_response_bits_TOS
      (io_frontend_memory_response_bits_TOS),
    .io_commit_valid
      (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC
      (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_exception
      (_BRU_io_commit_bits_exception),
    .io_commit_bits_expected_PC
      (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS
      (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0
      (_BRU_io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1
      (_BRU_io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2
      (_BRU_io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3
      (_BRU_io_commit_bits_RDold_3),
    .io_commit_bits_RD_0
      (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (_BRU_io_commit_bits_RD_valid_3),
    .io_predictions_ready
      (_FTQ_io_predictions_ready),
    .io_predictions_valid
      (_frontend_io_predictions_valid),
    .io_predictions_bits_valid
      (_frontend_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (_frontend_io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC
      (_frontend_io_predictions_bits_predicted_PC),
    .io_predictions_bits_ROB_index
      (_frontend_io_predictions_bits_ROB_index),
    .io_predictions_bits_T_NT
      (_frontend_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type
      (_frontend_io_predictions_bits_br_type),
    .io_predictions_bits_dominant_index
      (_frontend_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (_frontend_io_predictions_bits_resolved_PC),
    .io_renamed_decoded_fetch_packet_ready
      (_ROB_io_ROB_packet_ready & all_INT_RS_accepted & all_MEM_RS_accepted),
    .io_renamed_decoded_fetch_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_GHR
      (_frontend_io_renamed_decoded_fetch_packet_bits_GHR),
    .io_renamed_decoded_fetch_packet_bits_TOS
      (_frontend_io_renamed_decoded_fetch_packet_bits_TOS),
    .io_renamed_decoded_fetch_packet_bits_NEXT
      (_frontend_io_renamed_decoded_fetch_packet_bits_NEXT),
    .io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
      (_frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_address
      (_backend_io_FU_outputs_0_bits_address),
    .io_FU_outputs_0_bits_memory_type
      (_backend_io_FU_outputs_0_bits_memory_type),
    .io_FU_outputs_0_bits_access_width
      (_backend_io_FU_outputs_0_bits_access_width),
    .io_FU_outputs_0_bits_is_unsigned
      (_backend_io_FU_outputs_0_bits_is_unsigned),
    .io_FU_outputs_0_bits_wr_data
      (_backend_io_FU_outputs_0_bits_wr_data),
    .io_FU_outputs_0_bits_MOB_index
      (_backend_io_FU_outputs_0_bits_MOB_index),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_FTQ_index
      (_backend_io_FU_outputs_0_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_0_bits_exception
      (_backend_io_FU_outputs_0_bits_exception),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_address
      (_backend_io_FU_outputs_1_bits_address),
    .io_FU_outputs_1_bits_memory_type
      (_backend_io_FU_outputs_1_bits_memory_type),
    .io_FU_outputs_1_bits_access_width
      (_backend_io_FU_outputs_1_bits_access_width),
    .io_FU_outputs_1_bits_is_unsigned
      (_backend_io_FU_outputs_1_bits_is_unsigned),
    .io_FU_outputs_1_bits_wr_data
      (_backend_io_FU_outputs_1_bits_wr_data),
    .io_FU_outputs_1_bits_MOB_index
      (_backend_io_FU_outputs_1_bits_MOB_index),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_FTQ_index
      (_backend_io_FU_outputs_1_bits_FTQ_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_1_bits_exception
      (_backend_io_FU_outputs_1_bits_exception),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_address
      (_backend_io_FU_outputs_2_bits_address),
    .io_FU_outputs_2_bits_memory_type
      (_backend_io_FU_outputs_2_bits_memory_type),
    .io_FU_outputs_2_bits_access_width
      (_backend_io_FU_outputs_2_bits_access_width),
    .io_FU_outputs_2_bits_is_unsigned
      (_backend_io_FU_outputs_2_bits_is_unsigned),
    .io_FU_outputs_2_bits_wr_data
      (_backend_io_FU_outputs_2_bits_wr_data),
    .io_FU_outputs_2_bits_MOB_index
      (_backend_io_FU_outputs_2_bits_MOB_index),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_FTQ_index
      (_backend_io_FU_outputs_2_bits_FTQ_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_2_bits_exception
      (_backend_io_FU_outputs_2_bits_exception),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (_backend_io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (_backend_io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (_backend_io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_backend_io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (_backend_io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_address
      (_backend_io_FU_outputs_3_bits_address),
    .io_FU_outputs_3_bits_memory_type
      (_backend_io_FU_outputs_3_bits_memory_type),
    .io_FU_outputs_3_bits_access_width
      (_backend_io_FU_outputs_3_bits_access_width),
    .io_FU_outputs_3_bits_is_unsigned
      (_backend_io_FU_outputs_3_bits_is_unsigned),
    .io_FU_outputs_3_bits_wr_data
      (_backend_io_FU_outputs_3_bits_wr_data),
    .io_FU_outputs_3_bits_MOB_index
      (_backend_io_FU_outputs_3_bits_MOB_index),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_FTQ_index
      (_backend_io_FU_outputs_3_bits_FTQ_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index),
    .io_FU_outputs_3_bits_exception
      (_backend_io_FU_outputs_3_bits_exception),
    .io_revert_valid
      (io_revert_valid),
    .io_revert_bits_PC
      (io_revert_bits_PC)
  );
  backend backend (
    .clock                                                             (clock),
    .reset                                                             (reset),
    .io_flush                                                          (flush),
    .io_backend_memory_response_ready
      (io_backend_memory_response_ready),
    .io_backend_memory_response_valid
      (io_backend_memory_response_valid),
    .io_backend_memory_response_bits_data
      (io_backend_memory_response_bits_data),
    .io_backend_memory_response_bits_MOB_index
      (io_backend_memory_response_bits_MOB_index),
    .io_backend_memory_request_ready
      (io_backend_memory_request_ready),
    .io_backend_memory_request_valid
      (io_backend_memory_request_valid),
    .io_backend_memory_request_bits_addr
      (io_backend_memory_request_bits_addr),
    .io_backend_memory_request_bits_data
      (io_backend_memory_request_bits_data),
    .io_backend_memory_request_bits_memory_type
      (io_backend_memory_request_bits_memory_type),
    .io_backend_memory_request_bits_access_width
      (io_backend_memory_request_bits_access_width),
    .io_backend_memory_request_bits_MOB_index
      (io_backend_memory_request_bits_MOB_index),
    .io_commit_valid
      (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC
      (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_exception
      (_BRU_io_commit_bits_exception),
    .io_commit_bits_expected_PC
      (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS
      (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0
      (_BRU_io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1
      (_BRU_io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2
      (_BRU_io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3
      (_BRU_io_commit_bits_RDold_3),
    .io_commit_bits_RD_0
      (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (_BRU_io_commit_bits_RD_valid_3),
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data),
    .io_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_backend_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),
    .io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_0_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_backend_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_bits_decoded_instruction_0_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_0_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_backend_packet_bits_decoded_instruction_0_FTQ_index
      (_FTQ_io_FTQ_index),
    .io_backend_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_0_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_backend_packet_bits_decoded_instruction_0_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_1_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_backend_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_bits_decoded_instruction_1_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_1_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_backend_packet_bits_decoded_instruction_1_FTQ_index
      (_FTQ_io_FTQ_index),
    .io_backend_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_1_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_backend_packet_bits_decoded_instruction_1_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_2_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_backend_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_bits_decoded_instruction_2_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_2_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_backend_packet_bits_decoded_instruction_2_FTQ_index
      (_FTQ_io_FTQ_index),
    .io_backend_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_2_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_backend_packet_bits_decoded_instruction_2_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_3_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_backend_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_bits_decoded_instruction_3_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_3_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_backend_packet_bits_decoded_instruction_3_FTQ_index
      (_FTQ_io_FTQ_index),
    .io_backend_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_3_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_backend_packet_bits_decoded_instruction_3_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_backend_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_backend_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_backend_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_backend_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_MEMRS_ready_0
      (_backend_io_MEMRS_ready_0),
    .io_MEMRS_ready_1
      (_backend_io_MEMRS_ready_1),
    .io_MEMRS_ready_2
      (_backend_io_MEMRS_ready_2),
    .io_MEMRS_ready_3
      (_backend_io_MEMRS_ready_3),
    .io_INTRS_ready_0
      (_backend_io_INTRS_ready_0),
    .io_INTRS_ready_1
      (_backend_io_INTRS_ready_1),
    .io_INTRS_ready_2
      (_backend_io_INTRS_ready_2),
    .io_INTRS_ready_3
      (_backend_io_INTRS_ready_3),
    .io_MOB_ready_0
      (_backend_io_MOB_ready_0),
    .io_MOB_ready_1
      (_backend_io_MOB_ready_1),
    .io_MOB_ready_2
      (_backend_io_MOB_ready_2),
    .io_MOB_ready_3
      (_backend_io_MOB_ready_3),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_address
      (_backend_io_FU_outputs_0_bits_address),
    .io_FU_outputs_0_bits_memory_type
      (_backend_io_FU_outputs_0_bits_memory_type),
    .io_FU_outputs_0_bits_access_width
      (_backend_io_FU_outputs_0_bits_access_width),
    .io_FU_outputs_0_bits_is_unsigned
      (_backend_io_FU_outputs_0_bits_is_unsigned),
    .io_FU_outputs_0_bits_wr_data
      (_backend_io_FU_outputs_0_bits_wr_data),
    .io_FU_outputs_0_bits_MOB_index
      (_backend_io_FU_outputs_0_bits_MOB_index),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_FTQ_index
      (_backend_io_FU_outputs_0_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_0_bits_exception
      (_backend_io_FU_outputs_0_bits_exception),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_address
      (_backend_io_FU_outputs_1_bits_address),
    .io_FU_outputs_1_bits_memory_type
      (_backend_io_FU_outputs_1_bits_memory_type),
    .io_FU_outputs_1_bits_access_width
      (_backend_io_FU_outputs_1_bits_access_width),
    .io_FU_outputs_1_bits_is_unsigned
      (_backend_io_FU_outputs_1_bits_is_unsigned),
    .io_FU_outputs_1_bits_wr_data
      (_backend_io_FU_outputs_1_bits_wr_data),
    .io_FU_outputs_1_bits_MOB_index
      (_backend_io_FU_outputs_1_bits_MOB_index),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_FTQ_index
      (_backend_io_FU_outputs_1_bits_FTQ_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_1_bits_exception
      (_backend_io_FU_outputs_1_bits_exception),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_address
      (_backend_io_FU_outputs_2_bits_address),
    .io_FU_outputs_2_bits_memory_type
      (_backend_io_FU_outputs_2_bits_memory_type),
    .io_FU_outputs_2_bits_access_width
      (_backend_io_FU_outputs_2_bits_access_width),
    .io_FU_outputs_2_bits_is_unsigned
      (_backend_io_FU_outputs_2_bits_is_unsigned),
    .io_FU_outputs_2_bits_wr_data
      (_backend_io_FU_outputs_2_bits_wr_data),
    .io_FU_outputs_2_bits_MOB_index
      (_backend_io_FU_outputs_2_bits_MOB_index),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_FTQ_index
      (_backend_io_FU_outputs_2_bits_FTQ_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_2_bits_exception
      (_backend_io_FU_outputs_2_bits_exception),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (_backend_io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (_backend_io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (_backend_io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_backend_io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (_backend_io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_address
      (_backend_io_FU_outputs_3_bits_address),
    .io_FU_outputs_3_bits_memory_type
      (_backend_io_FU_outputs_3_bits_memory_type),
    .io_FU_outputs_3_bits_access_width
      (_backend_io_FU_outputs_3_bits_access_width),
    .io_FU_outputs_3_bits_is_unsigned
      (_backend_io_FU_outputs_3_bits_is_unsigned),
    .io_FU_outputs_3_bits_wr_data
      (_backend_io_FU_outputs_3_bits_wr_data),
    .io_FU_outputs_3_bits_MOB_index
      (_backend_io_FU_outputs_3_bits_MOB_index),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_FTQ_index
      (_backend_io_FU_outputs_3_bits_FTQ_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index),
    .io_FU_outputs_3_bits_exception
      (_backend_io_FU_outputs_3_bits_exception)
  );
  FTQ FTQ (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_flush                                (flush),
    .io_FU_outputs_0_valid                   (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_branch_taken       (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid       (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_FTQ_index          (_backend_io_FU_outputs_0_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_predictions_ready                    (_FTQ_io_predictions_ready),
    .io_predictions_valid                    (_frontend_io_predictions_valid),
    .io_predictions_bits_valid               (_frontend_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC            (_frontend_io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC        (_frontend_io_predictions_bits_predicted_PC),
    .io_predictions_bits_ROB_index           (_frontend_io_predictions_bits_ROB_index),
    .io_predictions_bits_T_NT                (_frontend_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type             (_frontend_io_predictions_bits_br_type),
    .io_predictions_bits_dominant_index
      (_frontend_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC         (_frontend_io_predictions_bits_resolved_PC),
    .io_ROB_index                            (_ROB_io_ROB_index),
    .io_commit_valid                         (_BRU_io_commit_valid),
    .io_commit_bits_ROB_index                (_BRU_io_commit_bits_ROB_index),
    .io_FTQ_valid                            (_FTQ_io_FTQ_valid),
    .io_FTQ_fetch_PC                         (_FTQ_io_FTQ_fetch_PC),
    .io_FTQ_predicted_PC                     (_FTQ_io_FTQ_predicted_PC),
    .io_FTQ_T_NT                             (_FTQ_io_FTQ_T_NT),
    .io_FTQ_br_type                          (_FTQ_io_FTQ_br_type),
    .io_FTQ_dominant_index                   (_FTQ_io_FTQ_dominant_index),
    .io_FTQ_resolved_PC                      (_FTQ_io_FTQ_resolved_PC),
    .io_FTQ_index                            (_FTQ_io_FTQ_index)
  );
  ROB ROB (
    .clock                                                         (clock),
    .reset                                                         (reset),
    .io_flush                                                      (flush),
    .io_ROB_packet_ready
      (_ROB_io_ROB_packet_ready),
    .io_ROB_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid & all_INT_RS_accepted
       & all_MEM_RS_accepted),
    .io_ROB_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_0_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_ROB_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_ROB_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_ROB_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_ROB_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_ROB_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_ROB_packet_bits_decoded_instruction_0_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_0_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_ROB_packet_bits_decoded_instruction_0_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_ROB_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_ROB_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_ROB_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_ROB_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_0_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_ROB_packet_bits_decoded_instruction_0_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_1_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_ROB_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_ROB_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_ROB_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_ROB_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_ROB_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_ROB_packet_bits_decoded_instruction_1_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_1_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_ROB_packet_bits_decoded_instruction_1_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_ROB_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_ROB_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_ROB_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_ROB_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_1_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_ROB_packet_bits_decoded_instruction_1_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_2_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_ROB_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_ROB_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_ROB_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_ROB_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_ROB_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_ROB_packet_bits_decoded_instruction_2_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_2_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_ROB_packet_bits_decoded_instruction_2_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_ROB_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_ROB_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_ROB_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_ROB_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_2_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_ROB_packet_bits_decoded_instruction_2_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_3_RDold
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_ROB_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_ROB_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_ROB_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_ROB_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_ROB_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_ROB_packet_bits_decoded_instruction_3_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_3_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_ROB_packet_bits_decoded_instruction_3_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_ROB_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_ROB_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_ROB_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_ROB_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_3_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_ROB_packet_bits_decoded_instruction_3_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_ROB_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_ROB_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_ROB_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_ROB_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_ROB_packet_bits_GHR
      (_frontend_io_renamed_decoded_fetch_packet_bits_GHR),
    .io_ROB_packet_bits_TOS
      (_frontend_io_renamed_decoded_fetch_packet_bits_TOS),
    .io_ROB_packet_bits_NEXT
      (_frontend_io_renamed_decoded_fetch_packet_bits_NEXT),
    .io_ROB_packet_bits_free_list_front_pointer
      (_frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_address
      (_backend_io_FU_outputs_0_bits_address),
    .io_FU_outputs_0_bits_memory_type
      (_backend_io_FU_outputs_0_bits_memory_type),
    .io_FU_outputs_0_bits_access_width
      (_backend_io_FU_outputs_0_bits_access_width),
    .io_FU_outputs_0_bits_is_unsigned
      (_backend_io_FU_outputs_0_bits_is_unsigned),
    .io_FU_outputs_0_bits_wr_data
      (_backend_io_FU_outputs_0_bits_wr_data),
    .io_FU_outputs_0_bits_MOB_index
      (_backend_io_FU_outputs_0_bits_MOB_index),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_FTQ_index
      (_backend_io_FU_outputs_0_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_0_bits_exception
      (_backend_io_FU_outputs_0_bits_exception),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_address
      (_backend_io_FU_outputs_1_bits_address),
    .io_FU_outputs_1_bits_memory_type
      (_backend_io_FU_outputs_1_bits_memory_type),
    .io_FU_outputs_1_bits_access_width
      (_backend_io_FU_outputs_1_bits_access_width),
    .io_FU_outputs_1_bits_is_unsigned
      (_backend_io_FU_outputs_1_bits_is_unsigned),
    .io_FU_outputs_1_bits_wr_data
      (_backend_io_FU_outputs_1_bits_wr_data),
    .io_FU_outputs_1_bits_MOB_index
      (_backend_io_FU_outputs_1_bits_MOB_index),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_FTQ_index
      (_backend_io_FU_outputs_1_bits_FTQ_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_1_bits_exception
      (_backend_io_FU_outputs_1_bits_exception),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_address
      (_backend_io_FU_outputs_2_bits_address),
    .io_FU_outputs_2_bits_memory_type
      (_backend_io_FU_outputs_2_bits_memory_type),
    .io_FU_outputs_2_bits_access_width
      (_backend_io_FU_outputs_2_bits_access_width),
    .io_FU_outputs_2_bits_is_unsigned
      (_backend_io_FU_outputs_2_bits_is_unsigned),
    .io_FU_outputs_2_bits_wr_data
      (_backend_io_FU_outputs_2_bits_wr_data),
    .io_FU_outputs_2_bits_MOB_index
      (_backend_io_FU_outputs_2_bits_MOB_index),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_FTQ_index
      (_backend_io_FU_outputs_2_bits_FTQ_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_2_bits_exception
      (_backend_io_FU_outputs_2_bits_exception),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (_backend_io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (_backend_io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (_backend_io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_backend_io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (_backend_io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_address
      (_backend_io_FU_outputs_3_bits_address),
    .io_FU_outputs_3_bits_memory_type
      (_backend_io_FU_outputs_3_bits_memory_type),
    .io_FU_outputs_3_bits_access_width
      (_backend_io_FU_outputs_3_bits_access_width),
    .io_FU_outputs_3_bits_is_unsigned
      (_backend_io_FU_outputs_3_bits_is_unsigned),
    .io_FU_outputs_3_bits_wr_data
      (_backend_io_FU_outputs_3_bits_wr_data),
    .io_FU_outputs_3_bits_MOB_index
      (_backend_io_FU_outputs_3_bits_MOB_index),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_FTQ_index
      (_backend_io_FU_outputs_3_bits_FTQ_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index),
    .io_FU_outputs_3_bits_exception
      (_backend_io_FU_outputs_3_bits_exception),
    .io_ROB_output_row_valid
      (_ROB_io_ROB_output_row_valid),
    .io_ROB_output_fetch_PC
      (_ROB_io_ROB_output_fetch_PC),
    .io_ROB_output_ROB_index
      (_ROB_io_ROB_output_ROB_index),
    .io_ROB_output_GHR
      (_ROB_io_ROB_output_GHR),
    .io_ROB_output_NEXT
      (_ROB_io_ROB_output_NEXT),
    .io_ROB_output_TOS
      (_ROB_io_ROB_output_TOS),
    .io_ROB_output_free_list_front_pointer
      (_ROB_io_ROB_output_free_list_front_pointer),
    .io_ROB_output_ROB_entries_0_valid
      (_ROB_io_ROB_output_ROB_entries_0_valid),
    .io_ROB_output_ROB_entries_0_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_0_memory_type                       (/* unused */),
    .io_ROB_output_ROB_entries_0_RD
      (_ROB_io_ROB_output_ROB_entries_0_RD),
    .io_ROB_output_ROB_entries_0_RD_valid
      (_ROB_io_ROB_output_ROB_entries_0_RD_valid),
    .io_ROB_output_ROB_entries_0_RDold
      (_ROB_io_ROB_output_ROB_entries_0_RDold),
    .io_ROB_output_ROB_entries_1_valid
      (_ROB_io_ROB_output_ROB_entries_1_valid),
    .io_ROB_output_ROB_entries_1_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_1_memory_type                       (/* unused */),
    .io_ROB_output_ROB_entries_1_RD
      (_ROB_io_ROB_output_ROB_entries_1_RD),
    .io_ROB_output_ROB_entries_1_RD_valid
      (_ROB_io_ROB_output_ROB_entries_1_RD_valid),
    .io_ROB_output_ROB_entries_1_RDold
      (_ROB_io_ROB_output_ROB_entries_1_RDold),
    .io_ROB_output_ROB_entries_2_valid
      (_ROB_io_ROB_output_ROB_entries_2_valid),
    .io_ROB_output_ROB_entries_2_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_2_memory_type                       (/* unused */),
    .io_ROB_output_ROB_entries_2_RD
      (_ROB_io_ROB_output_ROB_entries_2_RD),
    .io_ROB_output_ROB_entries_2_RD_valid
      (_ROB_io_ROB_output_ROB_entries_2_RD_valid),
    .io_ROB_output_ROB_entries_2_RDold
      (_ROB_io_ROB_output_ROB_entries_2_RDold),
    .io_ROB_output_ROB_entries_3_valid
      (_ROB_io_ROB_output_ROB_entries_3_valid),
    .io_ROB_output_ROB_entries_3_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_3_memory_type                       (/* unused */),
    .io_ROB_output_ROB_entries_3_RD
      (_ROB_io_ROB_output_ROB_entries_3_RD),
    .io_ROB_output_ROB_entries_3_RD_valid
      (_ROB_io_ROB_output_ROB_entries_3_RD_valid),
    .io_ROB_output_ROB_entries_3_RDold
      (_ROB_io_ROB_output_ROB_entries_3_RDold),
    .io_ROB_output_complete_0
      (_ROB_io_ROB_output_complete_0),
    .io_ROB_output_complete_1
      (_ROB_io_ROB_output_complete_1),
    .io_ROB_output_complete_2
      (_ROB_io_ROB_output_complete_2),
    .io_ROB_output_complete_3
      (_ROB_io_ROB_output_complete_3),
    .io_ROB_output_exception_0
      (_ROB_io_ROB_output_exception_0),
    .io_ROB_output_exception_1
      (_ROB_io_ROB_output_exception_1),
    .io_ROB_output_exception_2
      (_ROB_io_ROB_output_exception_2),
    .io_ROB_output_exception_3
      (_ROB_io_ROB_output_exception_3),
    .io_commit_valid                                               (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC
      (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_exception
      (_BRU_io_commit_bits_exception),
    .io_commit_bits_expected_PC
      (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS
      (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0
      (_BRU_io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1
      (_BRU_io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2
      (_BRU_io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3
      (_BRU_io_commit_bits_RDold_3),
    .io_commit_bits_RD_0
      (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (_BRU_io_commit_bits_RD_valid_3),
    .io_ROB_index                                                  (_ROB_io_ROB_index),
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data)
  );
  BRU BRU (
    .io_FTQ_valid                           (_FTQ_io_FTQ_valid),
    .io_FTQ_fetch_PC                        (_FTQ_io_FTQ_fetch_PC),
    .io_FTQ_predicted_PC                    (_FTQ_io_FTQ_predicted_PC),
    .io_FTQ_T_NT                            (_FTQ_io_FTQ_T_NT),
    .io_FTQ_br_type                         (_FTQ_io_FTQ_br_type),
    .io_FTQ_dominant_index                  (_FTQ_io_FTQ_dominant_index),
    .io_FTQ_resolved_PC                     (_FTQ_io_FTQ_resolved_PC),
    .io_ROB_output_row_valid                (_ROB_io_ROB_output_row_valid),
    .io_ROB_output_fetch_PC                 (_ROB_io_ROB_output_fetch_PC),
    .io_ROB_output_ROB_index                (_ROB_io_ROB_output_ROB_index),
    .io_ROB_output_GHR                      (_ROB_io_ROB_output_GHR),
    .io_ROB_output_NEXT                     (_ROB_io_ROB_output_NEXT),
    .io_ROB_output_TOS                      (_ROB_io_ROB_output_TOS),
    .io_ROB_output_free_list_front_pointer  (_ROB_io_ROB_output_free_list_front_pointer),
    .io_ROB_output_ROB_entries_0_valid      (_ROB_io_ROB_output_ROB_entries_0_valid),
    .io_ROB_output_ROB_entries_0_RD         (_ROB_io_ROB_output_ROB_entries_0_RD),
    .io_ROB_output_ROB_entries_0_RD_valid   (_ROB_io_ROB_output_ROB_entries_0_RD_valid),
    .io_ROB_output_ROB_entries_0_RDold      (_ROB_io_ROB_output_ROB_entries_0_RDold),
    .io_ROB_output_ROB_entries_1_valid      (_ROB_io_ROB_output_ROB_entries_1_valid),
    .io_ROB_output_ROB_entries_1_RD         (_ROB_io_ROB_output_ROB_entries_1_RD),
    .io_ROB_output_ROB_entries_1_RD_valid   (_ROB_io_ROB_output_ROB_entries_1_RD_valid),
    .io_ROB_output_ROB_entries_1_RDold      (_ROB_io_ROB_output_ROB_entries_1_RDold),
    .io_ROB_output_ROB_entries_2_valid      (_ROB_io_ROB_output_ROB_entries_2_valid),
    .io_ROB_output_ROB_entries_2_RD         (_ROB_io_ROB_output_ROB_entries_2_RD),
    .io_ROB_output_ROB_entries_2_RD_valid   (_ROB_io_ROB_output_ROB_entries_2_RD_valid),
    .io_ROB_output_ROB_entries_2_RDold      (_ROB_io_ROB_output_ROB_entries_2_RDold),
    .io_ROB_output_ROB_entries_3_valid      (_ROB_io_ROB_output_ROB_entries_3_valid),
    .io_ROB_output_ROB_entries_3_RD         (_ROB_io_ROB_output_ROB_entries_3_RD),
    .io_ROB_output_ROB_entries_3_RD_valid   (_ROB_io_ROB_output_ROB_entries_3_RD_valid),
    .io_ROB_output_ROB_entries_3_RDold      (_ROB_io_ROB_output_ROB_entries_3_RDold),
    .io_ROB_output_complete_0               (_ROB_io_ROB_output_complete_0),
    .io_ROB_output_complete_1               (_ROB_io_ROB_output_complete_1),
    .io_ROB_output_complete_2               (_ROB_io_ROB_output_complete_2),
    .io_ROB_output_complete_3               (_ROB_io_ROB_output_complete_3),
    .io_ROB_output_exception_0              (_ROB_io_ROB_output_exception_0),
    .io_ROB_output_exception_1              (_ROB_io_ROB_output_exception_1),
    .io_ROB_output_exception_2              (_ROB_io_ROB_output_exception_2),
    .io_ROB_output_exception_3              (_ROB_io_ROB_output_exception_3),
    .io_commit_valid                        (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC                (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                    (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index               (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type                 (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index      (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction        (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_exception               (_BRU_io_commit_bits_exception),
    .io_commit_bits_expected_PC             (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR                     (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS                     (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT                    (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                 (_BRU_io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                 (_BRU_io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                 (_BRU_io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                 (_BRU_io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                    (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (_BRU_io_commit_bits_RD_valid_3)
  );
  assign io_commit_valid = _BRU_io_commit_valid;
  assign io_commit_bits_fetch_PC = _BRU_io_commit_bits_fetch_PC;
  assign io_commit_bits_T_NT = _BRU_io_commit_bits_T_NT;
  assign io_commit_bits_ROB_index = _BRU_io_commit_bits_ROB_index;
  assign io_commit_bits_br_type = _BRU_io_commit_bits_br_type;
  assign io_commit_bits_fetch_packet_index = _BRU_io_commit_bits_fetch_packet_index;
  assign io_commit_bits_is_misprediction = _BRU_io_commit_bits_is_misprediction;
  assign io_commit_bits_exception = _BRU_io_commit_bits_exception;
  assign io_commit_bits_expected_PC = _BRU_io_commit_bits_expected_PC;
  assign io_commit_bits_GHR = _BRU_io_commit_bits_GHR;
  assign io_commit_bits_TOS = _BRU_io_commit_bits_TOS;
  assign io_commit_bits_NEXT = _BRU_io_commit_bits_NEXT;
  assign io_commit_bits_free_list_front_pointer =
    _BRU_io_commit_bits_free_list_front_pointer;
  assign io_commit_bits_RDold_0 = _BRU_io_commit_bits_RDold_0;
  assign io_commit_bits_RDold_1 = _BRU_io_commit_bits_RDold_1;
  assign io_commit_bits_RDold_2 = _BRU_io_commit_bits_RDold_2;
  assign io_commit_bits_RDold_3 = _BRU_io_commit_bits_RDold_3;
  assign io_commit_bits_RD_0 = _BRU_io_commit_bits_RD_0;
  assign io_commit_bits_RD_1 = _BRU_io_commit_bits_RD_1;
  assign io_commit_bits_RD_2 = _BRU_io_commit_bits_RD_2;
  assign io_commit_bits_RD_3 = _BRU_io_commit_bits_RD_3;
  assign io_commit_bits_RD_valid_0 = _BRU_io_commit_bits_RD_valid_0;
  assign io_commit_bits_RD_valid_1 = _BRU_io_commit_bits_RD_valid_1;
  assign io_commit_bits_RD_valid_2 = _BRU_io_commit_bits_RD_valid_2;
  assign io_commit_bits_RD_valid_3 = _BRU_io_commit_bits_RD_valid_3;
  assign io_flush = flush;
endmodule

module Queue1_UInt256(
  input          clock,
                 reset,
                 io_enq_valid,
  input  [255:0] io_enq_bits,
  input          io_deq_ready,
  output         io_deq_valid,
  output [255:0] io_deq_bits
);

  reg  [255:0] ram;
  reg          full;
  wire         io_deq_valid_0 = io_enq_valid | full;
  wire         do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (do_enq)
      ram <= io_enq_bits;
    if (reset)
      full <= 1'h0;
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))
      full <= do_enq;
  end // always @(posedge)
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits = full ? ram : io_enq_bits;
endmodule

// VCS coverage exclude_file
module mem_64x2_0(
  input  [5:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [5:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:63];
  reg       _R0_en_d0;
  reg [5:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
endmodule

module SDPReadWriteSmem_1(
  input        clock,
               reset,
  input  [5:0] io_rd_addr,
  output [1:0] io_data_out,
  input  [5:0] io_wr_addr,
  input        io_wr_en,
  input  [1:0] io_data_in
);

  wire [1:0] _mem_ext_R0_data;
  reg        hazard_reg;
  reg  [1:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 2'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_64x2_0 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

// VCS coverage exclude_file
module mem_64x278(
  input  [5:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [277:0] R0_data,
  input  [5:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [277:0] W0_data
);

  reg [277:0] Memory[0:63];
  reg         _R0_en_d0;
  reg [5:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 278'bx;
endmodule

module icache_ReadWriteSmem(
  input          clock,
                 io_wr_en,
  input  [5:0]   io_addr,
  input  [20:0]  io_data_in_tag,
  input  [255:0] io_data_in_data,
  output         io_data_out_valid,
  output [20:0]  io_data_out_tag,
  output [255:0] io_data_out_data
);

  wire [277:0] _mem_ext_R0_data;
  mem_64x278 mem_ext (
    .R0_addr (io_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data ({io_data_in_data, io_data_in_tag, 1'h1})
  );
  assign io_data_out_valid = _mem_ext_R0_data[0];
  assign io_data_out_tag = _mem_ext_R0_data[21:1];
  assign io_data_out_data = _mem_ext_R0_data[277:22];
endmodule

module instruction_validator(
  input  [1:0] io_instruction_index,
  output [3:0] io_instruction_output
);

  wire [3:0][3:0] _GEN = '{4'h1, 4'h3, 4'h7, 4'hF};
  assign io_instruction_output = _GEN[io_instruction_index];
endmodule

module Queue1_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
                io_enq_bits_instructions_1_instruction,
                io_enq_bits_instructions_2_instruction,
                io_enq_bits_instructions_3_instruction,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS
);

  reg [233:0] ram;
  reg         full;
  always @(posedge clock) begin
    automatic logic do_enq;
    do_enq = ~full & io_enq_valid;
    if (do_enq)
      ram <=
        {40'h3,
         io_enq_bits_instructions_3_instruction,
         10'h2,
         io_enq_bits_instructions_2_instruction,
         10'h1,
         io_enq_bits_instructions_1_instruction,
         10'h0,
         io_enq_bits_instructions_0_instruction,
         io_enq_bits_valid_bits_3,
         io_enq_bits_valid_bits_2,
         io_enq_bits_valid_bits_1,
         io_enq_bits_valid_bits_0,
         io_enq_bits_fetch_PC};
    if (reset)
      full <= 1'h0;
    else if (do_enq)
      full <= do_enq;
  end // always @(posedge)
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_enq_valid | full;
  assign io_deq_bits_fetch_PC = full ? ram[31:0] : io_enq_bits_fetch_PC;
  assign io_deq_bits_valid_bits_0 = full ? ram[32] : io_enq_bits_valid_bits_0;
  assign io_deq_bits_valid_bits_1 = full ? ram[33] : io_enq_bits_valid_bits_1;
  assign io_deq_bits_valid_bits_2 = full ? ram[34] : io_enq_bits_valid_bits_2;
  assign io_deq_bits_valid_bits_3 = full ? ram[35] : io_enq_bits_valid_bits_3;
  assign io_deq_bits_instructions_0_instruction =
    full ? ram[67:36] : io_enq_bits_instructions_0_instruction;
  assign io_deq_bits_instructions_0_packet_index = full ? ram[71:68] : 4'h0;
  assign io_deq_bits_instructions_0_ROB_index = full ? ram[77:72] : 6'h0;
  assign io_deq_bits_instructions_1_instruction =
    full ? ram[109:78] : io_enq_bits_instructions_1_instruction;
  assign io_deq_bits_instructions_1_packet_index = full ? ram[113:110] : 4'h1;
  assign io_deq_bits_instructions_1_ROB_index = full ? ram[119:114] : 6'h0;
  assign io_deq_bits_instructions_2_instruction =
    full ? ram[151:120] : io_enq_bits_instructions_2_instruction;
  assign io_deq_bits_instructions_2_packet_index = full ? ram[155:152] : 4'h2;
  assign io_deq_bits_instructions_2_ROB_index = full ? ram[161:156] : 6'h0;
  assign io_deq_bits_instructions_3_instruction =
    full ? ram[193:162] : io_enq_bits_instructions_3_instruction;
  assign io_deq_bits_instructions_3_packet_index = full ? ram[197:194] : 4'h3;
  assign io_deq_bits_instructions_3_ROB_index = full ? ram[203:198] : 6'h0;
  assign io_deq_bits_GHR = full ? ram[219:204] : 16'h0;
  assign io_deq_bits_NEXT = full ? ram[226:220] : 7'h0;
  assign io_deq_bits_TOS = full ? ram[233:227] : 7'h0;
endmodule

module L1_instruction_cache(
  input         clock,
                reset,
  output        m_axi_awvalid,
  input         m_axi_awready,
  output [7:0]  m_axi_awid,
  output [31:0] m_axi_awaddr,
  output [7:0]  m_axi_awlen,
  output [2:0]  m_axi_awsize,
  output [1:0]  m_axi_awburst,
  output        m_axi_awlock,
  output [3:0]  m_axi_awcache,
  output [2:0]  m_axi_awprot,
  output [3:0]  m_axi_awqos,
                m_axi_awregion,
  output        m_axi_awuser,
  input         m_axi_wready,
  output        m_axi_wvalid,
  output [31:0] m_axi_wdata,
  output [3:0]  m_axi_wstrb,
  output        m_axi_wlast,
                m_axi_wuser,
                m_axi_bready,
  input         m_axi_bvalid,
  input  [7:0]  m_axi_bid,
  input  [1:0]  m_axi_bresp,
  input         m_axi_buser,
  output        m_axi_arvalid,
  input         m_axi_arready,
  output [7:0]  m_axi_arid,
  output [31:0] m_axi_araddr,
  output [7:0]  m_axi_arlen,
  output [2:0]  m_axi_arsize,
  output [1:0]  m_axi_arburst,
  output        m_axi_arlock,
  output [3:0]  m_axi_arcache,
  output [2:0]  m_axi_arprot,
  output [3:0]  m_axi_arqos,
                m_axi_arregion,
  output        m_axi_aruser,
                m_axi_rready,
  input         m_axi_rvalid,
  input  [7:0]  m_axi_rid,
  input  [31:0] m_axi_rdata,
  input  [1:0]  m_axi_rresp,
  input         m_axi_rlast,
                m_axi_ruser,
  output        io_CPU_request_ready,
                io_CPU_response_valid,
  output [31:0] io_CPU_response_bits_fetch_PC,
  output        io_CPU_response_bits_valid_bits_0,
                io_CPU_response_bits_valid_bits_1,
                io_CPU_response_bits_valid_bits_2,
                io_CPU_response_bits_valid_bits_3,
  output [31:0] io_CPU_response_bits_instructions_0_instruction,
  output [3:0]  io_CPU_response_bits_instructions_0_packet_index,
  output [5:0]  io_CPU_response_bits_instructions_0_ROB_index,
  output [31:0] io_CPU_response_bits_instructions_1_instruction,
  output [3:0]  io_CPU_response_bits_instructions_1_packet_index,
  output [5:0]  io_CPU_response_bits_instructions_1_ROB_index,
  output [31:0] io_CPU_response_bits_instructions_2_instruction,
  output [3:0]  io_CPU_response_bits_instructions_2_packet_index,
  output [5:0]  io_CPU_response_bits_instructions_2_ROB_index,
  output [31:0] io_CPU_response_bits_instructions_3_instruction,
  output [3:0]  io_CPU_response_bits_instructions_3_packet_index,
  output [5:0]  io_CPU_response_bits_instructions_3_ROB_index,
  output [15:0] io_CPU_response_bits_GHR,
  output [6:0]  io_CPU_response_bits_NEXT,
                io_CPU_response_bits_TOS
);

  wire             CPU_response_valid;
  wire             miss;
  wire [1:0]       hit_oh;
  wire             _CPU_response_skid_buffer_io_enq_ready;
  wire [3:0]       _validator_io_instruction_output;
  wire             _data_memory_1_io_data_out_valid;
  wire [20:0]      _data_memory_1_io_data_out_tag;
  wire [255:0]     _data_memory_1_io_data_out_data;
  wire             _data_memory_0_io_data_out_valid;
  wire [20:0]      _data_memory_0_io_data_out_tag;
  wire [255:0]     _data_memory_0_io_data_out_data;
  wire [1:0]       _LRU_memory_io_data_out;
  wire             _final_response_buffer_io_deq_valid;
  wire [255:0]     _final_response_buffer_io_deq_bits;
  reg  [255:0]     AXI_AW_DATA_BUFFER;
  reg  [1:0]       AXI_REQUEST_STATE;
  wire             m_axi_wvalid_0 = AXI_REQUEST_STATE == 2'h1;
  wire             m_axi_rready_0 = AXI_REQUEST_STATE == 2'h2;
  wire             _GEN = m_axi_rready_0 & m_axi_rvalid;
  reg  [31:0]      write_counter;
  wire             m_axi_wlast_0 = m_axi_wvalid_0 & write_counter == 32'h0;
  reg  [255:0]     AXI_read_buffer;
  wire             _GEN_0 = _GEN & m_axi_rlast;
  wire [255:0]     _GEN_1 = {m_axi_rdata, AXI_read_buffer[255:32]};
  reg  [2:0]       cache_state;
  reg  [31:0]      fetch_PC_buf_addr;
  reg  [31:0]      replay_address_addr;
  reg  [31:0]      replay_address_wr_data;
  reg              replay_address_wr_en;
  reg  [31:0]      request_addr;
  reg              cache_valid;
  wire             _GEN_2 = cache_state == 3'h1;
  wire             m_axi_arvalid_0 =
    (|cache_state) ? _GEN_2 & ~(|AXI_REQUEST_STATE) : miss & ~(|AXI_REQUEST_STATE);
  wire             _GEN_3 = (|cache_state) ? _GEN_2 : miss;
  wire             _GEN_4 = (|cache_state) ? _GEN_2 : miss;
  wire             _GEN_5 = cache_state == 3'h2;
  wire             _GEN_6 = ~(|cache_state) | _GEN_2;
  wire             _GEN_7 = ~_GEN_6 & _GEN_5;
  wire [255:0]     axi_response =
    _GEN_6 | ~_GEN_5 ? 256'h0 : _final_response_buffer_io_deq_bits;
  wire             axi_response_valid =
    ~_GEN_6 & _GEN_5 & _GEN_7 & _final_response_buffer_io_deq_valid;
  wire             _current_address_T_1 = (|cache_state) | miss;
  wire [31:0]      current_address_addr =
    _current_address_T_1 ? replay_address_addr : 32'h0;
  wire [31:0]      current_address_wr_data =
    _current_address_T_1 ? replay_address_wr_data : 32'h0;
  wire             current_address_wr_en = _current_address_T_1 & replay_address_wr_en;
  wire [20:0]      current_packet_tag = current_address_addr[31:11];
  wire [5:0]       current_packet_set = current_address_addr[10:5];
  wire             current_packet_fetch_packet = current_address_addr[4];
  wire [2:0]       current_packet_instruction_offset = current_address_addr[4:2];
  reg  [5:0]       LRU_memory_io_wr_addr_REG;
  wire [1:0]       allocate_way =
    _LRU_memory_io_data_out[1] ? {1'h0, ~(_LRU_memory_io_data_out[0])} : 2'h2;
  wire             _data_memory_1_io_wr_en_T_2 = cache_state == 3'h2;
  reg  [20:0]      hit_oh_vec_0_REG;
  wire             hit_oh_vec_0 =
    _data_memory_0_io_data_out_tag == hit_oh_vec_0_REG & _data_memory_0_io_data_out_valid;
  reg  [20:0]      hit_oh_vec_1_REG;
  wire             hit_oh_vec_1 =
    _data_memory_1_io_data_out_tag == hit_oh_vec_1_REG & _data_memory_1_io_data_out_valid;
  assign hit_oh = {hit_oh_vec_1, hit_oh_vec_0};
  wire             replay_valid = cache_state == 3'h3;
  reg              hit_REG_2;
  wire             hit = (|hit_oh) & replay_valid & ~hit_REG_2;
  reg              miss_REG_2;
  assign miss = ~(|hit_oh) & replay_valid & ~miss_REG_2;
  wire [255:0]     hit_instruction_data =
    hit_oh_vec_1
      ? _data_memory_1_io_data_out_data
      : hit_oh_vec_0 ? _data_memory_0_io_data_out_data : 256'h0;
  wire [31:0]      instruction_vec_0 = hit_instruction_data[31:0];
  wire [31:0]      instruction_vec_1 = hit_instruction_data[63:32];
  wire [31:0]      instruction_vec_2 = hit_instruction_data[95:64];
  wire [31:0]      instruction_vec_3 = hit_instruction_data[127:96];
  wire [31:0]      instruction_vec_4 = hit_instruction_data[159:128];
  wire [31:0]      instruction_vec_5 = hit_instruction_data[191:160];
  wire [31:0]      instruction_vec_6 = hit_instruction_data[223:192];
  wire [31:0]      instruction_vec_7 = hit_instruction_data[255:224];
  reg              CPU_response_bits_instructions_0_instruction_REG;
  wire [7:0][31:0] _GEN_8 =
    {{instruction_vec_7},
     {instruction_vec_6},
     {instruction_vec_5},
     {instruction_vec_4},
     {instruction_vec_3},
     {instruction_vec_2},
     {instruction_vec_1},
     {instruction_vec_0}};
  reg              CPU_response_bits_instructions_1_instruction_REG;
  reg              CPU_response_bits_instructions_2_instruction_REG;
  reg              CPU_response_bits_instructions_3_instruction_REG;
  assign CPU_response_valid = cache_valid | hit;
  always @(posedge clock) begin
    automatic logic _GEN_9;
    automatic logic _GEN_10;
    _GEN_9 = m_axi_wready & m_axi_wvalid_0;
    _GEN_10 = m_axi_wvalid_0 & _GEN_9;
    if (_GEN_10)
      AXI_AW_DATA_BUFFER <= {32'h0, AXI_AW_DATA_BUFFER[255:32]};
    if (~m_axi_rready_0 | _GEN_0 | ~_GEN) begin
    end
    else
      AXI_read_buffer <= _GEN_1;
    LRU_memory_io_wr_addr_REG <= current_packet_set;
    hit_oh_vec_0_REG <= current_packet_tag;
    hit_oh_vec_1_REG <= current_packet_tag;
    hit_REG_2 <= reset;
    miss_REG_2 <= reset;
    CPU_response_bits_instructions_0_instruction_REG <= current_packet_fetch_packet;
    CPU_response_bits_instructions_1_instruction_REG <= current_packet_fetch_packet;
    CPU_response_bits_instructions_2_instruction_REG <= current_packet_fetch_packet;
    CPU_response_bits_instructions_3_instruction_REG <= current_packet_fetch_packet;
    if (reset) begin
      AXI_REQUEST_STATE <= 2'h0;
      write_counter <= 32'h0;
      cache_state <= 3'h0;
      fetch_PC_buf_addr <= 32'h0;
      replay_address_addr <= 32'h0;
      replay_address_wr_data <= 32'h0;
      replay_address_wr_en <= 1'h0;
      request_addr <= 32'h0;
      cache_valid <= 1'h0;
    end
    else begin
      automatic logic _GEN_11 = (|cache_state) | miss;
      automatic logic _GEN_12;
      _GEN_12 =
        cache_state == 3'h3 & CPU_response_valid & _CPU_response_skid_buffer_io_enq_ready;
      if (|AXI_REQUEST_STATE) begin
        if (m_axi_wvalid_0) begin
          if (m_axi_wlast_0 & _GEN_9)
            AXI_REQUEST_STATE <= 2'h3;
        end
        else if ((&AXI_REQUEST_STATE)
                   ? (&AXI_REQUEST_STATE) & m_axi_bvalid
                   : m_axi_rready_0 & m_axi_rlast & _GEN)
          AXI_REQUEST_STATE <= 2'h0;
      end
      else
        AXI_REQUEST_STATE <= {m_axi_arready & m_axi_arvalid_0, 1'h0};
      if (_GEN_10)
        write_counter <= write_counter - 32'h1;
      if (|cache_state) begin
        if (_GEN_2) begin
          if (m_axi_arready & m_axi_arvalid_0)
            cache_state <= 3'h2;
        end
        else if (_GEN_5) begin
          if (axi_response_valid)
            cache_state <= 3'h3;
        end
        else if (_GEN_12)
          cache_state <= 3'h0;
      end
      else if (miss) begin
        if (m_axi_arready & m_axi_arvalid_0)
          cache_state <= 3'h2;
        else
          cache_state <= 3'h1;
      end
      if (_GEN_11) begin
      end
      else begin
        fetch_PC_buf_addr <= 32'h0;
        replay_address_addr <= 32'h0;
        replay_address_wr_data <= 32'h0;
      end
      replay_address_wr_en <= _GEN_11 & replay_address_wr_en;
      if (_GEN_11) begin
      end
      else
        request_addr <= 32'h0;
      cache_valid <= (_GEN_6 | _GEN_5 | ~_GEN_12) & cache_valid;
    end
  end // always @(posedge)
  Queue1_UInt256 final_response_buffer (
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (m_axi_rready_0 & _GEN_0),
    .io_enq_bits  (_GEN_1),
    .io_deq_ready (_GEN_7),
    .io_deq_valid (_final_response_buffer_io_deq_valid),
    .io_deq_bits  (_final_response_buffer_io_deq_bits)
  );
  SDPReadWriteSmem_1 LRU_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr  (current_packet_set),
    .io_data_out (_LRU_memory_io_data_out),
    .io_wr_addr  (LRU_memory_io_wr_addr_REG),
    .io_wr_en    (hit),
    .io_data_in
      ({2{(_LRU_memory_io_data_out | hit_oh) != 2'h3}} & _LRU_memory_io_data_out | hit_oh)
  );
  icache_ReadWriteSmem data_memory_0 (
    .clock             (clock),
    .io_wr_en
      (axi_response_valid & allocate_way[0] & _data_memory_1_io_wr_en_T_2),
    .io_addr           (current_packet_set),
    .io_data_in_tag    (replay_address_addr[31:11]),
    .io_data_in_data   (axi_response),
    .io_data_out_valid (_data_memory_0_io_data_out_valid),
    .io_data_out_tag   (_data_memory_0_io_data_out_tag),
    .io_data_out_data  (_data_memory_0_io_data_out_data)
  );
  icache_ReadWriteSmem data_memory_1 (
    .clock             (clock),
    .io_wr_en
      (axi_response_valid & allocate_way[1] & _data_memory_1_io_wr_en_T_2),
    .io_addr           (current_packet_set),
    .io_data_in_tag    (replay_address_addr[31:11]),
    .io_data_in_data   (axi_response),
    .io_data_out_valid (_data_memory_1_io_data_out_valid),
    .io_data_out_tag   (_data_memory_1_io_data_out_tag),
    .io_data_out_data  (_data_memory_1_io_data_out_data)
  );
  instruction_validator validator (
    .io_instruction_index  (fetch_PC_buf_addr[3:2]),
    .io_instruction_output (_validator_io_instruction_output)
  );
  Queue1_fetch_packet CPU_response_skid_buffer (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_ready                            (_CPU_response_skid_buffer_io_enq_ready),
    .io_enq_valid                            (CPU_response_valid),
    .io_enq_bits_fetch_PC                    (fetch_PC_buf_addr),
    .io_enq_bits_valid_bits_0
      (_validator_io_instruction_output[3] & CPU_response_valid),
    .io_enq_bits_valid_bits_1
      (_validator_io_instruction_output[2] & CPU_response_valid),
    .io_enq_bits_valid_bits_2
      (_validator_io_instruction_output[1] & CPU_response_valid),
    .io_enq_bits_valid_bits_3
      (_validator_io_instruction_output[0] & CPU_response_valid),
    .io_enq_bits_instructions_0_instruction
      (_GEN_8[{CPU_response_bits_instructions_0_instruction_REG, 2'h0}]),
    .io_enq_bits_instructions_1_instruction
      (_GEN_8[{CPU_response_bits_instructions_1_instruction_REG, 2'h0} + 3'h1]),
    .io_enq_bits_instructions_2_instruction
      (_GEN_8[{CPU_response_bits_instructions_2_instruction_REG, 2'h0} + 3'h2]),
    .io_enq_bits_instructions_3_instruction
      (_GEN_8[{CPU_response_bits_instructions_3_instruction_REG, 2'h0} + 3'h3]),
    .io_deq_valid                            (io_CPU_response_valid),
    .io_deq_bits_fetch_PC                    (io_CPU_response_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_CPU_response_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_CPU_response_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_CPU_response_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_CPU_response_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction
      (io_CPU_response_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index
      (io_CPU_response_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index
      (io_CPU_response_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction
      (io_CPU_response_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index
      (io_CPU_response_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index
      (io_CPU_response_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction
      (io_CPU_response_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index
      (io_CPU_response_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index
      (io_CPU_response_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction
      (io_CPU_response_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index
      (io_CPU_response_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index
      (io_CPU_response_bits_instructions_3_ROB_index),
    .io_deq_bits_GHR                         (io_CPU_response_bits_GHR),
    .io_deq_bits_NEXT                        (io_CPU_response_bits_NEXT),
    .io_deq_bits_TOS                         (io_CPU_response_bits_TOS)
  );
  assign m_axi_awvalid = 1'h0;
  assign m_axi_awid = 8'h0;
  assign m_axi_awaddr = 32'h0;
  assign m_axi_awlen = 8'h0;
  assign m_axi_awsize = 3'h0;
  assign m_axi_awburst = 2'h0;
  assign m_axi_awlock = 1'h0;
  assign m_axi_awcache = 4'h0;
  assign m_axi_awprot = 3'h0;
  assign m_axi_awqos = 4'h0;
  assign m_axi_awregion = 4'h0;
  assign m_axi_awuser = 1'h0;
  assign m_axi_wvalid = m_axi_wvalid_0;
  assign m_axi_wdata = m_axi_wvalid_0 ? AXI_AW_DATA_BUFFER[31:0] : 32'h0;
  assign m_axi_wstrb = {4{m_axi_wvalid_0}};
  assign m_axi_wlast = m_axi_wlast_0;
  assign m_axi_wuser = 1'h0;
  assign m_axi_bready = &AXI_REQUEST_STATE;
  assign m_axi_arvalid = m_axi_arvalid_0;
  assign m_axi_arid = 8'h0;
  assign m_axi_araddr = _GEN_3 ? request_addr : 32'h0;
  assign m_axi_arlen = _GEN_3 ? 8'h7 : 8'h0;
  assign m_axi_arsize = {1'h0, _GEN_4, 1'h0};
  assign m_axi_arburst = {1'h0, _GEN_4};
  assign m_axi_arlock = 1'h0;
  assign m_axi_arcache = 4'h0;
  assign m_axi_arprot = 3'h0;
  assign m_axi_arqos = 4'h0;
  assign m_axi_arregion = 4'h0;
  assign m_axi_aruser = 1'h0;
  assign m_axi_rready = m_axi_rready_0;
  assign io_CPU_request_ready = ~(|cache_state) & ~miss;
endmodule

// VCS coverage exclude_file
module ram_4x336(
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [335:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [335:0] W0_data
);

  reg [335:0] Memory[0:3];
  reg         _R0_en_d0;
  reg [1:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 336'bx;
endmodule

module Queue4_AXI_request_Q_entry(
  input          clock,
                 reset,
  output         io_enq_ready,
  input          io_enq_valid,
                 io_enq_bits_write_valid,
  input  [31:0]  io_enq_bits_write_address,
  input  [255:0] io_enq_bits_write_data,
  input  [6:0]   io_enq_bits_write_bytes,
  input          io_enq_bits_read_valid,
  input  [31:0]  io_enq_bits_read_address,
  input  [6:0]   io_enq_bits_read_bytes,
  input          io_deq_ready,
  output         io_deq_valid,
                 io_deq_bits_write_valid,
  output [31:0]  io_deq_bits_write_address,
  output [255:0] io_deq_bits_write_data,
  output [6:0]   io_deq_bits_write_bytes,
  output         io_deq_bits_read_valid,
  output [31:0]  io_deq_bits_read_address,
  output [6:0]   io_deq_bits_read_bytes,
  output [2:0]   io_count
);

  wire [335:0] _ram_ext_R0_data;
  reg  [1:0]   enq_ptr_value;
  reg  [1:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 2'h0;
      deq_ptr_value <= 2'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 2'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 2'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_4x336 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 2'h0 : deq_ptr_value + 2'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_read_bytes,
        io_enq_bits_read_address,
        io_enq_bits_read_valid,
        io_enq_bits_write_bytes,
        io_enq_bits_write_data,
        io_enq_bits_write_address,
        io_enq_bits_write_valid})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_write_valid = _ram_ext_R0_data[0];
  assign io_deq_bits_write_address = _ram_ext_R0_data[32:1];
  assign io_deq_bits_write_data = _ram_ext_R0_data[288:33];
  assign io_deq_bits_write_bytes = _ram_ext_R0_data[295:289];
  assign io_deq_bits_read_valid = _ram_ext_R0_data[296];
  assign io_deq_bits_read_address = _ram_ext_R0_data[328:297];
  assign io_deq_bits_read_bytes = _ram_ext_R0_data[335:329];
  assign io_count = {maybe_full & ptr_match, enq_ptr_value - deq_ptr_value};
endmodule

module Queue1_UInt256_2(
  input          clock,
                 reset,
                 io_enq_valid,
  input  [255:0] io_enq_bits,
  output         io_deq_valid,
  output [255:0] io_deq_bits
);

  reg [255:0] ram;
  reg         full;
  always @(posedge clock) begin
    automatic logic do_enq;
    do_enq = ~full & io_enq_valid;
    if (do_enq)
      ram <= io_enq_bits;
    if (reset)
      full <= 1'h0;
    else if (~(do_enq == full))
      full <= do_enq;
  end // always @(posedge)
  assign io_deq_valid = full;
  assign io_deq_bits = ram;
endmodule

// VCS coverage exclude_file
module ram_256x8(
  input  [7:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [7:0] R0_data,
  input  [7:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [7:0] W0_data
);

  reg [7:0] Memory[0:255];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;
endmodule

module ReadWriteSmem(
  input        clock,
               io_wr_en,
  input  [7:0] io_addr,
               io_data_in,
  output [7:0] io_data_out
);

  wire [7:0] _ram_ext_R0_data;
  reg  [7:0] dataOut;
  always @(posedge clock)
    dataOut <= _ram_ext_R0_data;
  ram_256x8 ram_ext (
    .R0_addr (io_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (io_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = dataOut;
endmodule

// VCS coverage exclude_file
module ram_64x21(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [20:0] R0_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [20:0] W0_data
);

  reg [20:0] Memory[0:63];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 21'bx;
endmodule

module ReadWriteSmem_32(
  input         clock,
                io_wr_en,
  input  [5:0]  io_addr,
  input  [20:0] io_data_in,
  output [20:0] io_data_out
);

  wire [20:0] _ram_ext_R0_data;
  reg  [20:0] dataOut;
  always @(posedge clock)
    dataOut <= _ram_ext_R0_data;
  ram_64x21 ram_ext (
    .R0_addr (io_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (io_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = dataOut;
endmodule

module L1_data_cache(
  input         clock,
                reset,
  output        m_axi_awvalid,
  input         m_axi_awready,
  output [7:0]  m_axi_awid,
  output [31:0] m_axi_awaddr,
  output [7:0]  m_axi_awlen,
  output [2:0]  m_axi_awsize,
  output [1:0]  m_axi_awburst,
  output        m_axi_awlock,
  output [3:0]  m_axi_awcache,
  output [2:0]  m_axi_awprot,
  output [3:0]  m_axi_awqos,
                m_axi_awregion,
  output        m_axi_awuser,
  input         m_axi_wready,
  output        m_axi_wvalid,
  output [31:0] m_axi_wdata,
  output [3:0]  m_axi_wstrb,
  output        m_axi_wlast,
                m_axi_wuser,
                m_axi_bready,
  input         m_axi_bvalid,
  input  [7:0]  m_axi_bid,
  input  [1:0]  m_axi_bresp,
  input         m_axi_buser,
  output        m_axi_arvalid,
  input         m_axi_arready,
  output [7:0]  m_axi_arid,
  output [31:0] m_axi_araddr,
  output [7:0]  m_axi_arlen,
  output [2:0]  m_axi_arsize,
  output [1:0]  m_axi_arburst,
  output        m_axi_arlock,
  output [3:0]  m_axi_arcache,
  output [2:0]  m_axi_arprot,
  output [3:0]  m_axi_arqos,
                m_axi_arregion,
  output        m_axi_aruser,
                m_axi_rready,
  input         m_axi_rvalid,
  input  [7:0]  m_axi_rid,
  input  [31:0] m_axi_rdata,
  input  [1:0]  m_axi_rresp,
  input         m_axi_rlast,
                m_axi_ruser,
  output        io_CPU_request_ready,
  input         io_CPU_request_valid,
  input  [31:0] io_CPU_request_bits_addr,
                io_CPU_request_bits_data,
  input  [1:0]  io_CPU_request_bits_memory_type,
                io_CPU_request_bits_access_width,
  input  [3:0]  io_CPU_request_bits_MOB_index,
  input         io_CPU_response_ready,
  output        io_CPU_response_valid,
  output [31:0] io_CPU_response_bits_data,
  output [3:0]  io_CPU_response_bits_MOB_index
);

  wire [255:0]     axi_response;
  wire             axi_response_valid;
  wire [1:0]       replay_access_width;
  wire [1:0]       replay_memory_type;
  wire [1:0]       DATA_CACHE_NEXT_STATE;
  wire [4:0]       allocate_tag;
  wire [5:0]       allocate_set;
  wire [1:0]       allocate_way;
  reg              dirty_vec_3_REG;
  reg              valid_memory_vec_3_REG;
  reg              valid_memory_vec_2_REG;
  reg              valid_memory_vec_1_REG;
  reg              valid_memory_vec_0_REG;
  wire             tag_hit_OH_3;
  wire             tag_hit_OH_2;
  wire             tag_hit_OH_1;
  wire             tag_hit_OH_0;
  wire [255:0]     data_way;
  wire [4:0]       backend_tag;
  wire [5:0]       backend_set;
  wire [20:0]      _tag_memories_3_io_data_out;
  wire [20:0]      _tag_memories_2_io_data_out;
  wire [20:0]      _tag_memories_1_io_data_out;
  wire [20:0]      _tag_memories_0_io_data_out;
  wire [7:0]       _data_memories_31_io_data_out;
  wire [7:0]       _data_memories_30_io_data_out;
  wire [7:0]       _data_memories_29_io_data_out;
  wire [7:0]       _data_memories_28_io_data_out;
  wire [7:0]       _data_memories_27_io_data_out;
  wire [7:0]       _data_memories_26_io_data_out;
  wire [7:0]       _data_memories_25_io_data_out;
  wire [7:0]       _data_memories_24_io_data_out;
  wire [7:0]       _data_memories_23_io_data_out;
  wire [7:0]       _data_memories_22_io_data_out;
  wire [7:0]       _data_memories_21_io_data_out;
  wire [7:0]       _data_memories_20_io_data_out;
  wire [7:0]       _data_memories_19_io_data_out;
  wire [7:0]       _data_memories_18_io_data_out;
  wire [7:0]       _data_memories_17_io_data_out;
  wire [7:0]       _data_memories_16_io_data_out;
  wire [7:0]       _data_memories_15_io_data_out;
  wire [7:0]       _data_memories_14_io_data_out;
  wire [7:0]       _data_memories_13_io_data_out;
  wire [7:0]       _data_memories_12_io_data_out;
  wire [7:0]       _data_memories_11_io_data_out;
  wire [7:0]       _data_memories_10_io_data_out;
  wire [7:0]       _data_memories_9_io_data_out;
  wire [7:0]       _data_memories_8_io_data_out;
  wire [7:0]       _data_memories_7_io_data_out;
  wire [7:0]       _data_memories_6_io_data_out;
  wire [7:0]       _data_memories_5_io_data_out;
  wire [7:0]       _data_memories_4_io_data_out;
  wire [7:0]       _data_memories_3_io_data_out;
  wire [7:0]       _data_memories_2_io_data_out;
  wire [7:0]       _data_memories_1_io_data_out;
  wire [7:0]       _data_memories_0_io_data_out;
  wire             _cacheable_response_Q_io_deq_valid;
  wire [255:0]     _cacheable_response_Q_io_deq_bits;
  wire             _AXI_request_Q_io_deq_valid;
  wire             _AXI_request_Q_io_deq_bits_write_valid;
  wire [31:0]      _AXI_request_Q_io_deq_bits_write_address;
  wire [255:0]     _AXI_request_Q_io_deq_bits_write_data;
  wire [6:0]       _AXI_request_Q_io_deq_bits_write_bytes;
  wire             _AXI_request_Q_io_deq_bits_read_valid;
  wire [31:0]      _AXI_request_Q_io_deq_bits_read_address;
  wire [6:0]       _AXI_request_Q_io_deq_bits_read_bytes;
  wire             replay_request_valid = 1'h0;
  reg  [255:0]     AXI_AW_DATA_BUFFER;
  reg  [1:0]       AXI_REQUEST_STATE;
  wire             m_axi_wvalid_0 = AXI_REQUEST_STATE == 2'h1;
  wire             m_axi_rready_0 = AXI_REQUEST_STATE == 2'h2;
  wire             _GEN = m_axi_rready_0 & m_axi_rvalid;
  reg  [31:0]      write_counter;
  wire             m_axi_wlast_0 = m_axi_wvalid_0 & write_counter == 32'h0;
  reg  [255:0]     AXI_read_buffer;
  wire             _GEN_0 = _GEN & m_axi_rlast;
  wire [255:0]     _GEN_1 = {m_axi_rdata, AXI_read_buffer[255:32]};
  reg  [1:0]       DATA_CACHE_STATE;
  wire [31:0]      replay_address;
  wire [31:0]      active_address =
    (&DATA_CACHE_STATE) ? replay_address : io_CPU_request_bits_addr;
  wire [5:0]       replay_set;
  wire [5:0]       active_set = (&DATA_CACHE_STATE) ? replay_set : backend_set;
  wire [4:0]       replay_tag;
  wire [4:0]       active_tag = (&DATA_CACHE_STATE) ? replay_tag : backend_tag;
  wire [1:0]       active_access_width =
    (&DATA_CACHE_STATE) ? replay_access_width : io_CPU_request_bits_access_width;
  wire             _valid_miss_T = tag_hit_OH_0 | tag_hit_OH_1;
  reg              valid_hit_REG;
  reg              valid_miss_REG;
  wire             valid_miss =
    ~(_valid_miss_T | tag_hit_OH_2 | tag_hit_OH_3) & valid_miss_REG;
  wire             _byte_offset_match_T_125 =
    ((&DATA_CACHE_STATE) ? replay_memory_type : io_CPU_request_bits_memory_type) == 2'h2;
  reg              valid_write_hit_REG;
  reg  [5:0]       hit_set_REG;
  reg  [3:0]       hit_MOB_index_REG;
  reg  [31:0]      miss_address_REG;
  reg  [5:0]       miss_set_REG;
  wire [1:0]       _miss_way_T_1 = ~{tag_hit_OH_1, tag_hit_OH_0};
  wire [1:0]       _miss_way_T_9 = _miss_way_T_1[0] ? 2'h1 : {_miss_way_T_1[1], 1'h0};
  assign backend_set = io_CPU_request_bits_addr[10:5];
  wire [31:0]      word_offset = io_CPU_request_bits_addr / 32'h4;
  assign backend_tag = io_CPU_request_bits_addr[15:11];
  wire             request_non_cacheable_read =
    io_CPU_request_bits_memory_type == 2'h1 & io_CPU_request_bits_addr[0];
  wire             request_non_cacheable_write =
    io_CPU_request_bits_memory_type == 2'h2 & io_CPU_request_bits_addr[0];
  reg  [31:0]      AXI_request_Q_io_enq_bits_write_data_REG;
  wire [6:0]       _GEN_2 =
    {1'h0,
     request_non_cacheable_write
       ? {4'h0,
          (&io_CPU_request_bits_access_width)
            ? 2'h0
            : io_CPU_request_bits_access_width == 2'h2 ? 2'h2 : 2'h1}
       : 6'h20};
  reg  [31:0]      AXI_request_Q_io_enq_bits_read_address_r;
  wire             write_request_valid =
    _AXI_request_Q_io_deq_valid & _AXI_request_Q_io_deq_bits_write_valid;
  wire             read_request_valid =
    _AXI_request_Q_io_deq_valid & _AXI_request_Q_io_deq_bits_read_valid;
  wire             m_axi_awvalid_0 = write_request_valid & ~(|AXI_REQUEST_STATE);
  wire [7:0]       m_axi_awlen_0 =
    write_request_valid
      ? {1'h0,
         _AXI_request_Q_io_deq_bits_write_bytes < 7'h4
           ? 7'h0
           : _AXI_request_Q_io_deq_bits_write_bytes / 7'h4 - 7'h1}
      : 8'h0;
  wire             m_axi_arvalid_0 = read_request_valid & ~(|AXI_REQUEST_STATE);
  wire             _half_word_offset_match_T_127 = active_access_width == 2'h2;
  wire             _byte_offset_match_T_127 = active_access_width == 2'h1;
  wire             _data_memories_data_in_31_T = DATA_CACHE_STATE == 2'h2;
  assign data_way =
    {_data_memories_31_io_data_out,
     _data_memories_30_io_data_out,
     _data_memories_29_io_data_out,
     _data_memories_28_io_data_out,
     _data_memories_27_io_data_out,
     _data_memories_26_io_data_out,
     _data_memories_25_io_data_out,
     _data_memories_24_io_data_out,
     _data_memories_23_io_data_out,
     _data_memories_22_io_data_out,
     _data_memories_21_io_data_out,
     _data_memories_20_io_data_out,
     _data_memories_19_io_data_out,
     _data_memories_18_io_data_out,
     _data_memories_17_io_data_out,
     _data_memories_16_io_data_out,
     _data_memories_15_io_data_out,
     _data_memories_14_io_data_out,
     _data_memories_13_io_data_out,
     _data_memories_12_io_data_out,
     _data_memories_11_io_data_out,
     _data_memories_10_io_data_out,
     _data_memories_9_io_data_out,
     _data_memories_8_io_data_out,
     _data_memories_7_io_data_out,
     _data_memories_6_io_data_out,
     _data_memories_5_io_data_out,
     _data_memories_4_io_data_out,
     _data_memories_3_io_data_out,
     _data_memories_2_io_data_out,
     _data_memories_1_io_data_out,
     _data_memories_0_io_data_out};
  reg  [4:0]       tag_hit_OH_0_REG;
  assign tag_hit_OH_0 =
    _tag_memories_0_io_data_out == {16'h0, tag_hit_OH_0_REG} & valid_memory_vec_0_REG;
  reg  [4:0]       tag_hit_OH_1_REG;
  assign tag_hit_OH_1 =
    _tag_memories_1_io_data_out == {16'h0, tag_hit_OH_1_REG} & valid_memory_vec_1_REG;
  reg  [4:0]       tag_hit_OH_2_REG;
  assign tag_hit_OH_2 =
    _tag_memories_2_io_data_out == {16'h0, tag_hit_OH_2_REG} & valid_memory_vec_2_REG;
  reg  [4:0]       tag_hit_OH_3_REG;
  assign tag_hit_OH_3 =
    _tag_memories_3_io_data_out == {16'h0, tag_hit_OH_3_REG} & valid_memory_vec_3_REG;
  wire             _GEN_3 = allocate_way == 2'h0;
  wire [20:0]      _GEN_4 = {16'h0, allocate_tag};
  wire             _GEN_5 = allocate_way == 2'h1;
  wire             _GEN_6 = allocate_way == 2'h2;
  wire [3:0][20:0] _GEN_7 =
    {{_tag_memories_3_io_data_out},
     {_tag_memories_2_io_data_out},
     {_tag_memories_1_io_data_out},
     {_tag_memories_0_io_data_out}};
  wire             _GEN_8 = _data_memories_data_in_31_T & allocate_set == 6'h0;
  wire             _GEN_9 = _data_memories_data_in_31_T & allocate_set == 6'h1;
  wire             _GEN_10 = _data_memories_data_in_31_T & allocate_set == 6'h2;
  wire             _GEN_11 = _data_memories_data_in_31_T & allocate_set == 6'h3;
  wire             _GEN_12 = _data_memories_data_in_31_T & allocate_set == 6'h4;
  wire             _GEN_13 = _data_memories_data_in_31_T & allocate_set == 6'h5;
  wire             _GEN_14 = _data_memories_data_in_31_T & allocate_set == 6'h6;
  wire             _GEN_15 = _data_memories_data_in_31_T & allocate_set == 6'h7;
  wire             _GEN_16 = _data_memories_data_in_31_T & allocate_set == 6'h8;
  wire             _GEN_17 = _data_memories_data_in_31_T & allocate_set == 6'h9;
  wire             _GEN_18 = _data_memories_data_in_31_T & allocate_set == 6'hA;
  wire             _GEN_19 = _data_memories_data_in_31_T & allocate_set == 6'hB;
  wire             _GEN_20 = _data_memories_data_in_31_T & allocate_set == 6'hC;
  wire             _GEN_21 = _data_memories_data_in_31_T & allocate_set == 6'hD;
  wire             _GEN_22 = _data_memories_data_in_31_T & allocate_set == 6'hE;
  wire             _GEN_23 = _data_memories_data_in_31_T & allocate_set == 6'hF;
  wire             _GEN_24 = _data_memories_data_in_31_T & allocate_set == 6'h10;
  wire             _GEN_25 = _data_memories_data_in_31_T & allocate_set == 6'h11;
  wire             _GEN_26 = _data_memories_data_in_31_T & allocate_set == 6'h12;
  wire             _GEN_27 = _data_memories_data_in_31_T & allocate_set == 6'h13;
  wire             _GEN_28 = _data_memories_data_in_31_T & allocate_set == 6'h14;
  wire             _GEN_29 = _data_memories_data_in_31_T & allocate_set == 6'h15;
  wire             _GEN_30 = _data_memories_data_in_31_T & allocate_set == 6'h16;
  wire             _GEN_31 = _data_memories_data_in_31_T & allocate_set == 6'h17;
  wire             _GEN_32 = _data_memories_data_in_31_T & allocate_set == 6'h18;
  wire             _GEN_33 = _data_memories_data_in_31_T & allocate_set == 6'h19;
  wire             _GEN_34 = _data_memories_data_in_31_T & allocate_set == 6'h1A;
  wire             _GEN_35 = _data_memories_data_in_31_T & allocate_set == 6'h1B;
  wire             _GEN_36 = _data_memories_data_in_31_T & allocate_set == 6'h1C;
  wire             _GEN_37 = _data_memories_data_in_31_T & allocate_set == 6'h1D;
  wire             _GEN_38 = _data_memories_data_in_31_T & allocate_set == 6'h1E;
  wire             _GEN_39 = _data_memories_data_in_31_T & allocate_set == 6'h1F;
  wire             _GEN_40 = _data_memories_data_in_31_T & allocate_set == 6'h20;
  wire             _GEN_41 = _data_memories_data_in_31_T & allocate_set == 6'h21;
  wire             _GEN_42 = _data_memories_data_in_31_T & allocate_set == 6'h22;
  wire             _GEN_43 = _data_memories_data_in_31_T & allocate_set == 6'h23;
  wire             _GEN_44 = _data_memories_data_in_31_T & allocate_set == 6'h24;
  wire             _GEN_45 = _data_memories_data_in_31_T & allocate_set == 6'h25;
  wire             _GEN_46 = _data_memories_data_in_31_T & allocate_set == 6'h26;
  wire             _GEN_47 = _data_memories_data_in_31_T & allocate_set == 6'h27;
  wire             _GEN_48 = _data_memories_data_in_31_T & allocate_set == 6'h28;
  wire             _GEN_49 = _data_memories_data_in_31_T & allocate_set == 6'h29;
  wire             _GEN_50 = _data_memories_data_in_31_T & allocate_set == 6'h2A;
  wire             _GEN_51 = _data_memories_data_in_31_T & allocate_set == 6'h2B;
  wire             _GEN_52 = _data_memories_data_in_31_T & allocate_set == 6'h2C;
  wire             _GEN_53 = _data_memories_data_in_31_T & allocate_set == 6'h2D;
  wire             _GEN_54 = _data_memories_data_in_31_T & allocate_set == 6'h2E;
  wire             _GEN_55 = _data_memories_data_in_31_T & allocate_set == 6'h2F;
  wire             _GEN_56 = _data_memories_data_in_31_T & allocate_set == 6'h30;
  wire             _GEN_57 = _data_memories_data_in_31_T & allocate_set == 6'h31;
  wire             _GEN_58 = _data_memories_data_in_31_T & allocate_set == 6'h32;
  wire             _GEN_59 = _data_memories_data_in_31_T & allocate_set == 6'h33;
  wire             _GEN_60 = _data_memories_data_in_31_T & allocate_set == 6'h34;
  wire             _GEN_61 = _data_memories_data_in_31_T & allocate_set == 6'h35;
  wire             _GEN_62 = _data_memories_data_in_31_T & allocate_set == 6'h36;
  wire             _GEN_63 = _data_memories_data_in_31_T & allocate_set == 6'h37;
  wire             _GEN_64 = _data_memories_data_in_31_T & allocate_set == 6'h38;
  wire             _GEN_65 = _data_memories_data_in_31_T & allocate_set == 6'h39;
  wire             _GEN_66 = _data_memories_data_in_31_T & allocate_set == 6'h3A;
  wire             _GEN_67 = _data_memories_data_in_31_T & allocate_set == 6'h3B;
  wire             _GEN_68 = _data_memories_data_in_31_T & allocate_set == 6'h3C;
  wire             _GEN_69 = _data_memories_data_in_31_T & allocate_set == 6'h3D;
  wire             _GEN_70 = _data_memories_data_in_31_T & allocate_set == 6'h3E;
  wire             _GEN_71 = _data_memories_data_in_31_T & (&allocate_set);
  wire             _GEN_72 = miss_set_REG == 6'h0;
  wire             _GEN_73 = _miss_way_T_9 == 2'h0;
  wire             _GEN_74 = _miss_way_T_9 == 2'h1;
  wire             _GEN_75 = _miss_way_T_9 == 2'h2;
  wire             _GEN_76 = miss_set_REG == 6'h1;
  wire             _GEN_77 = miss_set_REG == 6'h2;
  wire             _GEN_78 = miss_set_REG == 6'h3;
  wire             _GEN_79 = miss_set_REG == 6'h4;
  wire             _GEN_80 = miss_set_REG == 6'h5;
  wire             _GEN_81 = miss_set_REG == 6'h6;
  wire             _GEN_82 = miss_set_REG == 6'h7;
  wire             _GEN_83 = miss_set_REG == 6'h8;
  wire             _GEN_84 = miss_set_REG == 6'h9;
  wire             _GEN_85 = miss_set_REG == 6'hA;
  wire             _GEN_86 = miss_set_REG == 6'hB;
  wire             _GEN_87 = miss_set_REG == 6'hC;
  wire             _GEN_88 = miss_set_REG == 6'hD;
  wire             _GEN_89 = miss_set_REG == 6'hE;
  wire             _GEN_90 = miss_set_REG == 6'hF;
  wire             _GEN_91 = miss_set_REG == 6'h10;
  wire             _GEN_92 = miss_set_REG == 6'h11;
  wire             _GEN_93 = miss_set_REG == 6'h12;
  wire             _GEN_94 = miss_set_REG == 6'h13;
  wire             _GEN_95 = miss_set_REG == 6'h14;
  wire             _GEN_96 = miss_set_REG == 6'h15;
  wire             _GEN_97 = miss_set_REG == 6'h16;
  wire             _GEN_98 = miss_set_REG == 6'h17;
  wire             _GEN_99 = miss_set_REG == 6'h18;
  wire             _GEN_100 = miss_set_REG == 6'h19;
  wire             _GEN_101 = miss_set_REG == 6'h1A;
  wire             _GEN_102 = miss_set_REG == 6'h1B;
  wire             _GEN_103 = miss_set_REG == 6'h1C;
  wire             _GEN_104 = miss_set_REG == 6'h1D;
  wire             _GEN_105 = miss_set_REG == 6'h1E;
  wire             _GEN_106 = miss_set_REG == 6'h1F;
  wire             _GEN_107 = miss_set_REG == 6'h20;
  wire             _GEN_108 = miss_set_REG == 6'h21;
  wire             _GEN_109 = miss_set_REG == 6'h22;
  wire             _GEN_110 = miss_set_REG == 6'h23;
  wire             _GEN_111 = miss_set_REG == 6'h24;
  wire             _GEN_112 = miss_set_REG == 6'h25;
  wire             _GEN_113 = miss_set_REG == 6'h26;
  wire             _GEN_114 = miss_set_REG == 6'h27;
  wire             _GEN_115 = miss_set_REG == 6'h28;
  wire             _GEN_116 = miss_set_REG == 6'h29;
  wire             _GEN_117 = miss_set_REG == 6'h2A;
  wire             _GEN_118 = miss_set_REG == 6'h2B;
  wire             _GEN_119 = miss_set_REG == 6'h2C;
  wire             _GEN_120 = miss_set_REG == 6'h2D;
  wire             _GEN_121 = miss_set_REG == 6'h2E;
  wire             _GEN_122 = miss_set_REG == 6'h2F;
  wire             _GEN_123 = miss_set_REG == 6'h30;
  wire             _GEN_124 = miss_set_REG == 6'h31;
  wire             _GEN_125 = miss_set_REG == 6'h32;
  wire             _GEN_126 = miss_set_REG == 6'h33;
  wire             _GEN_127 = miss_set_REG == 6'h34;
  wire             _GEN_128 = miss_set_REG == 6'h35;
  wire             _GEN_129 = miss_set_REG == 6'h36;
  wire             _GEN_130 = miss_set_REG == 6'h37;
  wire             _GEN_131 = miss_set_REG == 6'h38;
  wire             _GEN_132 = miss_set_REG == 6'h39;
  wire             _GEN_133 = miss_set_REG == 6'h3A;
  wire             _GEN_134 = miss_set_REG == 6'h3B;
  wire             _GEN_135 = miss_set_REG == 6'h3C;
  wire             _GEN_136 = miss_set_REG == 6'h3D;
  wire             _GEN_137 = miss_set_REG == 6'h3E;
  reg  [31:0]      MSHRs_0_address;
  reg  [31:0]      MSHRs_0_miss_request_0_addr;
  reg  [31:0]      MSHRs_0_miss_request_0_data;
  reg  [1:0]       MSHRs_0_miss_request_0_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_0_access_width;
  reg  [3:0]       MSHRs_0_miss_request_0_MOB_index;
  reg  [31:0]      MSHRs_0_miss_request_1_addr;
  reg  [31:0]      MSHRs_0_miss_request_1_data;
  reg  [1:0]       MSHRs_0_miss_request_1_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_1_access_width;
  reg  [3:0]       MSHRs_0_miss_request_1_MOB_index;
  reg  [31:0]      MSHRs_0_miss_request_2_addr;
  reg  [31:0]      MSHRs_0_miss_request_2_data;
  reg  [1:0]       MSHRs_0_miss_request_2_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_2_access_width;
  reg  [3:0]       MSHRs_0_miss_request_2_MOB_index;
  reg  [31:0]      MSHRs_0_miss_request_3_addr;
  reg  [31:0]      MSHRs_0_miss_request_3_data;
  reg  [1:0]       MSHRs_0_miss_request_3_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_3_access_width;
  reg  [3:0]       MSHRs_0_miss_request_3_MOB_index;
  reg  [31:0]      MSHRs_0_miss_request_4_addr;
  reg  [31:0]      MSHRs_0_miss_request_4_data;
  reg  [1:0]       MSHRs_0_miss_request_4_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_4_access_width;
  reg  [3:0]       MSHRs_0_miss_request_4_MOB_index;
  reg  [31:0]      MSHRs_0_miss_request_5_addr;
  reg  [31:0]      MSHRs_0_miss_request_5_data;
  reg  [1:0]       MSHRs_0_miss_request_5_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_5_access_width;
  reg  [3:0]       MSHRs_0_miss_request_5_MOB_index;
  reg  [31:0]      MSHRs_0_miss_request_6_addr;
  reg  [31:0]      MSHRs_0_miss_request_6_data;
  reg  [1:0]       MSHRs_0_miss_request_6_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_6_access_width;
  reg  [3:0]       MSHRs_0_miss_request_6_MOB_index;
  reg  [31:0]      MSHRs_0_miss_request_7_addr;
  reg  [31:0]      MSHRs_0_miss_request_7_data;
  reg  [1:0]       MSHRs_0_miss_request_7_memory_type;
  reg  [1:0]       MSHRs_0_miss_request_7_access_width;
  reg  [3:0]       MSHRs_0_miss_request_7_MOB_index;
  reg  [1:0]       MSHRs_0_allocate_way;
  reg  [2:0]       MSHRs_0_front_pointer;
  reg  [1:0]       MSHRs_0_back_pointer;
  reg  [31:0]      MSHRs_1_address;
  reg  [31:0]      MSHRs_1_miss_request_0_addr;
  reg  [31:0]      MSHRs_1_miss_request_0_data;
  reg  [1:0]       MSHRs_1_miss_request_0_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_0_access_width;
  reg  [3:0]       MSHRs_1_miss_request_0_MOB_index;
  reg  [31:0]      MSHRs_1_miss_request_1_addr;
  reg  [31:0]      MSHRs_1_miss_request_1_data;
  reg  [1:0]       MSHRs_1_miss_request_1_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_1_access_width;
  reg  [3:0]       MSHRs_1_miss_request_1_MOB_index;
  reg  [31:0]      MSHRs_1_miss_request_2_addr;
  reg  [31:0]      MSHRs_1_miss_request_2_data;
  reg  [1:0]       MSHRs_1_miss_request_2_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_2_access_width;
  reg  [3:0]       MSHRs_1_miss_request_2_MOB_index;
  reg  [31:0]      MSHRs_1_miss_request_3_addr;
  reg  [31:0]      MSHRs_1_miss_request_3_data;
  reg  [1:0]       MSHRs_1_miss_request_3_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_3_access_width;
  reg  [3:0]       MSHRs_1_miss_request_3_MOB_index;
  reg  [31:0]      MSHRs_1_miss_request_4_addr;
  reg  [31:0]      MSHRs_1_miss_request_4_data;
  reg  [1:0]       MSHRs_1_miss_request_4_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_4_access_width;
  reg  [3:0]       MSHRs_1_miss_request_4_MOB_index;
  reg  [31:0]      MSHRs_1_miss_request_5_addr;
  reg  [31:0]      MSHRs_1_miss_request_5_data;
  reg  [1:0]       MSHRs_1_miss_request_5_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_5_access_width;
  reg  [3:0]       MSHRs_1_miss_request_5_MOB_index;
  reg  [31:0]      MSHRs_1_miss_request_6_addr;
  reg  [31:0]      MSHRs_1_miss_request_6_data;
  reg  [1:0]       MSHRs_1_miss_request_6_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_6_access_width;
  reg  [3:0]       MSHRs_1_miss_request_6_MOB_index;
  reg  [31:0]      MSHRs_1_miss_request_7_addr;
  reg  [31:0]      MSHRs_1_miss_request_7_data;
  reg  [1:0]       MSHRs_1_miss_request_7_memory_type;
  reg  [1:0]       MSHRs_1_miss_request_7_access_width;
  reg  [3:0]       MSHRs_1_miss_request_7_MOB_index;
  reg  [1:0]       MSHRs_1_allocate_way;
  reg  [2:0]       MSHRs_1_front_pointer;
  reg  [1:0]       MSHRs_1_back_pointer;
  reg  [31:0]      MSHRs_2_address;
  reg  [31:0]      MSHRs_2_miss_request_0_addr;
  reg  [31:0]      MSHRs_2_miss_request_0_data;
  reg  [1:0]       MSHRs_2_miss_request_0_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_0_access_width;
  reg  [3:0]       MSHRs_2_miss_request_0_MOB_index;
  reg  [31:0]      MSHRs_2_miss_request_1_addr;
  reg  [31:0]      MSHRs_2_miss_request_1_data;
  reg  [1:0]       MSHRs_2_miss_request_1_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_1_access_width;
  reg  [3:0]       MSHRs_2_miss_request_1_MOB_index;
  reg  [31:0]      MSHRs_2_miss_request_2_addr;
  reg  [31:0]      MSHRs_2_miss_request_2_data;
  reg  [1:0]       MSHRs_2_miss_request_2_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_2_access_width;
  reg  [3:0]       MSHRs_2_miss_request_2_MOB_index;
  reg  [31:0]      MSHRs_2_miss_request_3_addr;
  reg  [31:0]      MSHRs_2_miss_request_3_data;
  reg  [1:0]       MSHRs_2_miss_request_3_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_3_access_width;
  reg  [3:0]       MSHRs_2_miss_request_3_MOB_index;
  reg  [31:0]      MSHRs_2_miss_request_4_addr;
  reg  [31:0]      MSHRs_2_miss_request_4_data;
  reg  [1:0]       MSHRs_2_miss_request_4_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_4_access_width;
  reg  [3:0]       MSHRs_2_miss_request_4_MOB_index;
  reg  [31:0]      MSHRs_2_miss_request_5_addr;
  reg  [31:0]      MSHRs_2_miss_request_5_data;
  reg  [1:0]       MSHRs_2_miss_request_5_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_5_access_width;
  reg  [3:0]       MSHRs_2_miss_request_5_MOB_index;
  reg  [31:0]      MSHRs_2_miss_request_6_addr;
  reg  [31:0]      MSHRs_2_miss_request_6_data;
  reg  [1:0]       MSHRs_2_miss_request_6_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_6_access_width;
  reg  [3:0]       MSHRs_2_miss_request_6_MOB_index;
  reg  [31:0]      MSHRs_2_miss_request_7_addr;
  reg  [31:0]      MSHRs_2_miss_request_7_data;
  reg  [1:0]       MSHRs_2_miss_request_7_memory_type;
  reg  [1:0]       MSHRs_2_miss_request_7_access_width;
  reg  [3:0]       MSHRs_2_miss_request_7_MOB_index;
  reg  [1:0]       MSHRs_2_allocate_way;
  reg  [2:0]       MSHRs_2_front_pointer;
  reg  [1:0]       MSHRs_2_back_pointer;
  reg  [31:0]      MSHRs_3_address;
  reg  [31:0]      MSHRs_3_miss_request_0_addr;
  reg  [31:0]      MSHRs_3_miss_request_0_data;
  reg  [1:0]       MSHRs_3_miss_request_0_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_0_access_width;
  reg  [3:0]       MSHRs_3_miss_request_0_MOB_index;
  reg  [31:0]      MSHRs_3_miss_request_1_addr;
  reg  [31:0]      MSHRs_3_miss_request_1_data;
  reg  [1:0]       MSHRs_3_miss_request_1_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_1_access_width;
  reg  [3:0]       MSHRs_3_miss_request_1_MOB_index;
  reg  [31:0]      MSHRs_3_miss_request_2_addr;
  reg  [31:0]      MSHRs_3_miss_request_2_data;
  reg  [1:0]       MSHRs_3_miss_request_2_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_2_access_width;
  reg  [3:0]       MSHRs_3_miss_request_2_MOB_index;
  reg  [31:0]      MSHRs_3_miss_request_3_addr;
  reg  [31:0]      MSHRs_3_miss_request_3_data;
  reg  [1:0]       MSHRs_3_miss_request_3_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_3_access_width;
  reg  [3:0]       MSHRs_3_miss_request_3_MOB_index;
  reg  [31:0]      MSHRs_3_miss_request_4_addr;
  reg  [31:0]      MSHRs_3_miss_request_4_data;
  reg  [1:0]       MSHRs_3_miss_request_4_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_4_access_width;
  reg  [3:0]       MSHRs_3_miss_request_4_MOB_index;
  reg  [31:0]      MSHRs_3_miss_request_5_addr;
  reg  [31:0]      MSHRs_3_miss_request_5_data;
  reg  [1:0]       MSHRs_3_miss_request_5_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_5_access_width;
  reg  [3:0]       MSHRs_3_miss_request_5_MOB_index;
  reg  [31:0]      MSHRs_3_miss_request_6_addr;
  reg  [31:0]      MSHRs_3_miss_request_6_data;
  reg  [1:0]       MSHRs_3_miss_request_6_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_6_access_width;
  reg  [3:0]       MSHRs_3_miss_request_6_MOB_index;
  reg  [31:0]      MSHRs_3_miss_request_7_addr;
  reg  [31:0]      MSHRs_3_miss_request_7_data;
  reg  [1:0]       MSHRs_3_miss_request_7_memory_type;
  reg  [1:0]       MSHRs_3_miss_request_7_access_width;
  reg  [3:0]       MSHRs_3_miss_request_7_MOB_index;
  reg  [1:0]       MSHRs_3_allocate_way;
  reg  [2:0]       MSHRs_3_front_pointer;
  reg  [1:0]       MSHRs_3_back_pointer;
  reg  [2:0]       MSHR_front_pointer;
  reg  [2:0]       MSHR_back_pointer;
  wire [1:0]       MSHR_front_index = MSHR_front_pointer[1:0];
  wire [1:0]       MSHR_back_index = MSHR_back_pointer[1:0];
  wire [3:0][2:0]  _GEN_138 =
    {{MSHRs_3_front_pointer},
     {MSHRs_2_front_pointer},
     {MSHRs_1_front_pointer},
     {MSHRs_0_front_pointer}};
  wire [3:0][1:0]  _GEN_139 =
    {{MSHRs_3_back_pointer},
     {MSHRs_2_back_pointer},
     {MSHRs_1_back_pointer},
     {MSHRs_0_back_pointer}};
  wire             _GEN_140 =
    _GEN_138[MSHR_front_index] == {1'h0, _GEN_139[MSHR_front_index]};
  wire [3:0][31:0] _GEN_141 =
    {{MSHRs_3_address}, {MSHRs_2_address}, {MSHRs_1_address}, {MSHRs_0_address}};
  wire [3:0][31:0] _GEN_142 =
    {{MSHRs_3_miss_request_0_addr},
     {MSHRs_2_miss_request_0_addr},
     {MSHRs_1_miss_request_0_addr},
     {MSHRs_0_miss_request_0_addr}};
  wire [3:0][1:0]  _GEN_143 =
    {{MSHRs_3_miss_request_0_memory_type},
     {MSHRs_2_miss_request_0_memory_type},
     {MSHRs_1_miss_request_0_memory_type},
     {MSHRs_0_miss_request_0_memory_type}};
  wire [3:0][1:0]  _GEN_144 =
    {{MSHRs_3_miss_request_0_access_width},
     {MSHRs_2_miss_request_0_access_width},
     {MSHRs_1_miss_request_0_access_width},
     {MSHRs_0_miss_request_0_access_width}};
  wire [3:0][31:0] _GEN_145 =
    {{MSHRs_3_miss_request_1_addr},
     {MSHRs_2_miss_request_1_addr},
     {MSHRs_1_miss_request_1_addr},
     {MSHRs_0_miss_request_1_addr}};
  wire [3:0][1:0]  _GEN_146 =
    {{MSHRs_3_miss_request_1_memory_type},
     {MSHRs_2_miss_request_1_memory_type},
     {MSHRs_1_miss_request_1_memory_type},
     {MSHRs_0_miss_request_1_memory_type}};
  wire [3:0][1:0]  _GEN_147 =
    {{MSHRs_3_miss_request_1_access_width},
     {MSHRs_2_miss_request_1_access_width},
     {MSHRs_1_miss_request_1_access_width},
     {MSHRs_0_miss_request_1_access_width}};
  wire [3:0][31:0] _GEN_148 =
    {{MSHRs_3_miss_request_2_addr},
     {MSHRs_2_miss_request_2_addr},
     {MSHRs_1_miss_request_2_addr},
     {MSHRs_0_miss_request_2_addr}};
  wire [3:0][1:0]  _GEN_149 =
    {{MSHRs_3_miss_request_2_memory_type},
     {MSHRs_2_miss_request_2_memory_type},
     {MSHRs_1_miss_request_2_memory_type},
     {MSHRs_0_miss_request_2_memory_type}};
  wire [3:0][1:0]  _GEN_150 =
    {{MSHRs_3_miss_request_2_access_width},
     {MSHRs_2_miss_request_2_access_width},
     {MSHRs_1_miss_request_2_access_width},
     {MSHRs_0_miss_request_2_access_width}};
  wire [3:0][31:0] _GEN_151 =
    {{MSHRs_3_miss_request_3_addr},
     {MSHRs_2_miss_request_3_addr},
     {MSHRs_1_miss_request_3_addr},
     {MSHRs_0_miss_request_3_addr}};
  wire [3:0][1:0]  _GEN_152 =
    {{MSHRs_3_miss_request_3_memory_type},
     {MSHRs_2_miss_request_3_memory_type},
     {MSHRs_1_miss_request_3_memory_type},
     {MSHRs_0_miss_request_3_memory_type}};
  wire [3:0][1:0]  _GEN_153 =
    {{MSHRs_3_miss_request_3_access_width},
     {MSHRs_2_miss_request_3_access_width},
     {MSHRs_1_miss_request_3_access_width},
     {MSHRs_0_miss_request_3_access_width}};
  wire [3:0][31:0] _GEN_154 =
    {{MSHRs_3_miss_request_4_addr},
     {MSHRs_2_miss_request_4_addr},
     {MSHRs_1_miss_request_4_addr},
     {MSHRs_0_miss_request_4_addr}};
  wire [3:0][1:0]  _GEN_155 =
    {{MSHRs_3_miss_request_4_memory_type},
     {MSHRs_2_miss_request_4_memory_type},
     {MSHRs_1_miss_request_4_memory_type},
     {MSHRs_0_miss_request_4_memory_type}};
  wire [3:0][1:0]  _GEN_156 =
    {{MSHRs_3_miss_request_4_access_width},
     {MSHRs_2_miss_request_4_access_width},
     {MSHRs_1_miss_request_4_access_width},
     {MSHRs_0_miss_request_4_access_width}};
  wire [3:0][31:0] _GEN_157 =
    {{MSHRs_3_miss_request_5_addr},
     {MSHRs_2_miss_request_5_addr},
     {MSHRs_1_miss_request_5_addr},
     {MSHRs_0_miss_request_5_addr}};
  wire [3:0][1:0]  _GEN_158 =
    {{MSHRs_3_miss_request_5_memory_type},
     {MSHRs_2_miss_request_5_memory_type},
     {MSHRs_1_miss_request_5_memory_type},
     {MSHRs_0_miss_request_5_memory_type}};
  wire [3:0][1:0]  _GEN_159 =
    {{MSHRs_3_miss_request_5_access_width},
     {MSHRs_2_miss_request_5_access_width},
     {MSHRs_1_miss_request_5_access_width},
     {MSHRs_0_miss_request_5_access_width}};
  wire [3:0][31:0] _GEN_160 =
    {{MSHRs_3_miss_request_6_addr},
     {MSHRs_2_miss_request_6_addr},
     {MSHRs_1_miss_request_6_addr},
     {MSHRs_0_miss_request_6_addr}};
  wire [3:0][1:0]  _GEN_161 =
    {{MSHRs_3_miss_request_6_memory_type},
     {MSHRs_2_miss_request_6_memory_type},
     {MSHRs_1_miss_request_6_memory_type},
     {MSHRs_0_miss_request_6_memory_type}};
  wire [3:0][1:0]  _GEN_162 =
    {{MSHRs_3_miss_request_6_access_width},
     {MSHRs_2_miss_request_6_access_width},
     {MSHRs_1_miss_request_6_access_width},
     {MSHRs_0_miss_request_6_access_width}};
  wire [3:0][31:0] _GEN_163 =
    {{MSHRs_3_miss_request_7_addr},
     {MSHRs_2_miss_request_7_addr},
     {MSHRs_1_miss_request_7_addr},
     {MSHRs_0_miss_request_7_addr}};
  wire [3:0][1:0]  _GEN_164 =
    {{MSHRs_3_miss_request_7_memory_type},
     {MSHRs_2_miss_request_7_memory_type},
     {MSHRs_1_miss_request_7_memory_type},
     {MSHRs_0_miss_request_7_memory_type}};
  wire [3:0][1:0]  _GEN_165 =
    {{MSHRs_3_miss_request_7_access_width},
     {MSHRs_2_miss_request_7_access_width},
     {MSHRs_1_miss_request_7_access_width},
     {MSHRs_0_miss_request_7_access_width}};
  wire [3:0][1:0]  _GEN_166 =
    {{MSHRs_3_allocate_way},
     {MSHRs_2_allocate_way},
     {MSHRs_1_allocate_way},
     {MSHRs_0_allocate_way}};
  assign allocate_way = _GEN_166[MSHR_front_index];
  assign allocate_set = _GEN_141[MSHR_front_index][10:5];
  assign allocate_tag = _GEN_141[MSHR_front_index][15:11];
  wire [3:0][1:0]  _GEN_167 =
    {{(&DATA_CACHE_STATE) & (&DATA_CACHE_STATE) & _GEN_140 ? 2'h0 : DATA_CACHE_STATE},
     {2'h3},
     {DATA_CACHE_STATE},
     {_cacheable_response_Q_io_deq_valid ? 2'h2 : DATA_CACHE_STATE}};
  assign DATA_CACHE_NEXT_STATE = _GEN_167[DATA_CACHE_STATE];
  wire [7:0][31:0] _GEN_168 =
    {{_GEN_163[MSHR_front_index]},
     {_GEN_160[MSHR_front_index]},
     {_GEN_157[MSHR_front_index]},
     {_GEN_154[MSHR_front_index]},
     {_GEN_151[MSHR_front_index]},
     {_GEN_148[MSHR_front_index]},
     {_GEN_145[MSHR_front_index]},
     {_GEN_142[MSHR_front_index]}};
  assign replay_address = _GEN_168[_GEN_138[MSHR_front_index]];
  wire [7:0][1:0]  _GEN_169 =
    {{_GEN_164[MSHR_front_index]},
     {_GEN_161[MSHR_front_index]},
     {_GEN_158[MSHR_front_index]},
     {_GEN_155[MSHR_front_index]},
     {_GEN_152[MSHR_front_index]},
     {_GEN_149[MSHR_front_index]},
     {_GEN_146[MSHR_front_index]},
     {_GEN_143[MSHR_front_index]}};
  assign replay_memory_type = _GEN_169[_GEN_138[MSHR_front_index]];
  wire [7:0][1:0]  _GEN_170 =
    {{_GEN_165[MSHR_front_index]},
     {_GEN_162[MSHR_front_index]},
     {_GEN_159[MSHR_front_index]},
     {_GEN_156[MSHR_front_index]},
     {_GEN_153[MSHR_front_index]},
     {_GEN_150[MSHR_front_index]},
     {_GEN_147[MSHR_front_index]},
     {_GEN_144[MSHR_front_index]}};
  assign replay_access_width = _GEN_170[_GEN_138[MSHR_front_index]];
  assign replay_set = replay_address[10:5];
  assign replay_tag = replay_address[15:11];
  reg              output_valid_r;
  reg              output_valid_r_1;
  always @(posedge clock) begin
    automatic logic        _GEN_171;
    automatic logic        _GEN_172;
    automatic logic        _GEN_173;
    automatic logic        valid_hit =
      (_valid_miss_T | tag_hit_OH_2 | tag_hit_OH_3) & valid_hit_REG;
    automatic logic        valid_write_hit = valid_hit & valid_write_hit_REG;
    automatic logic [1:0]  _GEN_174 =
      tag_hit_OH_0 ? 2'h0 : tag_hit_OH_1 ? 2'h1 : {1'h1, ~tag_hit_OH_2};
    automatic logic [63:0] _GEN_175 =
      {{~(valid_miss & (&miss_set_REG) & _GEN_73) & _GEN_71 & _GEN_3},
       {~(valid_miss & _GEN_137 & _GEN_73) & _GEN_70 & _GEN_3},
       {~(valid_miss & _GEN_136 & _GEN_73) & _GEN_69 & _GEN_3},
       {~(valid_miss & _GEN_135 & _GEN_73) & _GEN_68 & _GEN_3},
       {~(valid_miss & _GEN_134 & _GEN_73) & _GEN_67 & _GEN_3},
       {~(valid_miss & _GEN_133 & _GEN_73) & _GEN_66 & _GEN_3},
       {~(valid_miss & _GEN_132 & _GEN_73) & _GEN_65 & _GEN_3},
       {~(valid_miss & _GEN_131 & _GEN_73) & _GEN_64 & _GEN_3},
       {~(valid_miss & _GEN_130 & _GEN_73) & _GEN_63 & _GEN_3},
       {~(valid_miss & _GEN_129 & _GEN_73) & _GEN_62 & _GEN_3},
       {~(valid_miss & _GEN_128 & _GEN_73) & _GEN_61 & _GEN_3},
       {~(valid_miss & _GEN_127 & _GEN_73) & _GEN_60 & _GEN_3},
       {~(valid_miss & _GEN_126 & _GEN_73) & _GEN_59 & _GEN_3},
       {~(valid_miss & _GEN_125 & _GEN_73) & _GEN_58 & _GEN_3},
       {~(valid_miss & _GEN_124 & _GEN_73) & _GEN_57 & _GEN_3},
       {~(valid_miss & _GEN_123 & _GEN_73) & _GEN_56 & _GEN_3},
       {~(valid_miss & _GEN_122 & _GEN_73) & _GEN_55 & _GEN_3},
       {~(valid_miss & _GEN_121 & _GEN_73) & _GEN_54 & _GEN_3},
       {~(valid_miss & _GEN_120 & _GEN_73) & _GEN_53 & _GEN_3},
       {~(valid_miss & _GEN_119 & _GEN_73) & _GEN_52 & _GEN_3},
       {~(valid_miss & _GEN_118 & _GEN_73) & _GEN_51 & _GEN_3},
       {~(valid_miss & _GEN_117 & _GEN_73) & _GEN_50 & _GEN_3},
       {~(valid_miss & _GEN_116 & _GEN_73) & _GEN_49 & _GEN_3},
       {~(valid_miss & _GEN_115 & _GEN_73) & _GEN_48 & _GEN_3},
       {~(valid_miss & _GEN_114 & _GEN_73) & _GEN_47 & _GEN_3},
       {~(valid_miss & _GEN_113 & _GEN_73) & _GEN_46 & _GEN_3},
       {~(valid_miss & _GEN_112 & _GEN_73) & _GEN_45 & _GEN_3},
       {~(valid_miss & _GEN_111 & _GEN_73) & _GEN_44 & _GEN_3},
       {~(valid_miss & _GEN_110 & _GEN_73) & _GEN_43 & _GEN_3},
       {~(valid_miss & _GEN_109 & _GEN_73) & _GEN_42 & _GEN_3},
       {~(valid_miss & _GEN_108 & _GEN_73) & _GEN_41 & _GEN_3},
       {~(valid_miss & _GEN_107 & _GEN_73) & _GEN_40 & _GEN_3},
       {~(valid_miss & _GEN_106 & _GEN_73) & _GEN_39 & _GEN_3},
       {~(valid_miss & _GEN_105 & _GEN_73) & _GEN_38 & _GEN_3},
       {~(valid_miss & _GEN_104 & _GEN_73) & _GEN_37 & _GEN_3},
       {~(valid_miss & _GEN_103 & _GEN_73) & _GEN_36 & _GEN_3},
       {~(valid_miss & _GEN_102 & _GEN_73) & _GEN_35 & _GEN_3},
       {~(valid_miss & _GEN_101 & _GEN_73) & _GEN_34 & _GEN_3},
       {~(valid_miss & _GEN_100 & _GEN_73) & _GEN_33 & _GEN_3},
       {~(valid_miss & _GEN_99 & _GEN_73) & _GEN_32 & _GEN_3},
       {~(valid_miss & _GEN_98 & _GEN_73) & _GEN_31 & _GEN_3},
       {~(valid_miss & _GEN_97 & _GEN_73) & _GEN_30 & _GEN_3},
       {~(valid_miss & _GEN_96 & _GEN_73) & _GEN_29 & _GEN_3},
       {~(valid_miss & _GEN_95 & _GEN_73) & _GEN_28 & _GEN_3},
       {~(valid_miss & _GEN_94 & _GEN_73) & _GEN_27 & _GEN_3},
       {~(valid_miss & _GEN_93 & _GEN_73) & _GEN_26 & _GEN_3},
       {~(valid_miss & _GEN_92 & _GEN_73) & _GEN_25 & _GEN_3},
       {~(valid_miss & _GEN_91 & _GEN_73) & _GEN_24 & _GEN_3},
       {~(valid_miss & _GEN_90 & _GEN_73) & _GEN_23 & _GEN_3},
       {~(valid_miss & _GEN_89 & _GEN_73) & _GEN_22 & _GEN_3},
       {~(valid_miss & _GEN_88 & _GEN_73) & _GEN_21 & _GEN_3},
       {~(valid_miss & _GEN_87 & _GEN_73) & _GEN_20 & _GEN_3},
       {~(valid_miss & _GEN_86 & _GEN_73) & _GEN_19 & _GEN_3},
       {~(valid_miss & _GEN_85 & _GEN_73) & _GEN_18 & _GEN_3},
       {~(valid_miss & _GEN_84 & _GEN_73) & _GEN_17 & _GEN_3},
       {~(valid_miss & _GEN_83 & _GEN_73) & _GEN_16 & _GEN_3},
       {~(valid_miss & _GEN_82 & _GEN_73) & _GEN_15 & _GEN_3},
       {~(valid_miss & _GEN_81 & _GEN_73) & _GEN_14 & _GEN_3},
       {~(valid_miss & _GEN_80 & _GEN_73) & _GEN_13 & _GEN_3},
       {~(valid_miss & _GEN_79 & _GEN_73) & _GEN_12 & _GEN_3},
       {~(valid_miss & _GEN_78 & _GEN_73) & _GEN_11 & _GEN_3},
       {~(valid_miss & _GEN_77 & _GEN_73) & _GEN_10 & _GEN_3},
       {~(valid_miss & _GEN_76 & _GEN_73) & _GEN_9 & _GEN_3},
       {~(valid_miss & _GEN_72 & _GEN_73) & _GEN_8 & _GEN_3}};
    automatic logic [63:0] _GEN_176 =
      {{~(valid_miss & (&miss_set_REG) & _GEN_74) & _GEN_71 & _GEN_5},
       {~(valid_miss & _GEN_137 & _GEN_74) & _GEN_70 & _GEN_5},
       {~(valid_miss & _GEN_136 & _GEN_74) & _GEN_69 & _GEN_5},
       {~(valid_miss & _GEN_135 & _GEN_74) & _GEN_68 & _GEN_5},
       {~(valid_miss & _GEN_134 & _GEN_74) & _GEN_67 & _GEN_5},
       {~(valid_miss & _GEN_133 & _GEN_74) & _GEN_66 & _GEN_5},
       {~(valid_miss & _GEN_132 & _GEN_74) & _GEN_65 & _GEN_5},
       {~(valid_miss & _GEN_131 & _GEN_74) & _GEN_64 & _GEN_5},
       {~(valid_miss & _GEN_130 & _GEN_74) & _GEN_63 & _GEN_5},
       {~(valid_miss & _GEN_129 & _GEN_74) & _GEN_62 & _GEN_5},
       {~(valid_miss & _GEN_128 & _GEN_74) & _GEN_61 & _GEN_5},
       {~(valid_miss & _GEN_127 & _GEN_74) & _GEN_60 & _GEN_5},
       {~(valid_miss & _GEN_126 & _GEN_74) & _GEN_59 & _GEN_5},
       {~(valid_miss & _GEN_125 & _GEN_74) & _GEN_58 & _GEN_5},
       {~(valid_miss & _GEN_124 & _GEN_74) & _GEN_57 & _GEN_5},
       {~(valid_miss & _GEN_123 & _GEN_74) & _GEN_56 & _GEN_5},
       {~(valid_miss & _GEN_122 & _GEN_74) & _GEN_55 & _GEN_5},
       {~(valid_miss & _GEN_121 & _GEN_74) & _GEN_54 & _GEN_5},
       {~(valid_miss & _GEN_120 & _GEN_74) & _GEN_53 & _GEN_5},
       {~(valid_miss & _GEN_119 & _GEN_74) & _GEN_52 & _GEN_5},
       {~(valid_miss & _GEN_118 & _GEN_74) & _GEN_51 & _GEN_5},
       {~(valid_miss & _GEN_117 & _GEN_74) & _GEN_50 & _GEN_5},
       {~(valid_miss & _GEN_116 & _GEN_74) & _GEN_49 & _GEN_5},
       {~(valid_miss & _GEN_115 & _GEN_74) & _GEN_48 & _GEN_5},
       {~(valid_miss & _GEN_114 & _GEN_74) & _GEN_47 & _GEN_5},
       {~(valid_miss & _GEN_113 & _GEN_74) & _GEN_46 & _GEN_5},
       {~(valid_miss & _GEN_112 & _GEN_74) & _GEN_45 & _GEN_5},
       {~(valid_miss & _GEN_111 & _GEN_74) & _GEN_44 & _GEN_5},
       {~(valid_miss & _GEN_110 & _GEN_74) & _GEN_43 & _GEN_5},
       {~(valid_miss & _GEN_109 & _GEN_74) & _GEN_42 & _GEN_5},
       {~(valid_miss & _GEN_108 & _GEN_74) & _GEN_41 & _GEN_5},
       {~(valid_miss & _GEN_107 & _GEN_74) & _GEN_40 & _GEN_5},
       {~(valid_miss & _GEN_106 & _GEN_74) & _GEN_39 & _GEN_5},
       {~(valid_miss & _GEN_105 & _GEN_74) & _GEN_38 & _GEN_5},
       {~(valid_miss & _GEN_104 & _GEN_74) & _GEN_37 & _GEN_5},
       {~(valid_miss & _GEN_103 & _GEN_74) & _GEN_36 & _GEN_5},
       {~(valid_miss & _GEN_102 & _GEN_74) & _GEN_35 & _GEN_5},
       {~(valid_miss & _GEN_101 & _GEN_74) & _GEN_34 & _GEN_5},
       {~(valid_miss & _GEN_100 & _GEN_74) & _GEN_33 & _GEN_5},
       {~(valid_miss & _GEN_99 & _GEN_74) & _GEN_32 & _GEN_5},
       {~(valid_miss & _GEN_98 & _GEN_74) & _GEN_31 & _GEN_5},
       {~(valid_miss & _GEN_97 & _GEN_74) & _GEN_30 & _GEN_5},
       {~(valid_miss & _GEN_96 & _GEN_74) & _GEN_29 & _GEN_5},
       {~(valid_miss & _GEN_95 & _GEN_74) & _GEN_28 & _GEN_5},
       {~(valid_miss & _GEN_94 & _GEN_74) & _GEN_27 & _GEN_5},
       {~(valid_miss & _GEN_93 & _GEN_74) & _GEN_26 & _GEN_5},
       {~(valid_miss & _GEN_92 & _GEN_74) & _GEN_25 & _GEN_5},
       {~(valid_miss & _GEN_91 & _GEN_74) & _GEN_24 & _GEN_5},
       {~(valid_miss & _GEN_90 & _GEN_74) & _GEN_23 & _GEN_5},
       {~(valid_miss & _GEN_89 & _GEN_74) & _GEN_22 & _GEN_5},
       {~(valid_miss & _GEN_88 & _GEN_74) & _GEN_21 & _GEN_5},
       {~(valid_miss & _GEN_87 & _GEN_74) & _GEN_20 & _GEN_5},
       {~(valid_miss & _GEN_86 & _GEN_74) & _GEN_19 & _GEN_5},
       {~(valid_miss & _GEN_85 & _GEN_74) & _GEN_18 & _GEN_5},
       {~(valid_miss & _GEN_84 & _GEN_74) & _GEN_17 & _GEN_5},
       {~(valid_miss & _GEN_83 & _GEN_74) & _GEN_16 & _GEN_5},
       {~(valid_miss & _GEN_82 & _GEN_74) & _GEN_15 & _GEN_5},
       {~(valid_miss & _GEN_81 & _GEN_74) & _GEN_14 & _GEN_5},
       {~(valid_miss & _GEN_80 & _GEN_74) & _GEN_13 & _GEN_5},
       {~(valid_miss & _GEN_79 & _GEN_74) & _GEN_12 & _GEN_5},
       {~(valid_miss & _GEN_78 & _GEN_74) & _GEN_11 & _GEN_5},
       {~(valid_miss & _GEN_77 & _GEN_74) & _GEN_10 & _GEN_5},
       {~(valid_miss & _GEN_76 & _GEN_74) & _GEN_9 & _GEN_5},
       {~(valid_miss & _GEN_72 & _GEN_74) & _GEN_8 & _GEN_5}};
    automatic logic [63:0] _GEN_177 =
      {{~(valid_miss & (&miss_set_REG) & _GEN_75) & _GEN_71 & _GEN_6},
       {~(valid_miss & _GEN_137 & _GEN_75) & _GEN_70 & _GEN_6},
       {~(valid_miss & _GEN_136 & _GEN_75) & _GEN_69 & _GEN_6},
       {~(valid_miss & _GEN_135 & _GEN_75) & _GEN_68 & _GEN_6},
       {~(valid_miss & _GEN_134 & _GEN_75) & _GEN_67 & _GEN_6},
       {~(valid_miss & _GEN_133 & _GEN_75) & _GEN_66 & _GEN_6},
       {~(valid_miss & _GEN_132 & _GEN_75) & _GEN_65 & _GEN_6},
       {~(valid_miss & _GEN_131 & _GEN_75) & _GEN_64 & _GEN_6},
       {~(valid_miss & _GEN_130 & _GEN_75) & _GEN_63 & _GEN_6},
       {~(valid_miss & _GEN_129 & _GEN_75) & _GEN_62 & _GEN_6},
       {~(valid_miss & _GEN_128 & _GEN_75) & _GEN_61 & _GEN_6},
       {~(valid_miss & _GEN_127 & _GEN_75) & _GEN_60 & _GEN_6},
       {~(valid_miss & _GEN_126 & _GEN_75) & _GEN_59 & _GEN_6},
       {~(valid_miss & _GEN_125 & _GEN_75) & _GEN_58 & _GEN_6},
       {~(valid_miss & _GEN_124 & _GEN_75) & _GEN_57 & _GEN_6},
       {~(valid_miss & _GEN_123 & _GEN_75) & _GEN_56 & _GEN_6},
       {~(valid_miss & _GEN_122 & _GEN_75) & _GEN_55 & _GEN_6},
       {~(valid_miss & _GEN_121 & _GEN_75) & _GEN_54 & _GEN_6},
       {~(valid_miss & _GEN_120 & _GEN_75) & _GEN_53 & _GEN_6},
       {~(valid_miss & _GEN_119 & _GEN_75) & _GEN_52 & _GEN_6},
       {~(valid_miss & _GEN_118 & _GEN_75) & _GEN_51 & _GEN_6},
       {~(valid_miss & _GEN_117 & _GEN_75) & _GEN_50 & _GEN_6},
       {~(valid_miss & _GEN_116 & _GEN_75) & _GEN_49 & _GEN_6},
       {~(valid_miss & _GEN_115 & _GEN_75) & _GEN_48 & _GEN_6},
       {~(valid_miss & _GEN_114 & _GEN_75) & _GEN_47 & _GEN_6},
       {~(valid_miss & _GEN_113 & _GEN_75) & _GEN_46 & _GEN_6},
       {~(valid_miss & _GEN_112 & _GEN_75) & _GEN_45 & _GEN_6},
       {~(valid_miss & _GEN_111 & _GEN_75) & _GEN_44 & _GEN_6},
       {~(valid_miss & _GEN_110 & _GEN_75) & _GEN_43 & _GEN_6},
       {~(valid_miss & _GEN_109 & _GEN_75) & _GEN_42 & _GEN_6},
       {~(valid_miss & _GEN_108 & _GEN_75) & _GEN_41 & _GEN_6},
       {~(valid_miss & _GEN_107 & _GEN_75) & _GEN_40 & _GEN_6},
       {~(valid_miss & _GEN_106 & _GEN_75) & _GEN_39 & _GEN_6},
       {~(valid_miss & _GEN_105 & _GEN_75) & _GEN_38 & _GEN_6},
       {~(valid_miss & _GEN_104 & _GEN_75) & _GEN_37 & _GEN_6},
       {~(valid_miss & _GEN_103 & _GEN_75) & _GEN_36 & _GEN_6},
       {~(valid_miss & _GEN_102 & _GEN_75) & _GEN_35 & _GEN_6},
       {~(valid_miss & _GEN_101 & _GEN_75) & _GEN_34 & _GEN_6},
       {~(valid_miss & _GEN_100 & _GEN_75) & _GEN_33 & _GEN_6},
       {~(valid_miss & _GEN_99 & _GEN_75) & _GEN_32 & _GEN_6},
       {~(valid_miss & _GEN_98 & _GEN_75) & _GEN_31 & _GEN_6},
       {~(valid_miss & _GEN_97 & _GEN_75) & _GEN_30 & _GEN_6},
       {~(valid_miss & _GEN_96 & _GEN_75) & _GEN_29 & _GEN_6},
       {~(valid_miss & _GEN_95 & _GEN_75) & _GEN_28 & _GEN_6},
       {~(valid_miss & _GEN_94 & _GEN_75) & _GEN_27 & _GEN_6},
       {~(valid_miss & _GEN_93 & _GEN_75) & _GEN_26 & _GEN_6},
       {~(valid_miss & _GEN_92 & _GEN_75) & _GEN_25 & _GEN_6},
       {~(valid_miss & _GEN_91 & _GEN_75) & _GEN_24 & _GEN_6},
       {~(valid_miss & _GEN_90 & _GEN_75) & _GEN_23 & _GEN_6},
       {~(valid_miss & _GEN_89 & _GEN_75) & _GEN_22 & _GEN_6},
       {~(valid_miss & _GEN_88 & _GEN_75) & _GEN_21 & _GEN_6},
       {~(valid_miss & _GEN_87 & _GEN_75) & _GEN_20 & _GEN_6},
       {~(valid_miss & _GEN_86 & _GEN_75) & _GEN_19 & _GEN_6},
       {~(valid_miss & _GEN_85 & _GEN_75) & _GEN_18 & _GEN_6},
       {~(valid_miss & _GEN_84 & _GEN_75) & _GEN_17 & _GEN_6},
       {~(valid_miss & _GEN_83 & _GEN_75) & _GEN_16 & _GEN_6},
       {~(valid_miss & _GEN_82 & _GEN_75) & _GEN_15 & _GEN_6},
       {~(valid_miss & _GEN_81 & _GEN_75) & _GEN_14 & _GEN_6},
       {~(valid_miss & _GEN_80 & _GEN_75) & _GEN_13 & _GEN_6},
       {~(valid_miss & _GEN_79 & _GEN_75) & _GEN_12 & _GEN_6},
       {~(valid_miss & _GEN_78 & _GEN_75) & _GEN_11 & _GEN_6},
       {~(valid_miss & _GEN_77 & _GEN_75) & _GEN_10 & _GEN_6},
       {~(valid_miss & _GEN_76 & _GEN_75) & _GEN_9 & _GEN_6},
       {~(valid_miss & _GEN_72 & _GEN_75) & _GEN_8 & _GEN_6}};
    automatic logic [63:0] _GEN_178 =
      {{~(valid_miss & (&miss_set_REG) & (&_miss_way_T_9)) & _GEN_71 & (&allocate_way)},
       {~(valid_miss & _GEN_137 & (&_miss_way_T_9)) & _GEN_70 & (&allocate_way)},
       {~(valid_miss & _GEN_136 & (&_miss_way_T_9)) & _GEN_69 & (&allocate_way)},
       {~(valid_miss & _GEN_135 & (&_miss_way_T_9)) & _GEN_68 & (&allocate_way)},
       {~(valid_miss & _GEN_134 & (&_miss_way_T_9)) & _GEN_67 & (&allocate_way)},
       {~(valid_miss & _GEN_133 & (&_miss_way_T_9)) & _GEN_66 & (&allocate_way)},
       {~(valid_miss & _GEN_132 & (&_miss_way_T_9)) & _GEN_65 & (&allocate_way)},
       {~(valid_miss & _GEN_131 & (&_miss_way_T_9)) & _GEN_64 & (&allocate_way)},
       {~(valid_miss & _GEN_130 & (&_miss_way_T_9)) & _GEN_63 & (&allocate_way)},
       {~(valid_miss & _GEN_129 & (&_miss_way_T_9)) & _GEN_62 & (&allocate_way)},
       {~(valid_miss & _GEN_128 & (&_miss_way_T_9)) & _GEN_61 & (&allocate_way)},
       {~(valid_miss & _GEN_127 & (&_miss_way_T_9)) & _GEN_60 & (&allocate_way)},
       {~(valid_miss & _GEN_126 & (&_miss_way_T_9)) & _GEN_59 & (&allocate_way)},
       {~(valid_miss & _GEN_125 & (&_miss_way_T_9)) & _GEN_58 & (&allocate_way)},
       {~(valid_miss & _GEN_124 & (&_miss_way_T_9)) & _GEN_57 & (&allocate_way)},
       {~(valid_miss & _GEN_123 & (&_miss_way_T_9)) & _GEN_56 & (&allocate_way)},
       {~(valid_miss & _GEN_122 & (&_miss_way_T_9)) & _GEN_55 & (&allocate_way)},
       {~(valid_miss & _GEN_121 & (&_miss_way_T_9)) & _GEN_54 & (&allocate_way)},
       {~(valid_miss & _GEN_120 & (&_miss_way_T_9)) & _GEN_53 & (&allocate_way)},
       {~(valid_miss & _GEN_119 & (&_miss_way_T_9)) & _GEN_52 & (&allocate_way)},
       {~(valid_miss & _GEN_118 & (&_miss_way_T_9)) & _GEN_51 & (&allocate_way)},
       {~(valid_miss & _GEN_117 & (&_miss_way_T_9)) & _GEN_50 & (&allocate_way)},
       {~(valid_miss & _GEN_116 & (&_miss_way_T_9)) & _GEN_49 & (&allocate_way)},
       {~(valid_miss & _GEN_115 & (&_miss_way_T_9)) & _GEN_48 & (&allocate_way)},
       {~(valid_miss & _GEN_114 & (&_miss_way_T_9)) & _GEN_47 & (&allocate_way)},
       {~(valid_miss & _GEN_113 & (&_miss_way_T_9)) & _GEN_46 & (&allocate_way)},
       {~(valid_miss & _GEN_112 & (&_miss_way_T_9)) & _GEN_45 & (&allocate_way)},
       {~(valid_miss & _GEN_111 & (&_miss_way_T_9)) & _GEN_44 & (&allocate_way)},
       {~(valid_miss & _GEN_110 & (&_miss_way_T_9)) & _GEN_43 & (&allocate_way)},
       {~(valid_miss & _GEN_109 & (&_miss_way_T_9)) & _GEN_42 & (&allocate_way)},
       {~(valid_miss & _GEN_108 & (&_miss_way_T_9)) & _GEN_41 & (&allocate_way)},
       {~(valid_miss & _GEN_107 & (&_miss_way_T_9)) & _GEN_40 & (&allocate_way)},
       {~(valid_miss & _GEN_106 & (&_miss_way_T_9)) & _GEN_39 & (&allocate_way)},
       {~(valid_miss & _GEN_105 & (&_miss_way_T_9)) & _GEN_38 & (&allocate_way)},
       {~(valid_miss & _GEN_104 & (&_miss_way_T_9)) & _GEN_37 & (&allocate_way)},
       {~(valid_miss & _GEN_103 & (&_miss_way_T_9)) & _GEN_36 & (&allocate_way)},
       {~(valid_miss & _GEN_102 & (&_miss_way_T_9)) & _GEN_35 & (&allocate_way)},
       {~(valid_miss & _GEN_101 & (&_miss_way_T_9)) & _GEN_34 & (&allocate_way)},
       {~(valid_miss & _GEN_100 & (&_miss_way_T_9)) & _GEN_33 & (&allocate_way)},
       {~(valid_miss & _GEN_99 & (&_miss_way_T_9)) & _GEN_32 & (&allocate_way)},
       {~(valid_miss & _GEN_98 & (&_miss_way_T_9)) & _GEN_31 & (&allocate_way)},
       {~(valid_miss & _GEN_97 & (&_miss_way_T_9)) & _GEN_30 & (&allocate_way)},
       {~(valid_miss & _GEN_96 & (&_miss_way_T_9)) & _GEN_29 & (&allocate_way)},
       {~(valid_miss & _GEN_95 & (&_miss_way_T_9)) & _GEN_28 & (&allocate_way)},
       {~(valid_miss & _GEN_94 & (&_miss_way_T_9)) & _GEN_27 & (&allocate_way)},
       {~(valid_miss & _GEN_93 & (&_miss_way_T_9)) & _GEN_26 & (&allocate_way)},
       {~(valid_miss & _GEN_92 & (&_miss_way_T_9)) & _GEN_25 & (&allocate_way)},
       {~(valid_miss & _GEN_91 & (&_miss_way_T_9)) & _GEN_24 & (&allocate_way)},
       {~(valid_miss & _GEN_90 & (&_miss_way_T_9)) & _GEN_23 & (&allocate_way)},
       {~(valid_miss & _GEN_89 & (&_miss_way_T_9)) & _GEN_22 & (&allocate_way)},
       {~(valid_miss & _GEN_88 & (&_miss_way_T_9)) & _GEN_21 & (&allocate_way)},
       {~(valid_miss & _GEN_87 & (&_miss_way_T_9)) & _GEN_20 & (&allocate_way)},
       {~(valid_miss & _GEN_86 & (&_miss_way_T_9)) & _GEN_19 & (&allocate_way)},
       {~(valid_miss & _GEN_85 & (&_miss_way_T_9)) & _GEN_18 & (&allocate_way)},
       {~(valid_miss & _GEN_84 & (&_miss_way_T_9)) & _GEN_17 & (&allocate_way)},
       {~(valid_miss & _GEN_83 & (&_miss_way_T_9)) & _GEN_16 & (&allocate_way)},
       {~(valid_miss & _GEN_82 & (&_miss_way_T_9)) & _GEN_15 & (&allocate_way)},
       {~(valid_miss & _GEN_81 & (&_miss_way_T_9)) & _GEN_14 & (&allocate_way)},
       {~(valid_miss & _GEN_80 & (&_miss_way_T_9)) & _GEN_13 & (&allocate_way)},
       {~(valid_miss & _GEN_79 & (&_miss_way_T_9)) & _GEN_12 & (&allocate_way)},
       {~(valid_miss & _GEN_78 & (&_miss_way_T_9)) & _GEN_11 & (&allocate_way)},
       {~(valid_miss & _GEN_77 & (&_miss_way_T_9)) & _GEN_10 & (&allocate_way)},
       {~(valid_miss & _GEN_76 & (&_miss_way_T_9)) & _GEN_9 & (&allocate_way)},
       {~(valid_miss & _GEN_72 & (&_miss_way_T_9)) & _GEN_8 & (&allocate_way)}};
    automatic logic [63:0] _GEN_179 =
      {{1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {1'h0},
       {~(_data_memories_data_in_31_T & (&allocate_way)
          & (&(_GEN_141[MSHR_front_index][6:5]))) & valid_write_hit & (&_GEN_174)
          & (&(hit_set_REG[1:0]))},
       {~(_data_memories_data_in_31_T & _GEN_6 & (&(_GEN_141[MSHR_front_index][6:5])))
          & valid_write_hit & _GEN_174 == 2'h2 & (&(hit_set_REG[1:0]))},
       {~(_data_memories_data_in_31_T & _GEN_5 & (&(_GEN_141[MSHR_front_index][6:5])))
          & valid_write_hit & _GEN_174 == 2'h1 & (&(hit_set_REG[1:0]))},
       {~(_data_memories_data_in_31_T & _GEN_3 & (&(_GEN_141[MSHR_front_index][6:5])))
          & valid_write_hit & _GEN_174 == 2'h0 & (&(hit_set_REG[1:0]))}};
    _GEN_171 = m_axi_awready & m_axi_awvalid_0;
    _GEN_172 = m_axi_wready & m_axi_wvalid_0;
    _GEN_173 = m_axi_wvalid_0 & _GEN_172;
    if (write_request_valid & _GEN_171)
      AXI_AW_DATA_BUFFER <= _AXI_request_Q_io_deq_bits_write_data;
    else if (_GEN_173)
      AXI_AW_DATA_BUFFER <= {32'h0, AXI_AW_DATA_BUFFER[255:32]};
    if (~m_axi_rready_0 | _GEN_0 | ~_GEN) begin
    end
    else
      AXI_read_buffer <= _GEN_1;
    valid_hit_REG <= io_CPU_request_valid;
    valid_miss_REG <= io_CPU_request_valid;
    valid_write_hit_REG <= _byte_offset_match_T_125;
    hit_set_REG <= active_set;
    hit_MOB_index_REG <= io_CPU_request_bits_MOB_index;
    miss_address_REG <= active_address;
    miss_set_REG <= active_set;
    AXI_request_Q_io_enq_bits_write_data_REG <= io_CPU_request_bits_data;
    AXI_request_Q_io_enq_bits_read_address_r <= io_CPU_request_bits_addr;
    tag_hit_OH_0_REG <= active_tag;
    tag_hit_OH_1_REG <= active_tag;
    tag_hit_OH_2_REG <= active_tag;
    tag_hit_OH_3_REG <= active_tag;
    valid_memory_vec_0_REG <= _GEN_175[active_set];
    valid_memory_vec_1_REG <= _GEN_176[active_set];
    valid_memory_vec_2_REG <= _GEN_177[active_set];
    valid_memory_vec_3_REG <= _GEN_178[active_set];
    dirty_vec_3_REG <= _GEN_179[active_set];
    if (valid_miss
        & (MSHRs_3_address == miss_address_REG | MSHRs_2_address == miss_address_REG
           | MSHRs_1_address == miss_address_REG | MSHRs_0_address == miss_address_REG))
      MSHRs_3_back_pointer <= MSHRs_3_back_pointer + 2'h1;
    output_valid_r <= valid_hit;
    output_valid_r_1 <= output_valid_r;
    if (reset) begin
      AXI_REQUEST_STATE <= 2'h0;
      write_counter <= 32'h0;
      DATA_CACHE_STATE <= 2'h0;
      MSHR_front_pointer <= 3'h0;
      MSHR_back_pointer <= 3'h0;
    end
    else begin
      if (|AXI_REQUEST_STATE) begin
        if (m_axi_wvalid_0) begin
          if (m_axi_wlast_0 & _GEN_172)
            AXI_REQUEST_STATE <= 2'h3;
        end
        else if ((&AXI_REQUEST_STATE)
                   ? (&AXI_REQUEST_STATE) & m_axi_bvalid
                   : m_axi_rready_0 & m_axi_rlast & _GEN)
          AXI_REQUEST_STATE <= 2'h0;
      end
      else if (_GEN_171)
        AXI_REQUEST_STATE <= 2'h1;
      else
        AXI_REQUEST_STATE <= {m_axi_arready & m_axi_arvalid_0, 1'h0};
      if (_GEN_173)
        write_counter <= write_counter - 32'h1;
      else if (~(|AXI_REQUEST_STATE) & _GEN_171)
        write_counter <= {24'h0, m_axi_awlen_0};
      DATA_CACHE_STATE <= DATA_CACHE_NEXT_STATE;
      if ((&DATA_CACHE_STATE) & _GEN_140)
        MSHR_front_pointer <= MSHR_front_pointer + 3'h1;
    end
  end // always @(posedge)
  Queue1_UInt256 final_response_buffer (
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (m_axi_rready_0 & _GEN_0),
    .io_enq_bits  (_GEN_1),
    .io_deq_ready (1'h1),
    .io_deq_valid (axi_response_valid),
    .io_deq_bits  (axi_response)
  );
  Queue4_AXI_request_Q_entry AXI_request_Q (
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (/* unused */),
    .io_enq_valid
      ((request_non_cacheable_read | request_non_cacheable_write
        | ~(io_CPU_request_bits_addr[31])) & valid_miss),
    .io_enq_bits_write_valid
      (request_non_cacheable_write | ~(io_CPU_request_bits_addr[31]) & dirty_vec_3_REG),
    .io_enq_bits_write_address ({6'h0, _GEN_7[_miss_way_T_9], 5'h0}),
    .io_enq_bits_write_data
      (request_non_cacheable_write
         ? {224'h0, AXI_request_Q_io_enq_bits_write_data_REG}
         : data_way),
    .io_enq_bits_write_bytes   (_GEN_2),
    .io_enq_bits_read_valid
      (request_non_cacheable_read | ~(io_CPU_request_bits_addr[31])),
    .io_enq_bits_read_address  (AXI_request_Q_io_enq_bits_read_address_r),
    .io_enq_bits_read_bytes    (_GEN_2),
    .io_deq_ready              (1'h1),
    .io_deq_valid              (_AXI_request_Q_io_deq_valid),
    .io_deq_bits_write_valid   (_AXI_request_Q_io_deq_bits_write_valid),
    .io_deq_bits_write_address (_AXI_request_Q_io_deq_bits_write_address),
    .io_deq_bits_write_data    (_AXI_request_Q_io_deq_bits_write_data),
    .io_deq_bits_write_bytes   (_AXI_request_Q_io_deq_bits_write_bytes),
    .io_deq_bits_read_valid    (_AXI_request_Q_io_deq_bits_read_valid),
    .io_deq_bits_read_address  (_AXI_request_Q_io_deq_bits_read_address),
    .io_deq_bits_read_bytes    (_AXI_request_Q_io_deq_bits_read_bytes),
    .io_count                  (/* unused */)
  );
  Queue1_UInt256_2 cacheable_response_Q (
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (axi_response_valid),
    .io_enq_bits  (axi_response),
    .io_deq_valid (_cacheable_response_Q_io_deq_valid),
    .io_deq_bits  (_cacheable_response_Q_io_deq_bits)
  );
  ReadWriteSmem data_memories_0 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | ~(|word_offset) & _byte_offset_match_T_125
       & (&active_access_width) | ~(|word_offset) & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | ~(|word_offset) & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[7:0]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_0_io_data_out)
  );
  ReadWriteSmem data_memories_1 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | ~(|word_offset) & _byte_offset_match_T_125
       & (&active_access_width) | ~(|word_offset) & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h1 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[15:8]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_1_io_data_out)
  );
  ReadWriteSmem data_memories_2 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | ~(|word_offset) & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h1 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h2 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[23:16]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_2_io_data_out)
  );
  ReadWriteSmem data_memories_3 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | ~(|word_offset) & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h1 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h3 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[31:24]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_3_io_data_out)
  );
  ReadWriteSmem data_memories_4 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h1 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h2 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h4 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[39:32]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_4_io_data_out)
  );
  ReadWriteSmem data_memories_5 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h1 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h2 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h5 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[47:40]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_5_io_data_out)
  );
  ReadWriteSmem data_memories_6 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h1 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h3 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h6 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[55:48]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_6_io_data_out)
  );
  ReadWriteSmem data_memories_7 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h1 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h3 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h7 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[63:56]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_7_io_data_out)
  );
  ReadWriteSmem data_memories_8 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h2 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h4 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h8 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[71:64]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_8_io_data_out)
  );
  ReadWriteSmem data_memories_9 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h2 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h4 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h9 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[79:72]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_9_io_data_out)
  );
  ReadWriteSmem data_memories_10 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h2 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h5 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'hA & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[87:80]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_10_io_data_out)
  );
  ReadWriteSmem data_memories_11 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h2 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h5 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'hB & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[95:88]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_11_io_data_out)
  );
  ReadWriteSmem data_memories_12 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h3 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h6 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'hC & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[103:96]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_12_io_data_out)
  );
  ReadWriteSmem data_memories_13 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h3 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h6 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'hD & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[111:104]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_13_io_data_out)
  );
  ReadWriteSmem data_memories_14 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h3 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h7 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'hE & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[119:112]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_14_io_data_out)
  );
  ReadWriteSmem data_memories_15 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h3 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h7 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'hF & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[127:120]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_15_io_data_out)
  );
  ReadWriteSmem data_memories_16 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h4 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h8 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h10 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[135:128]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_16_io_data_out)
  );
  ReadWriteSmem data_memories_17 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h4 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h8 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h11 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[143:136]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_17_io_data_out)
  );
  ReadWriteSmem data_memories_18 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h4 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h9 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h12 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[151:144]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_18_io_data_out)
  );
  ReadWriteSmem data_memories_19 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h4 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'h9 & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h13 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[159:152]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_19_io_data_out)
  );
  ReadWriteSmem data_memories_20 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h5 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hA & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h14 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[167:160]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_20_io_data_out)
  );
  ReadWriteSmem data_memories_21 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h5 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hA & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h15 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[175:168]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_21_io_data_out)
  );
  ReadWriteSmem data_memories_22 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h5 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hB & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h16 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[183:176]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_22_io_data_out)
  );
  ReadWriteSmem data_memories_23 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h5 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hB & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h17 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[191:184]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_23_io_data_out)
  );
  ReadWriteSmem data_memories_24 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h6 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hC & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h18 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[199:192]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_24_io_data_out)
  );
  ReadWriteSmem data_memories_25 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h6 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hC & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h19 & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[207:200]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_25_io_data_out)
  );
  ReadWriteSmem data_memories_26 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h6 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hD & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h1A & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[215:208]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_26_io_data_out)
  );
  ReadWriteSmem data_memories_27 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h6 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hD & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h1B & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[223:216]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_27_io_data_out)
  );
  ReadWriteSmem data_memories_28 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h7 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hE & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h1C & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[231:224]
         : io_CPU_request_bits_data[7:0]),
    .io_data_out (_data_memories_28_io_data_out)
  );
  ReadWriteSmem data_memories_29 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h7 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hE & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h1D & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[239:232]
         : io_CPU_request_bits_data[15:8]),
    .io_data_out (_data_memories_29_io_data_out)
  );
  ReadWriteSmem data_memories_30 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h7 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hF & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h1E & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[247:240]
         : io_CPU_request_bits_data[23:16]),
    .io_data_out (_data_memories_30_io_data_out)
  );
  ReadWriteSmem data_memories_31 (
    .clock       (clock),
    .io_wr_en
      (_data_memories_data_in_31_T | word_offset == 32'h7 & _byte_offset_match_T_125
       & (&active_access_width) | word_offset == 32'hF & _byte_offset_match_T_125
       & _half_word_offset_match_T_127 | word_offset == 32'h1F & _byte_offset_match_T_125
       & _byte_offset_match_T_127),
    .io_addr     (active_address[7:0]),
    .io_data_in
      (_data_memories_data_in_31_T
         ? _cacheable_response_Q_io_deq_bits[255:248]
         : io_CPU_request_bits_data[31:24]),
    .io_data_out (_data_memories_31_io_data_out)
  );
  ReadWriteSmem_32 tag_memories_0 (
    .clock       (clock),
    .io_wr_en    (_GEN_3 & DATA_CACHE_NEXT_STATE == 2'h2),
    .io_addr     (_GEN_3 ? active_set : 6'h0),
    .io_data_in  (_GEN_3 ? _GEN_4 : 21'h0),
    .io_data_out (_tag_memories_0_io_data_out)
  );
  ReadWriteSmem_32 tag_memories_1 (
    .clock       (clock),
    .io_wr_en    (_GEN_5 & DATA_CACHE_NEXT_STATE == 2'h2),
    .io_addr     (_GEN_5 ? active_set : 6'h0),
    .io_data_in  (_GEN_5 ? _GEN_4 : 21'h0),
    .io_data_out (_tag_memories_1_io_data_out)
  );
  ReadWriteSmem_32 tag_memories_2 (
    .clock       (clock),
    .io_wr_en    (_GEN_6 & DATA_CACHE_NEXT_STATE == 2'h2),
    .io_addr     (_GEN_6 ? active_set : 6'h0),
    .io_data_in  (_GEN_6 ? _GEN_4 : 21'h0),
    .io_data_out (_tag_memories_2_io_data_out)
  );
  ReadWriteSmem_32 tag_memories_3 (
    .clock       (clock),
    .io_wr_en    ((&allocate_way) & DATA_CACHE_NEXT_STATE == 2'h2),
    .io_addr     ((&allocate_way) ? active_set : 6'h0),
    .io_data_in  ((&allocate_way) ? _GEN_4 : 21'h0),
    .io_data_out (_tag_memories_3_io_data_out)
  );
  assign m_axi_awvalid = m_axi_awvalid_0;
  assign m_axi_awid = 8'h0;
  assign m_axi_awaddr =
    write_request_valid ? _AXI_request_Q_io_deq_bits_write_address : 32'h0;
  assign m_axi_awlen = m_axi_awlen_0;
  assign m_axi_awsize = {1'h0, write_request_valid, 1'h0};
  assign m_axi_awburst = {1'h0, write_request_valid};
  assign m_axi_awlock = 1'h0;
  assign m_axi_awcache = 4'h0;
  assign m_axi_awprot = 3'h0;
  assign m_axi_awqos = 4'h0;
  assign m_axi_awregion = 4'h0;
  assign m_axi_awuser = 1'h0;
  assign m_axi_wvalid = m_axi_wvalid_0;
  assign m_axi_wdata = m_axi_wvalid_0 ? AXI_AW_DATA_BUFFER[31:0] : 32'h0;
  assign m_axi_wstrb = {4{m_axi_wvalid_0}};
  assign m_axi_wlast = m_axi_wlast_0;
  assign m_axi_wuser = 1'h0;
  assign m_axi_bready = &AXI_REQUEST_STATE;
  assign m_axi_arvalid = m_axi_arvalid_0;
  assign m_axi_arid = 8'h0;
  assign m_axi_araddr =
    read_request_valid ? _AXI_request_Q_io_deq_bits_read_address : 32'h0;
  assign m_axi_arlen =
    read_request_valid
      ? {1'h0,
         _AXI_request_Q_io_deq_bits_read_bytes < 7'h4
           ? 7'h0
           : _AXI_request_Q_io_deq_bits_read_bytes / 7'h4 - 7'h1}
      : 8'h0;
  assign m_axi_arsize = {1'h0, read_request_valid, 1'h0};
  assign m_axi_arburst = {1'h0, read_request_valid};
  assign m_axi_arlock = 1'h0;
  assign m_axi_arcache = 4'h0;
  assign m_axi_arprot = 3'h0;
  assign m_axi_arqos = 4'h0;
  assign m_axi_arregion = 4'h0;
  assign m_axi_aruser = 1'h0;
  assign m_axi_rready = m_axi_rready_0;
  assign io_CPU_request_ready = 1'h1;
  assign io_CPU_response_valid = output_valid_r_1;
  assign io_CPU_response_bits_data = 32'h0;
  assign io_CPU_response_bits_MOB_index = hit_MOB_index_REG;
endmodule

module ChaosCore_tile(
  input         clock,
                reset,
                io_instruction_cache_AXI_port_AXI_AW_ready,
  output        io_instruction_cache_AXI_port_AXI_AW_valid,
  output [7:0]  io_instruction_cache_AXI_port_AXI_AW_bits_awid,
  output [31:0] io_instruction_cache_AXI_port_AXI_AW_bits_awaddr,
  output [7:0]  io_instruction_cache_AXI_port_AXI_AW_bits_awlen,
  output [2:0]  io_instruction_cache_AXI_port_AXI_AW_bits_awsize,
  output [1:0]  io_instruction_cache_AXI_port_AXI_AW_bits_awburst,
  output        io_instruction_cache_AXI_port_AXI_AW_bits_awlock,
  output [3:0]  io_instruction_cache_AXI_port_AXI_AW_bits_awcache,
  output [2:0]  io_instruction_cache_AXI_port_AXI_AW_bits_awprot,
  output [3:0]  io_instruction_cache_AXI_port_AXI_AW_bits_awqos,
                io_instruction_cache_AXI_port_AXI_AW_bits_awregion,
  output        io_instruction_cache_AXI_port_AXI_AW_bits_awuser,
  input         io_instruction_cache_AXI_port_AXI_W_ready,
  output        io_instruction_cache_AXI_port_AXI_W_valid,
  output [31:0] io_instruction_cache_AXI_port_AXI_W_bits_wdata,
  output [3:0]  io_instruction_cache_AXI_port_AXI_W_bits_wstrb,
  output        io_instruction_cache_AXI_port_AXI_W_bits_wlast,
                io_instruction_cache_AXI_port_AXI_W_bits_wuser,
                io_instruction_cache_AXI_port_AXI_B_ready,
  input         io_instruction_cache_AXI_port_AXI_B_valid,
  input  [7:0]  io_instruction_cache_AXI_port_AXI_B_bits_bid,
  input  [1:0]  io_instruction_cache_AXI_port_AXI_B_bits_bresp,
  input         io_instruction_cache_AXI_port_AXI_B_bits_buser,
                io_instruction_cache_AXI_port_AXI_AR_ready,
  output        io_instruction_cache_AXI_port_AXI_AR_valid,
  output [7:0]  io_instruction_cache_AXI_port_AXI_AR_bits_arid,
  output [31:0] io_instruction_cache_AXI_port_AXI_AR_bits_araddr,
  output [7:0]  io_instruction_cache_AXI_port_AXI_AR_bits_arlen,
  output [2:0]  io_instruction_cache_AXI_port_AXI_AR_bits_arsize,
  output [1:0]  io_instruction_cache_AXI_port_AXI_AR_bits_arburst,
  output        io_instruction_cache_AXI_port_AXI_AR_bits_arlock,
  output [3:0]  io_instruction_cache_AXI_port_AXI_AR_bits_arcache,
  output [2:0]  io_instruction_cache_AXI_port_AXI_AR_bits_arprot,
  output [3:0]  io_instruction_cache_AXI_port_AXI_AR_bits_arqos,
                io_instruction_cache_AXI_port_AXI_AR_bits_arregion,
  output        io_instruction_cache_AXI_port_AXI_AR_bits_aruser,
                io_instruction_cache_AXI_port_AXI_R_ready,
  input         io_instruction_cache_AXI_port_AXI_R_valid,
  input  [7:0]  io_instruction_cache_AXI_port_AXI_R_bits_rid,
  input  [31:0] io_instruction_cache_AXI_port_AXI_R_bits_rdata,
  input  [1:0]  io_instruction_cache_AXI_port_AXI_R_bits_rresp,
  input         io_instruction_cache_AXI_port_AXI_R_bits_rlast,
                io_instruction_cache_AXI_port_AXI_R_bits_ruser,
                io_data_cache_AXI_port_AXI_AW_ready,
  output        io_data_cache_AXI_port_AXI_AW_valid,
  output [7:0]  io_data_cache_AXI_port_AXI_AW_bits_awid,
  output [31:0] io_data_cache_AXI_port_AXI_AW_bits_awaddr,
  output [7:0]  io_data_cache_AXI_port_AXI_AW_bits_awlen,
  output [2:0]  io_data_cache_AXI_port_AXI_AW_bits_awsize,
  output [1:0]  io_data_cache_AXI_port_AXI_AW_bits_awburst,
  output        io_data_cache_AXI_port_AXI_AW_bits_awlock,
  output [3:0]  io_data_cache_AXI_port_AXI_AW_bits_awcache,
  output [2:0]  io_data_cache_AXI_port_AXI_AW_bits_awprot,
  output [3:0]  io_data_cache_AXI_port_AXI_AW_bits_awqos,
                io_data_cache_AXI_port_AXI_AW_bits_awregion,
  output        io_data_cache_AXI_port_AXI_AW_bits_awuser,
  input         io_data_cache_AXI_port_AXI_W_ready,
  output        io_data_cache_AXI_port_AXI_W_valid,
  output [31:0] io_data_cache_AXI_port_AXI_W_bits_wdata,
  output [3:0]  io_data_cache_AXI_port_AXI_W_bits_wstrb,
  output        io_data_cache_AXI_port_AXI_W_bits_wlast,
                io_data_cache_AXI_port_AXI_W_bits_wuser,
                io_data_cache_AXI_port_AXI_B_ready,
  input         io_data_cache_AXI_port_AXI_B_valid,
  input  [7:0]  io_data_cache_AXI_port_AXI_B_bits_bid,
  input  [1:0]  io_data_cache_AXI_port_AXI_B_bits_bresp,
  input         io_data_cache_AXI_port_AXI_B_bits_buser,
                io_data_cache_AXI_port_AXI_AR_ready,
  output        io_data_cache_AXI_port_AXI_AR_valid,
  output [7:0]  io_data_cache_AXI_port_AXI_AR_bits_arid,
  output [31:0] io_data_cache_AXI_port_AXI_AR_bits_araddr,
  output [7:0]  io_data_cache_AXI_port_AXI_AR_bits_arlen,
  output [2:0]  io_data_cache_AXI_port_AXI_AR_bits_arsize,
  output [1:0]  io_data_cache_AXI_port_AXI_AR_bits_arburst,
  output        io_data_cache_AXI_port_AXI_AR_bits_arlock,
  output [3:0]  io_data_cache_AXI_port_AXI_AR_bits_arcache,
  output [2:0]  io_data_cache_AXI_port_AXI_AR_bits_arprot,
  output [3:0]  io_data_cache_AXI_port_AXI_AR_bits_arqos,
                io_data_cache_AXI_port_AXI_AR_bits_arregion,
  output        io_data_cache_AXI_port_AXI_AR_bits_aruser,
                io_data_cache_AXI_port_AXI_R_ready,
  input         io_data_cache_AXI_port_AXI_R_valid,
  input  [7:0]  io_data_cache_AXI_port_AXI_R_bits_rid,
  input  [31:0] io_data_cache_AXI_port_AXI_R_bits_rdata,
  input  [1:0]  io_data_cache_AXI_port_AXI_R_bits_rresp,
  input         io_data_cache_AXI_port_AXI_R_bits_rlast,
                io_data_cache_AXI_port_AXI_R_bits_ruser
);

  wire        _data_cache_io_CPU_request_ready;
  wire        _data_cache_io_CPU_response_valid;
  wire [31:0] _data_cache_io_CPU_response_bits_data;
  wire [3:0]  _data_cache_io_CPU_response_bits_MOB_index;
  wire        _instruction_cache_io_CPU_request_ready;
  wire        _instruction_cache_io_CPU_response_valid;
  wire [31:0] _instruction_cache_io_CPU_response_bits_fetch_PC;
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_0;
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_1;
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_2;
  wire        _instruction_cache_io_CPU_response_bits_valid_bits_3;
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_0_instruction;
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_0_packet_index;
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_0_ROB_index;
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_1_instruction;
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_1_packet_index;
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_1_ROB_index;
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_2_instruction;
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_2_packet_index;
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_2_ROB_index;
  wire [31:0] _instruction_cache_io_CPU_response_bits_instructions_3_instruction;
  wire [3:0]  _instruction_cache_io_CPU_response_bits_instructions_3_packet_index;
  wire [5:0]  _instruction_cache_io_CPU_response_bits_instructions_3_ROB_index;
  wire [15:0] _instruction_cache_io_CPU_response_bits_GHR;
  wire [6:0]  _instruction_cache_io_CPU_response_bits_NEXT;
  wire [6:0]  _instruction_cache_io_CPU_response_bits_TOS;
  ChaosCore ChaosCore (
    .clock                                                        (clock),
    .reset                                                        (reset),
    .io_commit_valid                                              (/* unused */),
    .io_commit_bits_fetch_PC                                      (/* unused */),
    .io_commit_bits_T_NT                                          (/* unused */),
    .io_commit_bits_ROB_index                                     (/* unused */),
    .io_commit_bits_br_type                                       (/* unused */),
    .io_commit_bits_fetch_packet_index                            (/* unused */),
    .io_commit_bits_is_misprediction                              (/* unused */),
    .io_commit_bits_exception                                     (/* unused */),
    .io_commit_bits_expected_PC                                   (/* unused */),
    .io_commit_bits_GHR                                           (/* unused */),
    .io_commit_bits_TOS                                           (/* unused */),
    .io_commit_bits_NEXT                                          (/* unused */),
    .io_commit_bits_free_list_front_pointer                       (/* unused */),
    .io_commit_bits_RDold_0                                       (/* unused */),
    .io_commit_bits_RDold_1                                       (/* unused */),
    .io_commit_bits_RDold_2                                       (/* unused */),
    .io_commit_bits_RDold_3                                       (/* unused */),
    .io_commit_bits_RD_0                                          (/* unused */),
    .io_commit_bits_RD_1                                          (/* unused */),
    .io_commit_bits_RD_2                                          (/* unused */),
    .io_commit_bits_RD_3                                          (/* unused */),
    .io_commit_bits_RD_valid_0                                    (/* unused */),
    .io_commit_bits_RD_valid_1                                    (/* unused */),
    .io_commit_bits_RD_valid_2                                    (/* unused */),
    .io_commit_bits_RD_valid_3                                    (/* unused */),
    .io_flush                                                     (/* unused */),
    .io_revert_valid                                              (/* unused */),
    .io_revert_bits_PC                                            (/* unused */),
    .io_frontend_memory_request_ready
      (_instruction_cache_io_CPU_request_ready),
    .io_frontend_memory_request_valid                             (/* unused */),
    .io_frontend_memory_request_bits_addr                         (/* unused */),
    .io_frontend_memory_request_bits_wr_data                      (/* unused */),
    .io_frontend_memory_request_bits_wr_en                        (/* unused */),
    .io_frontend_memory_response_ready                            (/* unused */),
    .io_frontend_memory_response_valid
      (_instruction_cache_io_CPU_response_valid),
    .io_frontend_memory_response_bits_fetch_PC
      (_instruction_cache_io_CPU_response_bits_fetch_PC),
    .io_frontend_memory_response_bits_valid_bits_0
      (_instruction_cache_io_CPU_response_bits_valid_bits_0),
    .io_frontend_memory_response_bits_valid_bits_1
      (_instruction_cache_io_CPU_response_bits_valid_bits_1),
    .io_frontend_memory_response_bits_valid_bits_2
      (_instruction_cache_io_CPU_response_bits_valid_bits_2),
    .io_frontend_memory_response_bits_valid_bits_3
      (_instruction_cache_io_CPU_response_bits_valid_bits_3),
    .io_frontend_memory_response_bits_instructions_0_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_0_instruction),
    .io_frontend_memory_response_bits_instructions_0_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_packet_index),
    .io_frontend_memory_response_bits_instructions_0_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_ROB_index),
    .io_frontend_memory_response_bits_instructions_1_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_1_instruction),
    .io_frontend_memory_response_bits_instructions_1_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_packet_index),
    .io_frontend_memory_response_bits_instructions_1_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_ROB_index),
    .io_frontend_memory_response_bits_instructions_2_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_2_instruction),
    .io_frontend_memory_response_bits_instructions_2_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_packet_index),
    .io_frontend_memory_response_bits_instructions_2_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_ROB_index),
    .io_frontend_memory_response_bits_instructions_3_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_3_instruction),
    .io_frontend_memory_response_bits_instructions_3_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_packet_index),
    .io_frontend_memory_response_bits_instructions_3_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_ROB_index),
    .io_frontend_memory_response_bits_GHR
      (_instruction_cache_io_CPU_response_bits_GHR),
    .io_frontend_memory_response_bits_NEXT
      (_instruction_cache_io_CPU_response_bits_NEXT),
    .io_frontend_memory_response_bits_TOS
      (_instruction_cache_io_CPU_response_bits_TOS),
    .io_backend_memory_request_ready
      (_data_cache_io_CPU_request_ready),
    .io_backend_memory_request_valid                              (/* unused */),
    .io_backend_memory_request_bits_addr                          (/* unused */),
    .io_backend_memory_request_bits_data                          (/* unused */),
    .io_backend_memory_request_bits_memory_type                   (/* unused */),
    .io_backend_memory_request_bits_access_width                  (/* unused */),
    .io_backend_memory_request_bits_MOB_index                     (/* unused */),
    .io_backend_memory_response_ready                             (/* unused */),
    .io_backend_memory_response_valid
      (_data_cache_io_CPU_response_valid),
    .io_backend_memory_response_bits_data
      (_data_cache_io_CPU_response_bits_data),
    .io_backend_memory_response_bits_MOB_index
      (_data_cache_io_CPU_response_bits_MOB_index)
  );
  L1_instruction_cache instruction_cache (
    .clock                                            (clock),
    .reset                                            (reset),
    .m_axi_awvalid
      (io_instruction_cache_AXI_port_AXI_AW_valid),
    .m_axi_awready
      (io_instruction_cache_AXI_port_AXI_AW_ready),
    .m_axi_awid
      (io_instruction_cache_AXI_port_AXI_AW_bits_awid),
    .m_axi_awaddr
      (io_instruction_cache_AXI_port_AXI_AW_bits_awaddr),
    .m_axi_awlen
      (io_instruction_cache_AXI_port_AXI_AW_bits_awlen),
    .m_axi_awsize
      (io_instruction_cache_AXI_port_AXI_AW_bits_awsize),
    .m_axi_awburst
      (io_instruction_cache_AXI_port_AXI_AW_bits_awburst),
    .m_axi_awlock
      (io_instruction_cache_AXI_port_AXI_AW_bits_awlock),
    .m_axi_awcache
      (io_instruction_cache_AXI_port_AXI_AW_bits_awcache),
    .m_axi_awprot
      (io_instruction_cache_AXI_port_AXI_AW_bits_awprot),
    .m_axi_awqos
      (io_instruction_cache_AXI_port_AXI_AW_bits_awqos),
    .m_axi_awregion
      (io_instruction_cache_AXI_port_AXI_AW_bits_awregion),
    .m_axi_awuser
      (io_instruction_cache_AXI_port_AXI_AW_bits_awuser),
    .m_axi_wready
      (io_instruction_cache_AXI_port_AXI_W_ready),
    .m_axi_wvalid
      (io_instruction_cache_AXI_port_AXI_W_valid),
    .m_axi_wdata
      (io_instruction_cache_AXI_port_AXI_W_bits_wdata),
    .m_axi_wstrb
      (io_instruction_cache_AXI_port_AXI_W_bits_wstrb),
    .m_axi_wlast
      (io_instruction_cache_AXI_port_AXI_W_bits_wlast),
    .m_axi_wuser
      (io_instruction_cache_AXI_port_AXI_W_bits_wuser),
    .m_axi_bready
      (io_instruction_cache_AXI_port_AXI_B_ready),
    .m_axi_bvalid
      (io_instruction_cache_AXI_port_AXI_B_valid),
    .m_axi_bid
      (io_instruction_cache_AXI_port_AXI_B_bits_bid),
    .m_axi_bresp
      (io_instruction_cache_AXI_port_AXI_B_bits_bresp),
    .m_axi_buser
      (io_instruction_cache_AXI_port_AXI_B_bits_buser),
    .m_axi_arvalid
      (io_instruction_cache_AXI_port_AXI_AR_valid),
    .m_axi_arready
      (io_instruction_cache_AXI_port_AXI_AR_ready),
    .m_axi_arid
      (io_instruction_cache_AXI_port_AXI_AR_bits_arid),
    .m_axi_araddr
      (io_instruction_cache_AXI_port_AXI_AR_bits_araddr),
    .m_axi_arlen
      (io_instruction_cache_AXI_port_AXI_AR_bits_arlen),
    .m_axi_arsize
      (io_instruction_cache_AXI_port_AXI_AR_bits_arsize),
    .m_axi_arburst
      (io_instruction_cache_AXI_port_AXI_AR_bits_arburst),
    .m_axi_arlock
      (io_instruction_cache_AXI_port_AXI_AR_bits_arlock),
    .m_axi_arcache
      (io_instruction_cache_AXI_port_AXI_AR_bits_arcache),
    .m_axi_arprot
      (io_instruction_cache_AXI_port_AXI_AR_bits_arprot),
    .m_axi_arqos
      (io_instruction_cache_AXI_port_AXI_AR_bits_arqos),
    .m_axi_arregion
      (io_instruction_cache_AXI_port_AXI_AR_bits_arregion),
    .m_axi_aruser
      (io_instruction_cache_AXI_port_AXI_AR_bits_aruser),
    .m_axi_rready
      (io_instruction_cache_AXI_port_AXI_R_ready),
    .m_axi_rvalid
      (io_instruction_cache_AXI_port_AXI_R_valid),
    .m_axi_rid
      (io_instruction_cache_AXI_port_AXI_R_bits_rid),
    .m_axi_rdata
      (io_instruction_cache_AXI_port_AXI_R_bits_rdata),
    .m_axi_rresp
      (io_instruction_cache_AXI_port_AXI_R_bits_rresp),
    .m_axi_rlast
      (io_instruction_cache_AXI_port_AXI_R_bits_rlast),
    .m_axi_ruser
      (io_instruction_cache_AXI_port_AXI_R_bits_ruser),
    .io_CPU_request_ready
      (_instruction_cache_io_CPU_request_ready),
    .io_CPU_response_valid
      (_instruction_cache_io_CPU_response_valid),
    .io_CPU_response_bits_fetch_PC
      (_instruction_cache_io_CPU_response_bits_fetch_PC),
    .io_CPU_response_bits_valid_bits_0
      (_instruction_cache_io_CPU_response_bits_valid_bits_0),
    .io_CPU_response_bits_valid_bits_1
      (_instruction_cache_io_CPU_response_bits_valid_bits_1),
    .io_CPU_response_bits_valid_bits_2
      (_instruction_cache_io_CPU_response_bits_valid_bits_2),
    .io_CPU_response_bits_valid_bits_3
      (_instruction_cache_io_CPU_response_bits_valid_bits_3),
    .io_CPU_response_bits_instructions_0_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_0_instruction),
    .io_CPU_response_bits_instructions_0_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_packet_index),
    .io_CPU_response_bits_instructions_0_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_0_ROB_index),
    .io_CPU_response_bits_instructions_1_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_1_instruction),
    .io_CPU_response_bits_instructions_1_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_packet_index),
    .io_CPU_response_bits_instructions_1_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_1_ROB_index),
    .io_CPU_response_bits_instructions_2_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_2_instruction),
    .io_CPU_response_bits_instructions_2_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_packet_index),
    .io_CPU_response_bits_instructions_2_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_2_ROB_index),
    .io_CPU_response_bits_instructions_3_instruction
      (_instruction_cache_io_CPU_response_bits_instructions_3_instruction),
    .io_CPU_response_bits_instructions_3_packet_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_packet_index),
    .io_CPU_response_bits_instructions_3_ROB_index
      (_instruction_cache_io_CPU_response_bits_instructions_3_ROB_index),
    .io_CPU_response_bits_GHR
      (_instruction_cache_io_CPU_response_bits_GHR),
    .io_CPU_response_bits_NEXT
      (_instruction_cache_io_CPU_response_bits_NEXT),
    .io_CPU_response_bits_TOS
      (_instruction_cache_io_CPU_response_bits_TOS)
  );
  L1_data_cache data_cache (
    .clock                            (clock),
    .reset                            (reset),
    .m_axi_awvalid                    (io_data_cache_AXI_port_AXI_AW_valid),
    .m_axi_awready                    (io_data_cache_AXI_port_AXI_AW_ready),
    .m_axi_awid                       (io_data_cache_AXI_port_AXI_AW_bits_awid),
    .m_axi_awaddr                     (io_data_cache_AXI_port_AXI_AW_bits_awaddr),
    .m_axi_awlen                      (io_data_cache_AXI_port_AXI_AW_bits_awlen),
    .m_axi_awsize                     (io_data_cache_AXI_port_AXI_AW_bits_awsize),
    .m_axi_awburst                    (io_data_cache_AXI_port_AXI_AW_bits_awburst),
    .m_axi_awlock                     (io_data_cache_AXI_port_AXI_AW_bits_awlock),
    .m_axi_awcache                    (io_data_cache_AXI_port_AXI_AW_bits_awcache),
    .m_axi_awprot                     (io_data_cache_AXI_port_AXI_AW_bits_awprot),
    .m_axi_awqos                      (io_data_cache_AXI_port_AXI_AW_bits_awqos),
    .m_axi_awregion                   (io_data_cache_AXI_port_AXI_AW_bits_awregion),
    .m_axi_awuser                     (io_data_cache_AXI_port_AXI_AW_bits_awuser),
    .m_axi_wready                     (io_data_cache_AXI_port_AXI_W_ready),
    .m_axi_wvalid                     (io_data_cache_AXI_port_AXI_W_valid),
    .m_axi_wdata                      (io_data_cache_AXI_port_AXI_W_bits_wdata),
    .m_axi_wstrb                      (io_data_cache_AXI_port_AXI_W_bits_wstrb),
    .m_axi_wlast                      (io_data_cache_AXI_port_AXI_W_bits_wlast),
    .m_axi_wuser                      (io_data_cache_AXI_port_AXI_W_bits_wuser),
    .m_axi_bready                     (io_data_cache_AXI_port_AXI_B_ready),
    .m_axi_bvalid                     (io_data_cache_AXI_port_AXI_B_valid),
    .m_axi_bid                        (io_data_cache_AXI_port_AXI_B_bits_bid),
    .m_axi_bresp                      (io_data_cache_AXI_port_AXI_B_bits_bresp),
    .m_axi_buser                      (io_data_cache_AXI_port_AXI_B_bits_buser),
    .m_axi_arvalid                    (io_data_cache_AXI_port_AXI_AR_valid),
    .m_axi_arready                    (io_data_cache_AXI_port_AXI_AR_ready),
    .m_axi_arid                       (io_data_cache_AXI_port_AXI_AR_bits_arid),
    .m_axi_araddr                     (io_data_cache_AXI_port_AXI_AR_bits_araddr),
    .m_axi_arlen                      (io_data_cache_AXI_port_AXI_AR_bits_arlen),
    .m_axi_arsize                     (io_data_cache_AXI_port_AXI_AR_bits_arsize),
    .m_axi_arburst                    (io_data_cache_AXI_port_AXI_AR_bits_arburst),
    .m_axi_arlock                     (io_data_cache_AXI_port_AXI_AR_bits_arlock),
    .m_axi_arcache                    (io_data_cache_AXI_port_AXI_AR_bits_arcache),
    .m_axi_arprot                     (io_data_cache_AXI_port_AXI_AR_bits_arprot),
    .m_axi_arqos                      (io_data_cache_AXI_port_AXI_AR_bits_arqos),
    .m_axi_arregion                   (io_data_cache_AXI_port_AXI_AR_bits_arregion),
    .m_axi_aruser                     (io_data_cache_AXI_port_AXI_AR_bits_aruser),
    .m_axi_rready                     (io_data_cache_AXI_port_AXI_R_ready),
    .m_axi_rvalid                     (io_data_cache_AXI_port_AXI_R_valid),
    .m_axi_rid                        (io_data_cache_AXI_port_AXI_R_bits_rid),
    .m_axi_rdata                      (io_data_cache_AXI_port_AXI_R_bits_rdata),
    .m_axi_rresp                      (io_data_cache_AXI_port_AXI_R_bits_rresp),
    .m_axi_rlast                      (io_data_cache_AXI_port_AXI_R_bits_rlast),
    .m_axi_ruser                      (io_data_cache_AXI_port_AXI_R_bits_ruser),
    .io_CPU_request_ready             (_data_cache_io_CPU_request_ready),
    .io_CPU_request_valid             (1'h0),
    .io_CPU_request_bits_addr         (32'h0),
    .io_CPU_request_bits_data         (32'h0),
    .io_CPU_request_bits_memory_type  (2'h0),
    .io_CPU_request_bits_access_width (2'h0),
    .io_CPU_request_bits_MOB_index    (4'h0),
    .io_CPU_response_ready            (1'h0),
    .io_CPU_response_valid            (_data_cache_io_CPU_response_valid),
    .io_CPU_response_bits_data        (_data_cache_io_CPU_response_bits_data),
    .io_CPU_response_bits_MOB_index   (_data_cache_io_CPU_response_bits_MOB_index)
  );
endmodule

module AXI_debug_printer(
  input         clock,
                reset,
  output        io_s_AXI_AXI_AW_ready,
  input         io_s_AXI_AXI_AW_valid,
  output        io_s_AXI_AXI_W_ready,
  input         io_s_AXI_AXI_W_valid,
  input  [31:0] io_s_AXI_AXI_W_bits_wdata,
  input         io_s_AXI_AXI_B_ready,
  output        io_s_AXI_AXI_B_valid
);

  reg  [31:0] print_data;
  reg  [1:0]  AXI_debug_printer_STATE;
  wire        _GEN = AXI_debug_printer_STATE == 2'h1;
  wire        _GEN_0 = AXI_debug_printer_STATE == 2'h2;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if ((`PRINTF_COND_) & (|AXI_debug_printer_STATE) & ~_GEN & _GEN_0 & ~reset)
        $fwrite(32'h80000002, "%c", print_data);
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        io_s_AXI_AXI_B_valid_0 = ~(~(|AXI_debug_printer_STATE) | _GEN) & _GEN_0;
  always @(posedge clock) begin
    automatic logic _GEN_1;
    automatic logic _GEN_2;
    automatic logic _GEN_3;
    _GEN_1 = ~(|AXI_debug_printer_STATE) & io_s_AXI_AXI_AW_valid;
    _GEN_2 = ~(|AXI_debug_printer_STATE) & io_s_AXI_AXI_W_valid;
    _GEN_3 = _GEN_1 & _GEN_2;
    if (|AXI_debug_printer_STATE) begin
      if (_GEN & _GEN_2)
        print_data <= io_s_AXI_AXI_W_bits_wdata;
    end
    else if (_GEN_1 | ~_GEN_3) begin
    end
    else
      print_data <= io_s_AXI_AXI_W_bits_wdata;
    if (reset)
      AXI_debug_printer_STATE <= 2'h0;
    else if (|AXI_debug_printer_STATE) begin
      if (_GEN) begin
        if (_GEN_2)
          AXI_debug_printer_STATE <= 2'h2;
      end
      else if (_GEN_0 & io_s_AXI_AXI_B_ready & io_s_AXI_AXI_B_valid_0)
        AXI_debug_printer_STATE <= 2'h0;
    end
    else if (_GEN_1)
      AXI_debug_printer_STATE <= 2'h1;
    else if (_GEN_3)
      AXI_debug_printer_STATE <= 2'h2;
  end // always @(posedge)
  assign io_s_AXI_AXI_AW_ready = ~(|AXI_debug_printer_STATE);
  assign io_s_AXI_AXI_W_ready = ~(|AXI_debug_printer_STATE);
  assign io_s_AXI_AXI_B_valid = io_s_AXI_AXI_B_valid_0;
endmodule

// external module axi_interconnect_wrap_2x2

module axi_interconnect_2x2(
  input         clock,
                reset,
  output        io_m_AXI_port_0_AXI_AW_ready,
  input         io_m_AXI_port_0_AXI_AW_valid,
  input  [7:0]  io_m_AXI_port_0_AXI_AW_bits_awid,
  input  [31:0] io_m_AXI_port_0_AXI_AW_bits_awaddr,
  input  [7:0]  io_m_AXI_port_0_AXI_AW_bits_awlen,
  input  [2:0]  io_m_AXI_port_0_AXI_AW_bits_awsize,
  input  [1:0]  io_m_AXI_port_0_AXI_AW_bits_awburst,
  input         io_m_AXI_port_0_AXI_AW_bits_awlock,
  input  [3:0]  io_m_AXI_port_0_AXI_AW_bits_awcache,
  input  [2:0]  io_m_AXI_port_0_AXI_AW_bits_awprot,
  input  [3:0]  io_m_AXI_port_0_AXI_AW_bits_awqos,
                io_m_AXI_port_0_AXI_AW_bits_awregion,
  input         io_m_AXI_port_0_AXI_AW_bits_awuser,
  output        io_m_AXI_port_0_AXI_W_ready,
  input         io_m_AXI_port_0_AXI_W_valid,
  input  [31:0] io_m_AXI_port_0_AXI_W_bits_wdata,
  input  [3:0]  io_m_AXI_port_0_AXI_W_bits_wstrb,
  input         io_m_AXI_port_0_AXI_W_bits_wlast,
                io_m_AXI_port_0_AXI_W_bits_wuser,
                io_m_AXI_port_0_AXI_B_ready,
  output        io_m_AXI_port_0_AXI_B_valid,
  output [7:0]  io_m_AXI_port_0_AXI_B_bits_bid,
  output [1:0]  io_m_AXI_port_0_AXI_B_bits_bresp,
  output        io_m_AXI_port_0_AXI_B_bits_buser,
                io_m_AXI_port_0_AXI_AR_ready,
  input         io_m_AXI_port_0_AXI_AR_valid,
  input  [7:0]  io_m_AXI_port_0_AXI_AR_bits_arid,
  input  [31:0] io_m_AXI_port_0_AXI_AR_bits_araddr,
  input  [7:0]  io_m_AXI_port_0_AXI_AR_bits_arlen,
  input  [2:0]  io_m_AXI_port_0_AXI_AR_bits_arsize,
  input  [1:0]  io_m_AXI_port_0_AXI_AR_bits_arburst,
  input         io_m_AXI_port_0_AXI_AR_bits_arlock,
  input  [3:0]  io_m_AXI_port_0_AXI_AR_bits_arcache,
  input  [2:0]  io_m_AXI_port_0_AXI_AR_bits_arprot,
  input  [3:0]  io_m_AXI_port_0_AXI_AR_bits_arqos,
                io_m_AXI_port_0_AXI_AR_bits_arregion,
  input         io_m_AXI_port_0_AXI_AR_bits_aruser,
                io_m_AXI_port_0_AXI_R_ready,
  output        io_m_AXI_port_0_AXI_R_valid,
  output [7:0]  io_m_AXI_port_0_AXI_R_bits_rid,
  output [31:0] io_m_AXI_port_0_AXI_R_bits_rdata,
  output [1:0]  io_m_AXI_port_0_AXI_R_bits_rresp,
  output        io_m_AXI_port_0_AXI_R_bits_rlast,
                io_m_AXI_port_0_AXI_R_bits_ruser,
                io_m_AXI_port_1_AXI_AW_ready,
  input         io_m_AXI_port_1_AXI_AW_valid,
  input  [7:0]  io_m_AXI_port_1_AXI_AW_bits_awid,
  input  [31:0] io_m_AXI_port_1_AXI_AW_bits_awaddr,
  input  [7:0]  io_m_AXI_port_1_AXI_AW_bits_awlen,
  input  [2:0]  io_m_AXI_port_1_AXI_AW_bits_awsize,
  input  [1:0]  io_m_AXI_port_1_AXI_AW_bits_awburst,
  input         io_m_AXI_port_1_AXI_AW_bits_awlock,
  input  [3:0]  io_m_AXI_port_1_AXI_AW_bits_awcache,
  input  [2:0]  io_m_AXI_port_1_AXI_AW_bits_awprot,
  input  [3:0]  io_m_AXI_port_1_AXI_AW_bits_awqos,
                io_m_AXI_port_1_AXI_AW_bits_awregion,
  input         io_m_AXI_port_1_AXI_AW_bits_awuser,
  output        io_m_AXI_port_1_AXI_W_ready,
  input         io_m_AXI_port_1_AXI_W_valid,
  input  [31:0] io_m_AXI_port_1_AXI_W_bits_wdata,
  input  [3:0]  io_m_AXI_port_1_AXI_W_bits_wstrb,
  input         io_m_AXI_port_1_AXI_W_bits_wlast,
                io_m_AXI_port_1_AXI_W_bits_wuser,
                io_m_AXI_port_1_AXI_B_ready,
  output        io_m_AXI_port_1_AXI_B_valid,
  output [7:0]  io_m_AXI_port_1_AXI_B_bits_bid,
  output [1:0]  io_m_AXI_port_1_AXI_B_bits_bresp,
  output        io_m_AXI_port_1_AXI_B_bits_buser,
                io_m_AXI_port_1_AXI_AR_ready,
  input         io_m_AXI_port_1_AXI_AR_valid,
  input  [7:0]  io_m_AXI_port_1_AXI_AR_bits_arid,
  input  [31:0] io_m_AXI_port_1_AXI_AR_bits_araddr,
  input  [7:0]  io_m_AXI_port_1_AXI_AR_bits_arlen,
  input  [2:0]  io_m_AXI_port_1_AXI_AR_bits_arsize,
  input  [1:0]  io_m_AXI_port_1_AXI_AR_bits_arburst,
  input         io_m_AXI_port_1_AXI_AR_bits_arlock,
  input  [3:0]  io_m_AXI_port_1_AXI_AR_bits_arcache,
  input  [2:0]  io_m_AXI_port_1_AXI_AR_bits_arprot,
  input  [3:0]  io_m_AXI_port_1_AXI_AR_bits_arqos,
                io_m_AXI_port_1_AXI_AR_bits_arregion,
  input         io_m_AXI_port_1_AXI_AR_bits_aruser,
                io_m_AXI_port_1_AXI_R_ready,
  output        io_m_AXI_port_1_AXI_R_valid,
  output [7:0]  io_m_AXI_port_1_AXI_R_bits_rid,
  output [31:0] io_m_AXI_port_1_AXI_R_bits_rdata,
  output [1:0]  io_m_AXI_port_1_AXI_R_bits_rresp,
  output        io_m_AXI_port_1_AXI_R_bits_rlast,
                io_m_AXI_port_1_AXI_R_bits_ruser,
  input         io_s_AXI_port_0_AXI_AW_ready,
  output        io_s_AXI_port_0_AXI_AW_valid,
  output [7:0]  io_s_AXI_port_0_AXI_AW_bits_awid,
  output [31:0] io_s_AXI_port_0_AXI_AW_bits_awaddr,
  output [7:0]  io_s_AXI_port_0_AXI_AW_bits_awlen,
  output [2:0]  io_s_AXI_port_0_AXI_AW_bits_awsize,
  output [1:0]  io_s_AXI_port_0_AXI_AW_bits_awburst,
  output        io_s_AXI_port_0_AXI_AW_bits_awlock,
  output [3:0]  io_s_AXI_port_0_AXI_AW_bits_awcache,
  output [2:0]  io_s_AXI_port_0_AXI_AW_bits_awprot,
  output [3:0]  io_s_AXI_port_0_AXI_AW_bits_awqos,
                io_s_AXI_port_0_AXI_AW_bits_awregion,
  output        io_s_AXI_port_0_AXI_AW_bits_awuser,
  input         io_s_AXI_port_0_AXI_W_ready,
  output        io_s_AXI_port_0_AXI_W_valid,
  output [31:0] io_s_AXI_port_0_AXI_W_bits_wdata,
  output [3:0]  io_s_AXI_port_0_AXI_W_bits_wstrb,
  output        io_s_AXI_port_0_AXI_W_bits_wlast,
                io_s_AXI_port_0_AXI_W_bits_wuser,
                io_s_AXI_port_0_AXI_B_ready,
  input         io_s_AXI_port_0_AXI_B_valid,
  input  [7:0]  io_s_AXI_port_0_AXI_B_bits_bid,
  input  [1:0]  io_s_AXI_port_0_AXI_B_bits_bresp,
  input         io_s_AXI_port_0_AXI_B_bits_buser,
                io_s_AXI_port_0_AXI_AR_ready,
  output        io_s_AXI_port_0_AXI_AR_valid,
  output [7:0]  io_s_AXI_port_0_AXI_AR_bits_arid,
  output [31:0] io_s_AXI_port_0_AXI_AR_bits_araddr,
  output [7:0]  io_s_AXI_port_0_AXI_AR_bits_arlen,
  output [2:0]  io_s_AXI_port_0_AXI_AR_bits_arsize,
  output [1:0]  io_s_AXI_port_0_AXI_AR_bits_arburst,
  output        io_s_AXI_port_0_AXI_AR_bits_arlock,
  output [3:0]  io_s_AXI_port_0_AXI_AR_bits_arcache,
  output [2:0]  io_s_AXI_port_0_AXI_AR_bits_arprot,
  output [3:0]  io_s_AXI_port_0_AXI_AR_bits_arqos,
                io_s_AXI_port_0_AXI_AR_bits_arregion,
  output        io_s_AXI_port_0_AXI_AR_bits_aruser,
                io_s_AXI_port_0_AXI_R_ready,
  input         io_s_AXI_port_0_AXI_R_valid,
  input  [7:0]  io_s_AXI_port_0_AXI_R_bits_rid,
  input  [31:0] io_s_AXI_port_0_AXI_R_bits_rdata,
  input  [1:0]  io_s_AXI_port_0_AXI_R_bits_rresp,
  input         io_s_AXI_port_0_AXI_R_bits_rlast,
                io_s_AXI_port_0_AXI_R_bits_ruser,
                io_s_AXI_port_1_AXI_AW_ready,
  output        io_s_AXI_port_1_AXI_AW_valid,
  output [7:0]  io_s_AXI_port_1_AXI_AW_bits_awid,
  output [31:0] io_s_AXI_port_1_AXI_AW_bits_awaddr,
  output [7:0]  io_s_AXI_port_1_AXI_AW_bits_awlen,
  output [2:0]  io_s_AXI_port_1_AXI_AW_bits_awsize,
  output [1:0]  io_s_AXI_port_1_AXI_AW_bits_awburst,
  output        io_s_AXI_port_1_AXI_AW_bits_awlock,
  output [3:0]  io_s_AXI_port_1_AXI_AW_bits_awcache,
  output [2:0]  io_s_AXI_port_1_AXI_AW_bits_awprot,
  output [3:0]  io_s_AXI_port_1_AXI_AW_bits_awqos,
                io_s_AXI_port_1_AXI_AW_bits_awregion,
  output        io_s_AXI_port_1_AXI_AW_bits_awuser,
  input         io_s_AXI_port_1_AXI_W_ready,
  output        io_s_AXI_port_1_AXI_W_valid,
  output [31:0] io_s_AXI_port_1_AXI_W_bits_wdata,
  output [3:0]  io_s_AXI_port_1_AXI_W_bits_wstrb,
  output        io_s_AXI_port_1_AXI_W_bits_wlast,
                io_s_AXI_port_1_AXI_W_bits_wuser,
                io_s_AXI_port_1_AXI_B_ready,
  input         io_s_AXI_port_1_AXI_B_valid,
  input  [7:0]  io_s_AXI_port_1_AXI_B_bits_bid,
  input  [1:0]  io_s_AXI_port_1_AXI_B_bits_bresp,
  input         io_s_AXI_port_1_AXI_B_bits_buser,
                io_s_AXI_port_1_AXI_AR_ready,
  output        io_s_AXI_port_1_AXI_AR_valid,
  output [7:0]  io_s_AXI_port_1_AXI_AR_bits_arid,
  output [31:0] io_s_AXI_port_1_AXI_AR_bits_araddr,
  output [7:0]  io_s_AXI_port_1_AXI_AR_bits_arlen,
  output [2:0]  io_s_AXI_port_1_AXI_AR_bits_arsize,
  output [1:0]  io_s_AXI_port_1_AXI_AR_bits_arburst,
  output        io_s_AXI_port_1_AXI_AR_bits_arlock,
  output [3:0]  io_s_AXI_port_1_AXI_AR_bits_arcache,
  output [2:0]  io_s_AXI_port_1_AXI_AR_bits_arprot,
  output [3:0]  io_s_AXI_port_1_AXI_AR_bits_arqos,
                io_s_AXI_port_1_AXI_AR_bits_arregion,
  output        io_s_AXI_port_1_AXI_AR_bits_aruser,
                io_s_AXI_port_1_AXI_R_ready,
  input         io_s_AXI_port_1_AXI_R_valid,
  input  [7:0]  io_s_AXI_port_1_AXI_R_bits_rid,
  input  [31:0] io_s_AXI_port_1_AXI_R_bits_rdata,
  input  [1:0]  io_s_AXI_port_1_AXI_R_bits_rresp,
  input         io_s_AXI_port_1_AXI_R_bits_rlast,
                io_s_AXI_port_1_AXI_R_bits_ruser
);

  wire _NOC_m01_axi_aruser;
  axi_interconnect_wrap_2x2 #(
    .ADDR_WIDTH(32),
    .ARUSER_ENABLE(0),
    .ARUSER_WIDTH(1),
    .AWUSER_ENABLE(0),
    .AWUSER_WIDTH(1),
    .BUSER_ENABLE(0),
    .BUSER_WIDTH(1),
    .DATA_WIDTH(32),
    .FORWARD_ID(0),
    .ID_WIDTH(8),
    .M00_ADDR_WIDTH(24),
    .M00_BASE_ADDR(0),
    .M00_CONNECT_READ(1),
    .M00_CONNECT_WRITE(1),
    .M00_SECURE(0),
    .M01_ADDR_WIDTH(24),
    .M01_BASE_ADDR(134217728),
    .M01_CONNECT_READ(1),
    .M01_CONNECT_WRITE(1),
    .M01_SECURE(0),
    .M_REGIONS(1),
    .RUSER_ENABLE(0),
    .RUSER_WIDTH(1),
    .STRB_WIDTH(4),
    .WUSER_ENABLE(0),
    .WUSER_WIDTH(1)
  ) NOC (
    .clk              (clock),
    .rst              (reset),
    .s00_axi_awid     (io_m_AXI_port_0_AXI_AW_bits_awid),
    .s00_axi_awaddr   (io_m_AXI_port_0_AXI_AW_bits_awaddr),
    .s00_axi_awlen    (io_m_AXI_port_0_AXI_AW_bits_awlen),
    .s00_axi_awsize   (io_m_AXI_port_0_AXI_AW_bits_awsize),
    .s00_axi_awburst  (io_m_AXI_port_0_AXI_AW_bits_awburst),
    .s00_axi_awlock   (io_m_AXI_port_0_AXI_AW_bits_awlock),
    .s00_axi_awcache  (io_m_AXI_port_0_AXI_AW_bits_awcache),
    .s00_axi_awprot   (io_m_AXI_port_0_AXI_AW_bits_awprot),
    .s00_axi_awqos    (io_m_AXI_port_0_AXI_AW_bits_awqos),
    .s00_axi_awuser   (io_m_AXI_port_0_AXI_AW_bits_awuser),
    .s00_axi_awvalid  (io_m_AXI_port_0_AXI_AW_valid),
    .s00_axi_awready  (io_m_AXI_port_0_AXI_AW_ready),
    .s00_axi_wdata    (io_m_AXI_port_0_AXI_W_bits_wdata),
    .s00_axi_wstrb    (io_m_AXI_port_0_AXI_W_bits_wstrb),
    .s00_axi_wlast    (io_m_AXI_port_0_AXI_W_bits_wlast),
    .s00_axi_wuser    (io_m_AXI_port_0_AXI_W_bits_wuser),
    .s00_axi_wvalid   (io_m_AXI_port_0_AXI_W_valid),
    .s00_axi_wready   (io_m_AXI_port_0_AXI_W_ready),
    .s00_axi_bid      (io_m_AXI_port_0_AXI_B_bits_bid),
    .s00_axi_bresp    (io_m_AXI_port_0_AXI_B_bits_bresp),
    .s00_axi_buser    (io_m_AXI_port_0_AXI_B_bits_buser),
    .s00_axi_bvalid   (io_m_AXI_port_0_AXI_B_valid),
    .s00_axi_bready   (io_m_AXI_port_0_AXI_B_ready),
    .s00_axi_arid     (io_m_AXI_port_0_AXI_AR_bits_arid),
    .s00_axi_araddr   (io_m_AXI_port_0_AXI_AR_bits_araddr),
    .s00_axi_arlen    (io_m_AXI_port_0_AXI_AR_bits_arlen),
    .s00_axi_arsize   (io_m_AXI_port_0_AXI_AR_bits_arsize),
    .s00_axi_arburst  (io_m_AXI_port_0_AXI_AR_bits_arburst),
    .s00_axi_arlock   (io_m_AXI_port_0_AXI_AR_bits_arlock),
    .s00_axi_arcache  (io_m_AXI_port_0_AXI_AR_bits_arcache),
    .s00_axi_arprot   (io_m_AXI_port_0_AXI_AR_bits_arprot),
    .s00_axi_arqos    (io_m_AXI_port_0_AXI_AR_bits_arqos),
    .s00_axi_aruser   (io_m_AXI_port_0_AXI_AR_bits_aruser),
    .s00_axi_arvalid  (io_m_AXI_port_0_AXI_AR_valid),
    .s00_axi_arready  (io_m_AXI_port_0_AXI_AR_ready),
    .s00_axi_rid      (io_m_AXI_port_0_AXI_R_bits_rid),
    .s00_axi_rdata    (io_m_AXI_port_0_AXI_R_bits_rdata),
    .s00_axi_rresp    (io_m_AXI_port_0_AXI_R_bits_rresp),
    .s00_axi_rlast    (io_m_AXI_port_0_AXI_R_bits_rlast),
    .s00_axi_ruser    (io_m_AXI_port_0_AXI_R_bits_ruser),
    .s00_axi_rvalid   (io_m_AXI_port_0_AXI_R_valid),
    .s00_axi_rready   (io_m_AXI_port_0_AXI_R_ready),
    .s01_axi_awid     (io_m_AXI_port_1_AXI_AW_bits_awid),
    .s01_axi_awaddr   (io_m_AXI_port_1_AXI_AW_bits_awaddr),
    .s01_axi_awlen    (io_m_AXI_port_1_AXI_AW_bits_awlen),
    .s01_axi_awsize   (io_m_AXI_port_1_AXI_AW_bits_awsize),
    .s01_axi_awburst  (io_m_AXI_port_1_AXI_AW_bits_awburst),
    .s01_axi_awlock   (io_m_AXI_port_1_AXI_AW_bits_awlock),
    .s01_axi_awcache  (io_m_AXI_port_1_AXI_AW_bits_awcache),
    .s01_axi_awprot   (io_m_AXI_port_1_AXI_AW_bits_awprot),
    .s01_axi_awqos    (io_m_AXI_port_1_AXI_AW_bits_awqos),
    .s01_axi_awuser   (io_m_AXI_port_1_AXI_AW_bits_awuser),
    .s01_axi_awvalid  (io_m_AXI_port_1_AXI_AW_valid),
    .s01_axi_awready  (io_m_AXI_port_1_AXI_AW_ready),
    .s01_axi_wdata    (io_m_AXI_port_1_AXI_W_bits_wdata),
    .s01_axi_wstrb    (io_m_AXI_port_1_AXI_W_bits_wstrb),
    .s01_axi_wlast    (io_m_AXI_port_1_AXI_W_bits_wlast),
    .s01_axi_wuser    (io_m_AXI_port_1_AXI_W_bits_wuser),
    .s01_axi_wvalid   (io_m_AXI_port_1_AXI_W_valid),
    .s01_axi_wready   (io_m_AXI_port_1_AXI_W_ready),
    .s01_axi_bid      (io_m_AXI_port_1_AXI_B_bits_bid),
    .s01_axi_bresp    (io_m_AXI_port_1_AXI_B_bits_bresp),
    .s01_axi_buser    (io_m_AXI_port_1_AXI_B_bits_buser),
    .s01_axi_bvalid   (io_m_AXI_port_1_AXI_B_valid),
    .s01_axi_bready   (io_m_AXI_port_1_AXI_B_ready),
    .s01_axi_arid     (io_m_AXI_port_1_AXI_AR_bits_arid),
    .s01_axi_araddr   (io_m_AXI_port_1_AXI_AR_bits_araddr),
    .s01_axi_arlen    (io_m_AXI_port_1_AXI_AR_bits_arlen),
    .s01_axi_arsize   (io_m_AXI_port_1_AXI_AR_bits_arsize),
    .s01_axi_arburst  (io_m_AXI_port_1_AXI_AR_bits_arburst),
    .s01_axi_arlock   (io_m_AXI_port_1_AXI_AR_bits_arlock),
    .s01_axi_arcache  (io_m_AXI_port_1_AXI_AR_bits_arcache),
    .s01_axi_arprot   (io_m_AXI_port_1_AXI_AR_bits_arprot),
    .s01_axi_arqos    (io_m_AXI_port_1_AXI_AR_bits_arqos),
    .s01_axi_aruser   (io_m_AXI_port_1_AXI_AR_bits_aruser),
    .s01_axi_arvalid  (io_m_AXI_port_1_AXI_AR_valid),
    .s01_axi_arready  (io_m_AXI_port_1_AXI_AR_ready),
    .s01_axi_rid      (io_m_AXI_port_1_AXI_R_bits_rid),
    .s01_axi_rdata    (io_m_AXI_port_1_AXI_R_bits_rdata),
    .s01_axi_rresp    (io_m_AXI_port_1_AXI_R_bits_rresp),
    .s01_axi_rlast    (io_m_AXI_port_1_AXI_R_bits_rlast),
    .s01_axi_ruser    (io_m_AXI_port_1_AXI_R_bits_ruser),
    .s01_axi_rvalid   (io_m_AXI_port_1_AXI_R_valid),
    .s01_axi_rready   (io_m_AXI_port_1_AXI_R_ready),
    .m00_axi_awid     (io_s_AXI_port_0_AXI_AW_bits_awid),
    .m00_axi_awaddr   (io_s_AXI_port_0_AXI_AW_bits_awaddr),
    .m00_axi_awlen    (io_s_AXI_port_0_AXI_AW_bits_awlen),
    .m00_axi_awsize   (io_s_AXI_port_0_AXI_AW_bits_awsize),
    .m00_axi_awburst  (io_s_AXI_port_0_AXI_AW_bits_awburst),
    .m00_axi_awlock   (io_s_AXI_port_0_AXI_AW_bits_awlock),
    .m00_axi_awcache  (io_s_AXI_port_0_AXI_AW_bits_awcache),
    .m00_axi_awprot   (io_s_AXI_port_0_AXI_AW_bits_awprot),
    .m00_axi_awqos    (io_s_AXI_port_0_AXI_AW_bits_awqos),
    .m00_axi_awregion (io_s_AXI_port_0_AXI_AW_bits_awregion),
    .m00_axi_awuser   (io_s_AXI_port_0_AXI_AW_bits_awuser),
    .m00_axi_awvalid  (io_s_AXI_port_0_AXI_AW_valid),
    .m00_axi_awready  (io_s_AXI_port_0_AXI_AW_ready),
    .m00_axi_wdata    (io_s_AXI_port_0_AXI_W_bits_wdata),
    .m00_axi_wstrb    (io_s_AXI_port_0_AXI_W_bits_wstrb),
    .m00_axi_wlast    (io_s_AXI_port_0_AXI_W_bits_wlast),
    .m00_axi_wuser    (io_s_AXI_port_0_AXI_W_bits_wuser),
    .m00_axi_wvalid   (io_s_AXI_port_0_AXI_W_valid),
    .m00_axi_wready   (io_s_AXI_port_0_AXI_W_ready),
    .m00_axi_bid      (io_s_AXI_port_0_AXI_B_bits_bid),
    .m00_axi_bresp    (io_s_AXI_port_0_AXI_B_bits_bresp),
    .m00_axi_buser    (io_s_AXI_port_0_AXI_B_bits_buser),
    .m00_axi_bvalid   (io_s_AXI_port_0_AXI_B_valid),
    .m00_axi_bready   (io_s_AXI_port_0_AXI_B_ready),
    .m00_axi_arid     (io_s_AXI_port_0_AXI_AR_bits_arid),
    .m00_axi_araddr   (io_s_AXI_port_0_AXI_AR_bits_araddr),
    .m00_axi_arlen    (io_s_AXI_port_0_AXI_AR_bits_arlen),
    .m00_axi_arsize   (io_s_AXI_port_0_AXI_AR_bits_arsize),
    .m00_axi_arburst  (io_s_AXI_port_0_AXI_AR_bits_arburst),
    .m00_axi_arlock   (io_s_AXI_port_0_AXI_AR_bits_arlock),
    .m00_axi_arcache  (io_s_AXI_port_0_AXI_AR_bits_arcache),
    .m00_axi_arprot   (io_s_AXI_port_0_AXI_AR_bits_arprot),
    .m00_axi_arqos    (io_s_AXI_port_0_AXI_AR_bits_arqos),
    .m00_axi_arregion (io_s_AXI_port_0_AXI_AR_bits_arregion),
    .m00_axi_aruser   (io_s_AXI_port_0_AXI_AR_bits_aruser),
    .m00_axi_arvalid  (io_s_AXI_port_0_AXI_AR_valid),
    .m00_axi_arready  (io_s_AXI_port_0_AXI_AR_ready),
    .m00_axi_rid      (io_s_AXI_port_0_AXI_R_bits_rid),
    .m00_axi_rdata    (io_s_AXI_port_0_AXI_R_bits_rdata),
    .m00_axi_rresp    (io_s_AXI_port_0_AXI_R_bits_rresp),
    .m00_axi_rlast    (io_s_AXI_port_0_AXI_R_bits_rlast),
    .m00_axi_ruser    (io_s_AXI_port_0_AXI_R_bits_ruser),
    .m00_axi_rvalid   (io_s_AXI_port_0_AXI_R_valid),
    .m00_axi_rready   (io_s_AXI_port_0_AXI_R_ready),
    .m01_axi_awid     (io_s_AXI_port_1_AXI_AW_bits_awid),
    .m01_axi_awaddr   (io_s_AXI_port_1_AXI_AW_bits_awaddr),
    .m01_axi_awlen    (io_s_AXI_port_1_AXI_AW_bits_awlen),
    .m01_axi_awsize   (io_s_AXI_port_1_AXI_AW_bits_awsize),
    .m01_axi_awburst  (io_s_AXI_port_1_AXI_AW_bits_awburst),
    .m01_axi_awlock   (io_s_AXI_port_1_AXI_AW_bits_awlock),
    .m01_axi_awcache  (io_s_AXI_port_1_AXI_AW_bits_awcache),
    .m01_axi_awprot   (io_s_AXI_port_1_AXI_AW_bits_awprot),
    .m01_axi_awqos    (io_s_AXI_port_1_AXI_AW_bits_awqos),
    .m01_axi_awregion (/* unused */),
    .m01_axi_awuser   (io_s_AXI_port_1_AXI_AW_bits_awuser),
    .m01_axi_awvalid  (io_s_AXI_port_1_AXI_AW_valid),
    .m01_axi_awready  (io_s_AXI_port_1_AXI_AW_ready),
    .m01_axi_wdata    (io_s_AXI_port_1_AXI_W_bits_wdata),
    .m01_axi_wstrb    (io_s_AXI_port_1_AXI_W_bits_wstrb),
    .m01_axi_wlast    (io_s_AXI_port_1_AXI_W_bits_wlast),
    .m01_axi_wuser    (io_s_AXI_port_1_AXI_W_bits_wuser),
    .m01_axi_wvalid   (io_s_AXI_port_1_AXI_W_valid),
    .m01_axi_wready   (io_s_AXI_port_1_AXI_W_ready),
    .m01_axi_bid      (io_s_AXI_port_1_AXI_B_bits_bid),
    .m01_axi_bresp    (io_s_AXI_port_1_AXI_B_bits_bresp),
    .m01_axi_buser    (io_s_AXI_port_1_AXI_B_bits_buser),
    .m01_axi_bvalid   (io_s_AXI_port_1_AXI_B_valid),
    .m01_axi_bready   (io_s_AXI_port_1_AXI_B_ready),
    .m01_axi_arid     (io_s_AXI_port_1_AXI_AR_bits_arid),
    .m01_axi_araddr   (io_s_AXI_port_1_AXI_AR_bits_araddr),
    .m01_axi_arlen    (io_s_AXI_port_1_AXI_AR_bits_arlen),
    .m01_axi_arsize   (io_s_AXI_port_1_AXI_AR_bits_arsize),
    .m01_axi_arburst  (io_s_AXI_port_1_AXI_AR_bits_arburst),
    .m01_axi_arlock   (io_s_AXI_port_1_AXI_AR_bits_arlock),
    .m01_axi_arcache  (io_s_AXI_port_1_AXI_AR_bits_arcache),
    .m01_axi_arprot   (io_s_AXI_port_1_AXI_AR_bits_arprot),
    .m01_axi_arqos    (io_s_AXI_port_1_AXI_AR_bits_arqos),
    .m01_axi_arregion (io_s_AXI_port_1_AXI_AW_bits_awregion),
    .m01_axi_aruser   (_NOC_m01_axi_aruser),
    .m01_axi_arvalid  (io_s_AXI_port_1_AXI_AR_valid),
    .m01_axi_arready  (io_s_AXI_port_1_AXI_AR_ready),
    .m01_axi_rid      (io_s_AXI_port_1_AXI_R_bits_rid),
    .m01_axi_rdata    (io_s_AXI_port_1_AXI_R_bits_rdata),
    .m01_axi_rresp    (io_s_AXI_port_1_AXI_R_bits_rresp),
    .m01_axi_rlast    (io_s_AXI_port_1_AXI_R_bits_rlast),
    .m01_axi_ruser    (io_s_AXI_port_1_AXI_R_bits_ruser),
    .m01_axi_rvalid   (io_s_AXI_port_1_AXI_R_valid),
    .m01_axi_rready   (io_s_AXI_port_1_AXI_R_ready)
  );
  assign io_s_AXI_port_1_AXI_AR_bits_arregion = {3'h0, _NOC_m01_axi_aruser};
  assign io_s_AXI_port_1_AXI_AR_bits_aruser = _NOC_m01_axi_aruser;
endmodule

module SOC(
  input         clock,
                reset,
                io_dram_AXI_AXI_AW_ready,
  output        io_dram_AXI_AXI_AW_valid,
  output [7:0]  io_dram_AXI_AXI_AW_bits_awid,
  output [31:0] io_dram_AXI_AXI_AW_bits_awaddr,
  output [7:0]  io_dram_AXI_AXI_AW_bits_awlen,
  output [2:0]  io_dram_AXI_AXI_AW_bits_awsize,
  output [1:0]  io_dram_AXI_AXI_AW_bits_awburst,
  output        io_dram_AXI_AXI_AW_bits_awlock,
  output [3:0]  io_dram_AXI_AXI_AW_bits_awcache,
  output [2:0]  io_dram_AXI_AXI_AW_bits_awprot,
  output [3:0]  io_dram_AXI_AXI_AW_bits_awqos,
                io_dram_AXI_AXI_AW_bits_awregion,
  output        io_dram_AXI_AXI_AW_bits_awuser,
  input         io_dram_AXI_AXI_W_ready,
  output        io_dram_AXI_AXI_W_valid,
  output [31:0] io_dram_AXI_AXI_W_bits_wdata,
  output [3:0]  io_dram_AXI_AXI_W_bits_wstrb,
  output        io_dram_AXI_AXI_W_bits_wlast,
                io_dram_AXI_AXI_W_bits_wuser,
                io_dram_AXI_AXI_B_ready,
  input         io_dram_AXI_AXI_B_valid,
  input  [7:0]  io_dram_AXI_AXI_B_bits_bid,
  input  [1:0]  io_dram_AXI_AXI_B_bits_bresp,
  input         io_dram_AXI_AXI_B_bits_buser,
                io_dram_AXI_AXI_AR_ready,
  output        io_dram_AXI_AXI_AR_valid,
  output [7:0]  io_dram_AXI_AXI_AR_bits_arid,
  output [31:0] io_dram_AXI_AXI_AR_bits_araddr,
  output [7:0]  io_dram_AXI_AXI_AR_bits_arlen,
  output [2:0]  io_dram_AXI_AXI_AR_bits_arsize,
  output [1:0]  io_dram_AXI_AXI_AR_bits_arburst,
  output        io_dram_AXI_AXI_AR_bits_arlock,
  output [3:0]  io_dram_AXI_AXI_AR_bits_arcache,
  output [2:0]  io_dram_AXI_AXI_AR_bits_arprot,
  output [3:0]  io_dram_AXI_AXI_AR_bits_arqos,
                io_dram_AXI_AXI_AR_bits_arregion,
  output        io_dram_AXI_AXI_AR_bits_aruser,
                io_dram_AXI_AXI_R_ready,
  input         io_dram_AXI_AXI_R_valid,
  input  [7:0]  io_dram_AXI_AXI_R_bits_rid,
  input  [31:0] io_dram_AXI_AXI_R_bits_rdata,
  input  [1:0]  io_dram_AXI_AXI_R_bits_rresp,
  input         io_dram_AXI_AXI_R_bits_rlast,
                io_dram_AXI_AXI_R_bits_ruser
);

  wire        _axi_interconnect_io_m_AXI_port_0_AXI_AW_ready;
  wire        _axi_interconnect_io_m_AXI_port_0_AXI_W_ready;
  wire        _axi_interconnect_io_m_AXI_port_0_AXI_B_valid;
  wire [7:0]  _axi_interconnect_io_m_AXI_port_0_AXI_B_bits_bid;
  wire [1:0]  _axi_interconnect_io_m_AXI_port_0_AXI_B_bits_bresp;
  wire        _axi_interconnect_io_m_AXI_port_0_AXI_B_bits_buser;
  wire        _axi_interconnect_io_m_AXI_port_0_AXI_AR_ready;
  wire        _axi_interconnect_io_m_AXI_port_0_AXI_R_valid;
  wire [7:0]  _axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rid;
  wire [31:0] _axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rdata;
  wire [1:0]  _axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rresp;
  wire        _axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rlast;
  wire        _axi_interconnect_io_m_AXI_port_0_AXI_R_bits_ruser;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_AW_ready;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_W_ready;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_B_valid;
  wire [7:0]  _axi_interconnect_io_m_AXI_port_1_AXI_B_bits_bid;
  wire [1:0]  _axi_interconnect_io_m_AXI_port_1_AXI_B_bits_bresp;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_B_bits_buser;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_AR_ready;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_R_valid;
  wire [7:0]  _axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rid;
  wire [31:0] _axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rdata;
  wire [1:0]  _axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rresp;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rlast;
  wire        _axi_interconnect_io_m_AXI_port_1_AXI_R_bits_ruser;
  wire        _axi_interconnect_io_s_AXI_port_1_AXI_AW_valid;
  wire        _axi_interconnect_io_s_AXI_port_1_AXI_W_valid;
  wire [31:0] _axi_interconnect_io_s_AXI_port_1_AXI_W_bits_wdata;
  wire        _axi_interconnect_io_s_AXI_port_1_AXI_B_ready;
  wire        _AXI_debug_printer_io_s_AXI_AXI_AW_ready;
  wire        _AXI_debug_printer_io_s_AXI_AXI_W_ready;
  wire        _AXI_debug_printer_io_s_AXI_AXI_B_valid;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_valid;
  wire [7:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awid;
  wire [31:0] _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awaddr;
  wire [7:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awlen;
  wire [2:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awsize;
  wire [1:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awburst;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awlock;
  wire [3:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awcache;
  wire [2:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awprot;
  wire [3:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awqos;
  wire [3:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awregion;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awuser;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_valid;
  wire [31:0] _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wdata;
  wire [3:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wstrb;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wlast;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wuser;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_B_ready;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_valid;
  wire [7:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arid;
  wire [31:0] _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_araddr;
  wire [7:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arlen;
  wire [2:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arsize;
  wire [1:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arburst;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arlock;
  wire [3:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arcache;
  wire [2:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arprot;
  wire [3:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arqos;
  wire [3:0]  _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arregion;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_aruser;
  wire        _ChaosCore_tile_io_instruction_cache_AXI_port_AXI_R_ready;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_valid;
  wire [7:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awid;
  wire [31:0] _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awaddr;
  wire [7:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awlen;
  wire [2:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awsize;
  wire [1:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awburst;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awlock;
  wire [3:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awcache;
  wire [2:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awprot;
  wire [3:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awqos;
  wire [3:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awregion;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awuser;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_W_valid;
  wire [31:0] _ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wdata;
  wire [3:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wstrb;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wlast;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wuser;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_B_ready;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_valid;
  wire [7:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arid;
  wire [31:0] _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_araddr;
  wire [7:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arlen;
  wire [2:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arsize;
  wire [1:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arburst;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arlock;
  wire [3:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arcache;
  wire [2:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arprot;
  wire [3:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arqos;
  wire [3:0]  _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arregion;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_aruser;
  wire        _ChaosCore_tile_io_data_cache_AXI_port_AXI_R_ready;
  ChaosCore_tile ChaosCore_tile (
    .clock                                              (clock),
    .reset                                              (reset),
    .io_instruction_cache_AXI_port_AXI_AW_ready
      (_axi_interconnect_io_m_AXI_port_0_AXI_AW_ready),
    .io_instruction_cache_AXI_port_AXI_AW_valid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_valid),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awid),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awaddr
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awaddr),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awlen
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awlen),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awsize
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awsize),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awburst
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awburst),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awlock
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awlock),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awcache
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awcache),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awprot
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awprot),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awqos
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awqos),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awregion
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awregion),
    .io_instruction_cache_AXI_port_AXI_AW_bits_awuser
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awuser),
    .io_instruction_cache_AXI_port_AXI_W_ready
      (_axi_interconnect_io_m_AXI_port_0_AXI_W_ready),
    .io_instruction_cache_AXI_port_AXI_W_valid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_valid),
    .io_instruction_cache_AXI_port_AXI_W_bits_wdata
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wdata),
    .io_instruction_cache_AXI_port_AXI_W_bits_wstrb
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wstrb),
    .io_instruction_cache_AXI_port_AXI_W_bits_wlast
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wlast),
    .io_instruction_cache_AXI_port_AXI_W_bits_wuser
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wuser),
    .io_instruction_cache_AXI_port_AXI_B_ready
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_B_ready),
    .io_instruction_cache_AXI_port_AXI_B_valid
      (_axi_interconnect_io_m_AXI_port_0_AXI_B_valid),
    .io_instruction_cache_AXI_port_AXI_B_bits_bid
      (_axi_interconnect_io_m_AXI_port_0_AXI_B_bits_bid),
    .io_instruction_cache_AXI_port_AXI_B_bits_bresp
      (_axi_interconnect_io_m_AXI_port_0_AXI_B_bits_bresp),
    .io_instruction_cache_AXI_port_AXI_B_bits_buser
      (_axi_interconnect_io_m_AXI_port_0_AXI_B_bits_buser),
    .io_instruction_cache_AXI_port_AXI_AR_ready
      (_axi_interconnect_io_m_AXI_port_0_AXI_AR_ready),
    .io_instruction_cache_AXI_port_AXI_AR_valid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_valid),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arid),
    .io_instruction_cache_AXI_port_AXI_AR_bits_araddr
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_araddr),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arlen
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arlen),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arsize
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arsize),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arburst
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arburst),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arlock
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arlock),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arcache
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arcache),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arprot
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arprot),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arqos
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arqos),
    .io_instruction_cache_AXI_port_AXI_AR_bits_arregion
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arregion),
    .io_instruction_cache_AXI_port_AXI_AR_bits_aruser
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_aruser),
    .io_instruction_cache_AXI_port_AXI_R_ready
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_R_ready),
    .io_instruction_cache_AXI_port_AXI_R_valid
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_valid),
    .io_instruction_cache_AXI_port_AXI_R_bits_rid
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rid),
    .io_instruction_cache_AXI_port_AXI_R_bits_rdata
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rdata),
    .io_instruction_cache_AXI_port_AXI_R_bits_rresp
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rresp),
    .io_instruction_cache_AXI_port_AXI_R_bits_rlast
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rlast),
    .io_instruction_cache_AXI_port_AXI_R_bits_ruser
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_ruser),
    .io_data_cache_AXI_port_AXI_AW_ready
      (_axi_interconnect_io_m_AXI_port_1_AXI_AW_ready),
    .io_data_cache_AXI_port_AXI_AW_valid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_valid),
    .io_data_cache_AXI_port_AXI_AW_bits_awid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awid),
    .io_data_cache_AXI_port_AXI_AW_bits_awaddr
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awaddr),
    .io_data_cache_AXI_port_AXI_AW_bits_awlen
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awlen),
    .io_data_cache_AXI_port_AXI_AW_bits_awsize
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awsize),
    .io_data_cache_AXI_port_AXI_AW_bits_awburst
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awburst),
    .io_data_cache_AXI_port_AXI_AW_bits_awlock
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awlock),
    .io_data_cache_AXI_port_AXI_AW_bits_awcache
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awcache),
    .io_data_cache_AXI_port_AXI_AW_bits_awprot
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awprot),
    .io_data_cache_AXI_port_AXI_AW_bits_awqos
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awqos),
    .io_data_cache_AXI_port_AXI_AW_bits_awregion
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awregion),
    .io_data_cache_AXI_port_AXI_AW_bits_awuser
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awuser),
    .io_data_cache_AXI_port_AXI_W_ready
      (_axi_interconnect_io_m_AXI_port_1_AXI_W_ready),
    .io_data_cache_AXI_port_AXI_W_valid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_valid),
    .io_data_cache_AXI_port_AXI_W_bits_wdata
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wdata),
    .io_data_cache_AXI_port_AXI_W_bits_wstrb
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wstrb),
    .io_data_cache_AXI_port_AXI_W_bits_wlast
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wlast),
    .io_data_cache_AXI_port_AXI_W_bits_wuser
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wuser),
    .io_data_cache_AXI_port_AXI_B_ready
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_B_ready),
    .io_data_cache_AXI_port_AXI_B_valid
      (_axi_interconnect_io_m_AXI_port_1_AXI_B_valid),
    .io_data_cache_AXI_port_AXI_B_bits_bid
      (_axi_interconnect_io_m_AXI_port_1_AXI_B_bits_bid),
    .io_data_cache_AXI_port_AXI_B_bits_bresp
      (_axi_interconnect_io_m_AXI_port_1_AXI_B_bits_bresp),
    .io_data_cache_AXI_port_AXI_B_bits_buser
      (_axi_interconnect_io_m_AXI_port_1_AXI_B_bits_buser),
    .io_data_cache_AXI_port_AXI_AR_ready
      (_axi_interconnect_io_m_AXI_port_1_AXI_AR_ready),
    .io_data_cache_AXI_port_AXI_AR_valid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_valid),
    .io_data_cache_AXI_port_AXI_AR_bits_arid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arid),
    .io_data_cache_AXI_port_AXI_AR_bits_araddr
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_araddr),
    .io_data_cache_AXI_port_AXI_AR_bits_arlen
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arlen),
    .io_data_cache_AXI_port_AXI_AR_bits_arsize
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arsize),
    .io_data_cache_AXI_port_AXI_AR_bits_arburst
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arburst),
    .io_data_cache_AXI_port_AXI_AR_bits_arlock
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arlock),
    .io_data_cache_AXI_port_AXI_AR_bits_arcache
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arcache),
    .io_data_cache_AXI_port_AXI_AR_bits_arprot
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arprot),
    .io_data_cache_AXI_port_AXI_AR_bits_arqos
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arqos),
    .io_data_cache_AXI_port_AXI_AR_bits_arregion
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arregion),
    .io_data_cache_AXI_port_AXI_AR_bits_aruser
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_aruser),
    .io_data_cache_AXI_port_AXI_R_ready
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_R_ready),
    .io_data_cache_AXI_port_AXI_R_valid
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_valid),
    .io_data_cache_AXI_port_AXI_R_bits_rid
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rid),
    .io_data_cache_AXI_port_AXI_R_bits_rdata
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rdata),
    .io_data_cache_AXI_port_AXI_R_bits_rresp
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rresp),
    .io_data_cache_AXI_port_AXI_R_bits_rlast
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rlast),
    .io_data_cache_AXI_port_AXI_R_bits_ruser
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_ruser)
  );
  AXI_debug_printer AXI_debug_printer (
    .clock                     (clock),
    .reset                     (reset),
    .io_s_AXI_AXI_AW_ready     (_AXI_debug_printer_io_s_AXI_AXI_AW_ready),
    .io_s_AXI_AXI_AW_valid     (_axi_interconnect_io_s_AXI_port_1_AXI_AW_valid),
    .io_s_AXI_AXI_W_ready      (_AXI_debug_printer_io_s_AXI_AXI_W_ready),
    .io_s_AXI_AXI_W_valid      (_axi_interconnect_io_s_AXI_port_1_AXI_W_valid),
    .io_s_AXI_AXI_W_bits_wdata (_axi_interconnect_io_s_AXI_port_1_AXI_W_bits_wdata),
    .io_s_AXI_AXI_B_ready      (_axi_interconnect_io_s_AXI_port_1_AXI_B_ready),
    .io_s_AXI_AXI_B_valid      (_AXI_debug_printer_io_s_AXI_AXI_B_valid)
  );
  axi_interconnect_2x2 axi_interconnect (
    .clock                                (clock),
    .reset                                (reset),
    .io_m_AXI_port_0_AXI_AW_ready
      (_axi_interconnect_io_m_AXI_port_0_AXI_AW_ready),
    .io_m_AXI_port_0_AXI_AW_valid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_valid),
    .io_m_AXI_port_0_AXI_AW_bits_awid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awid),
    .io_m_AXI_port_0_AXI_AW_bits_awaddr
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awaddr),
    .io_m_AXI_port_0_AXI_AW_bits_awlen
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awlen),
    .io_m_AXI_port_0_AXI_AW_bits_awsize
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awsize),
    .io_m_AXI_port_0_AXI_AW_bits_awburst
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awburst),
    .io_m_AXI_port_0_AXI_AW_bits_awlock
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awlock),
    .io_m_AXI_port_0_AXI_AW_bits_awcache
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awcache),
    .io_m_AXI_port_0_AXI_AW_bits_awprot
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awprot),
    .io_m_AXI_port_0_AXI_AW_bits_awqos
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awqos),
    .io_m_AXI_port_0_AXI_AW_bits_awregion
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awregion),
    .io_m_AXI_port_0_AXI_AW_bits_awuser
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AW_bits_awuser),
    .io_m_AXI_port_0_AXI_W_ready          (_axi_interconnect_io_m_AXI_port_0_AXI_W_ready),
    .io_m_AXI_port_0_AXI_W_valid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_valid),
    .io_m_AXI_port_0_AXI_W_bits_wdata
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wdata),
    .io_m_AXI_port_0_AXI_W_bits_wstrb
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wstrb),
    .io_m_AXI_port_0_AXI_W_bits_wlast
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wlast),
    .io_m_AXI_port_0_AXI_W_bits_wuser
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_W_bits_wuser),
    .io_m_AXI_port_0_AXI_B_ready
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_B_ready),
    .io_m_AXI_port_0_AXI_B_valid          (_axi_interconnect_io_m_AXI_port_0_AXI_B_valid),
    .io_m_AXI_port_0_AXI_B_bits_bid
      (_axi_interconnect_io_m_AXI_port_0_AXI_B_bits_bid),
    .io_m_AXI_port_0_AXI_B_bits_bresp
      (_axi_interconnect_io_m_AXI_port_0_AXI_B_bits_bresp),
    .io_m_AXI_port_0_AXI_B_bits_buser
      (_axi_interconnect_io_m_AXI_port_0_AXI_B_bits_buser),
    .io_m_AXI_port_0_AXI_AR_ready
      (_axi_interconnect_io_m_AXI_port_0_AXI_AR_ready),
    .io_m_AXI_port_0_AXI_AR_valid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_valid),
    .io_m_AXI_port_0_AXI_AR_bits_arid
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arid),
    .io_m_AXI_port_0_AXI_AR_bits_araddr
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_araddr),
    .io_m_AXI_port_0_AXI_AR_bits_arlen
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arlen),
    .io_m_AXI_port_0_AXI_AR_bits_arsize
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arsize),
    .io_m_AXI_port_0_AXI_AR_bits_arburst
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arburst),
    .io_m_AXI_port_0_AXI_AR_bits_arlock
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arlock),
    .io_m_AXI_port_0_AXI_AR_bits_arcache
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arcache),
    .io_m_AXI_port_0_AXI_AR_bits_arprot
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arprot),
    .io_m_AXI_port_0_AXI_AR_bits_arqos
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arqos),
    .io_m_AXI_port_0_AXI_AR_bits_arregion
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_arregion),
    .io_m_AXI_port_0_AXI_AR_bits_aruser
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_AR_bits_aruser),
    .io_m_AXI_port_0_AXI_R_ready
      (_ChaosCore_tile_io_instruction_cache_AXI_port_AXI_R_ready),
    .io_m_AXI_port_0_AXI_R_valid          (_axi_interconnect_io_m_AXI_port_0_AXI_R_valid),
    .io_m_AXI_port_0_AXI_R_bits_rid
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rid),
    .io_m_AXI_port_0_AXI_R_bits_rdata
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rdata),
    .io_m_AXI_port_0_AXI_R_bits_rresp
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rresp),
    .io_m_AXI_port_0_AXI_R_bits_rlast
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_rlast),
    .io_m_AXI_port_0_AXI_R_bits_ruser
      (_axi_interconnect_io_m_AXI_port_0_AXI_R_bits_ruser),
    .io_m_AXI_port_1_AXI_AW_ready
      (_axi_interconnect_io_m_AXI_port_1_AXI_AW_ready),
    .io_m_AXI_port_1_AXI_AW_valid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_valid),
    .io_m_AXI_port_1_AXI_AW_bits_awid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awid),
    .io_m_AXI_port_1_AXI_AW_bits_awaddr
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awaddr),
    .io_m_AXI_port_1_AXI_AW_bits_awlen
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awlen),
    .io_m_AXI_port_1_AXI_AW_bits_awsize
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awsize),
    .io_m_AXI_port_1_AXI_AW_bits_awburst
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awburst),
    .io_m_AXI_port_1_AXI_AW_bits_awlock
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awlock),
    .io_m_AXI_port_1_AXI_AW_bits_awcache
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awcache),
    .io_m_AXI_port_1_AXI_AW_bits_awprot
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awprot),
    .io_m_AXI_port_1_AXI_AW_bits_awqos
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awqos),
    .io_m_AXI_port_1_AXI_AW_bits_awregion
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awregion),
    .io_m_AXI_port_1_AXI_AW_bits_awuser
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AW_bits_awuser),
    .io_m_AXI_port_1_AXI_W_ready          (_axi_interconnect_io_m_AXI_port_1_AXI_W_ready),
    .io_m_AXI_port_1_AXI_W_valid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_valid),
    .io_m_AXI_port_1_AXI_W_bits_wdata
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wdata),
    .io_m_AXI_port_1_AXI_W_bits_wstrb
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wstrb),
    .io_m_AXI_port_1_AXI_W_bits_wlast
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wlast),
    .io_m_AXI_port_1_AXI_W_bits_wuser
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_W_bits_wuser),
    .io_m_AXI_port_1_AXI_B_ready
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_B_ready),
    .io_m_AXI_port_1_AXI_B_valid          (_axi_interconnect_io_m_AXI_port_1_AXI_B_valid),
    .io_m_AXI_port_1_AXI_B_bits_bid
      (_axi_interconnect_io_m_AXI_port_1_AXI_B_bits_bid),
    .io_m_AXI_port_1_AXI_B_bits_bresp
      (_axi_interconnect_io_m_AXI_port_1_AXI_B_bits_bresp),
    .io_m_AXI_port_1_AXI_B_bits_buser
      (_axi_interconnect_io_m_AXI_port_1_AXI_B_bits_buser),
    .io_m_AXI_port_1_AXI_AR_ready
      (_axi_interconnect_io_m_AXI_port_1_AXI_AR_ready),
    .io_m_AXI_port_1_AXI_AR_valid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_valid),
    .io_m_AXI_port_1_AXI_AR_bits_arid
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arid),
    .io_m_AXI_port_1_AXI_AR_bits_araddr
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_araddr),
    .io_m_AXI_port_1_AXI_AR_bits_arlen
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arlen),
    .io_m_AXI_port_1_AXI_AR_bits_arsize
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arsize),
    .io_m_AXI_port_1_AXI_AR_bits_arburst
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arburst),
    .io_m_AXI_port_1_AXI_AR_bits_arlock
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arlock),
    .io_m_AXI_port_1_AXI_AR_bits_arcache
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arcache),
    .io_m_AXI_port_1_AXI_AR_bits_arprot
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arprot),
    .io_m_AXI_port_1_AXI_AR_bits_arqos
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arqos),
    .io_m_AXI_port_1_AXI_AR_bits_arregion
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_arregion),
    .io_m_AXI_port_1_AXI_AR_bits_aruser
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_AR_bits_aruser),
    .io_m_AXI_port_1_AXI_R_ready
      (_ChaosCore_tile_io_data_cache_AXI_port_AXI_R_ready),
    .io_m_AXI_port_1_AXI_R_valid          (_axi_interconnect_io_m_AXI_port_1_AXI_R_valid),
    .io_m_AXI_port_1_AXI_R_bits_rid
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rid),
    .io_m_AXI_port_1_AXI_R_bits_rdata
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rdata),
    .io_m_AXI_port_1_AXI_R_bits_rresp
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rresp),
    .io_m_AXI_port_1_AXI_R_bits_rlast
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_rlast),
    .io_m_AXI_port_1_AXI_R_bits_ruser
      (_axi_interconnect_io_m_AXI_port_1_AXI_R_bits_ruser),
    .io_s_AXI_port_0_AXI_AW_ready         (io_dram_AXI_AXI_AW_ready),
    .io_s_AXI_port_0_AXI_AW_valid         (io_dram_AXI_AXI_AW_valid),
    .io_s_AXI_port_0_AXI_AW_bits_awid     (io_dram_AXI_AXI_AW_bits_awid),
    .io_s_AXI_port_0_AXI_AW_bits_awaddr   (io_dram_AXI_AXI_AW_bits_awaddr),
    .io_s_AXI_port_0_AXI_AW_bits_awlen    (io_dram_AXI_AXI_AW_bits_awlen),
    .io_s_AXI_port_0_AXI_AW_bits_awsize   (io_dram_AXI_AXI_AW_bits_awsize),
    .io_s_AXI_port_0_AXI_AW_bits_awburst  (io_dram_AXI_AXI_AW_bits_awburst),
    .io_s_AXI_port_0_AXI_AW_bits_awlock   (io_dram_AXI_AXI_AW_bits_awlock),
    .io_s_AXI_port_0_AXI_AW_bits_awcache  (io_dram_AXI_AXI_AW_bits_awcache),
    .io_s_AXI_port_0_AXI_AW_bits_awprot   (io_dram_AXI_AXI_AW_bits_awprot),
    .io_s_AXI_port_0_AXI_AW_bits_awqos    (io_dram_AXI_AXI_AW_bits_awqos),
    .io_s_AXI_port_0_AXI_AW_bits_awregion (io_dram_AXI_AXI_AW_bits_awregion),
    .io_s_AXI_port_0_AXI_AW_bits_awuser   (io_dram_AXI_AXI_AW_bits_awuser),
    .io_s_AXI_port_0_AXI_W_ready          (io_dram_AXI_AXI_W_ready),
    .io_s_AXI_port_0_AXI_W_valid          (io_dram_AXI_AXI_W_valid),
    .io_s_AXI_port_0_AXI_W_bits_wdata     (io_dram_AXI_AXI_W_bits_wdata),
    .io_s_AXI_port_0_AXI_W_bits_wstrb     (io_dram_AXI_AXI_W_bits_wstrb),
    .io_s_AXI_port_0_AXI_W_bits_wlast     (io_dram_AXI_AXI_W_bits_wlast),
    .io_s_AXI_port_0_AXI_W_bits_wuser     (io_dram_AXI_AXI_W_bits_wuser),
    .io_s_AXI_port_0_AXI_B_ready          (io_dram_AXI_AXI_B_ready),
    .io_s_AXI_port_0_AXI_B_valid          (io_dram_AXI_AXI_B_valid),
    .io_s_AXI_port_0_AXI_B_bits_bid       (io_dram_AXI_AXI_B_bits_bid),
    .io_s_AXI_port_0_AXI_B_bits_bresp     (io_dram_AXI_AXI_B_bits_bresp),
    .io_s_AXI_port_0_AXI_B_bits_buser     (io_dram_AXI_AXI_B_bits_buser),
    .io_s_AXI_port_0_AXI_AR_ready         (io_dram_AXI_AXI_AR_ready),
    .io_s_AXI_port_0_AXI_AR_valid         (io_dram_AXI_AXI_AR_valid),
    .io_s_AXI_port_0_AXI_AR_bits_arid     (io_dram_AXI_AXI_AR_bits_arid),
    .io_s_AXI_port_0_AXI_AR_bits_araddr   (io_dram_AXI_AXI_AR_bits_araddr),
    .io_s_AXI_port_0_AXI_AR_bits_arlen    (io_dram_AXI_AXI_AR_bits_arlen),
    .io_s_AXI_port_0_AXI_AR_bits_arsize   (io_dram_AXI_AXI_AR_bits_arsize),
    .io_s_AXI_port_0_AXI_AR_bits_arburst  (io_dram_AXI_AXI_AR_bits_arburst),
    .io_s_AXI_port_0_AXI_AR_bits_arlock   (io_dram_AXI_AXI_AR_bits_arlock),
    .io_s_AXI_port_0_AXI_AR_bits_arcache  (io_dram_AXI_AXI_AR_bits_arcache),
    .io_s_AXI_port_0_AXI_AR_bits_arprot   (io_dram_AXI_AXI_AR_bits_arprot),
    .io_s_AXI_port_0_AXI_AR_bits_arqos    (io_dram_AXI_AXI_AR_bits_arqos),
    .io_s_AXI_port_0_AXI_AR_bits_arregion (io_dram_AXI_AXI_AR_bits_arregion),
    .io_s_AXI_port_0_AXI_AR_bits_aruser   (io_dram_AXI_AXI_AR_bits_aruser),
    .io_s_AXI_port_0_AXI_R_ready          (io_dram_AXI_AXI_R_ready),
    .io_s_AXI_port_0_AXI_R_valid          (io_dram_AXI_AXI_R_valid),
    .io_s_AXI_port_0_AXI_R_bits_rid       (io_dram_AXI_AXI_R_bits_rid),
    .io_s_AXI_port_0_AXI_R_bits_rdata     (io_dram_AXI_AXI_R_bits_rdata),
    .io_s_AXI_port_0_AXI_R_bits_rresp     (io_dram_AXI_AXI_R_bits_rresp),
    .io_s_AXI_port_0_AXI_R_bits_rlast     (io_dram_AXI_AXI_R_bits_rlast),
    .io_s_AXI_port_0_AXI_R_bits_ruser     (io_dram_AXI_AXI_R_bits_ruser),
    .io_s_AXI_port_1_AXI_AW_ready         (_AXI_debug_printer_io_s_AXI_AXI_AW_ready),
    .io_s_AXI_port_1_AXI_AW_valid
      (_axi_interconnect_io_s_AXI_port_1_AXI_AW_valid),
    .io_s_AXI_port_1_AXI_AW_bits_awid     (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awaddr   (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awlen    (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awsize   (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awburst  (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awlock   (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awcache  (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awprot   (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awqos    (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awregion (/* unused */),
    .io_s_AXI_port_1_AXI_AW_bits_awuser   (/* unused */),
    .io_s_AXI_port_1_AXI_W_ready          (_AXI_debug_printer_io_s_AXI_AXI_W_ready),
    .io_s_AXI_port_1_AXI_W_valid          (_axi_interconnect_io_s_AXI_port_1_AXI_W_valid),
    .io_s_AXI_port_1_AXI_W_bits_wdata
      (_axi_interconnect_io_s_AXI_port_1_AXI_W_bits_wdata),
    .io_s_AXI_port_1_AXI_W_bits_wstrb     (/* unused */),
    .io_s_AXI_port_1_AXI_W_bits_wlast     (/* unused */),
    .io_s_AXI_port_1_AXI_W_bits_wuser     (/* unused */),
    .io_s_AXI_port_1_AXI_B_ready          (_axi_interconnect_io_s_AXI_port_1_AXI_B_ready),
    .io_s_AXI_port_1_AXI_B_valid          (_AXI_debug_printer_io_s_AXI_AXI_B_valid),
    .io_s_AXI_port_1_AXI_B_bits_bid       (8'h0),
    .io_s_AXI_port_1_AXI_B_bits_bresp     (2'h0),
    .io_s_AXI_port_1_AXI_B_bits_buser     (1'h0),
    .io_s_AXI_port_1_AXI_AR_ready         (1'h0),
    .io_s_AXI_port_1_AXI_AR_valid         (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arid     (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_araddr   (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arlen    (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arsize   (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arburst  (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arlock   (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arcache  (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arprot   (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arqos    (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_arregion (/* unused */),
    .io_s_AXI_port_1_AXI_AR_bits_aruser   (/* unused */),
    .io_s_AXI_port_1_AXI_R_ready          (/* unused */),
    .io_s_AXI_port_1_AXI_R_valid          (1'h0),
    .io_s_AXI_port_1_AXI_R_bits_rid       (8'h0),
    .io_s_AXI_port_1_AXI_R_bits_rdata     (32'h0),
    .io_s_AXI_port_1_AXI_R_bits_rresp     (2'h0),
    .io_s_AXI_port_1_AXI_R_bits_rlast     (1'h0),
    .io_s_AXI_port_1_AXI_R_bits_ruser     (1'h0)
  );
endmodule


// ----- 8< ----- FILE "./axi_interconnect_wrap_2x2.v" ----- 8< -----

/*

Copyright (c) 2020 Alex Forencich

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.

*/

// Language: Verilog 2001

`resetall
`timescale 1ns / 1ps
`default_nettype none

/*
 * AXI4 2x2 interconnect (wrapper)
 */
module axi_interconnect_wrap_2x2 #
(
    parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 32,
    parameter STRB_WIDTH = (DATA_WIDTH/8),
    parameter ID_WIDTH = 8,
    parameter AWUSER_ENABLE = 0,
    parameter AWUSER_WIDTH = 1,
    parameter WUSER_ENABLE = 0,
    parameter WUSER_WIDTH = 1,
    parameter BUSER_ENABLE = 0,
    parameter BUSER_WIDTH = 1,
    parameter ARUSER_ENABLE = 0,
    parameter ARUSER_WIDTH = 1,
    parameter RUSER_ENABLE = 0,
    parameter RUSER_WIDTH = 1,
    parameter FORWARD_ID = 0,
    parameter M_REGIONS = 1,
    parameter M00_BASE_ADDR = 0,
    parameter M00_ADDR_WIDTH = {M_REGIONS{32'd24}},
    parameter M00_CONNECT_READ = 2'b11,
    parameter M00_CONNECT_WRITE = 2'b11,
    parameter M00_SECURE = 1'b0,
    parameter M01_BASE_ADDR = 0,
    parameter M01_ADDR_WIDTH = {M_REGIONS{32'd24}},
    parameter M01_CONNECT_READ = 2'b11,
    parameter M01_CONNECT_WRITE = 2'b11,
    parameter M01_SECURE = 1'b0
)
(
    input  wire                     clk,
    input  wire                     rst,

    /*
     * AXI slave interface
     */
    input  wire [ID_WIDTH-1:0]      s00_axi_awid,
    input  wire [ADDR_WIDTH-1:0]    s00_axi_awaddr,
    input  wire [7:0]               s00_axi_awlen,
    input  wire [2:0]               s00_axi_awsize,
    input  wire [1:0]               s00_axi_awburst,
    input  wire                     s00_axi_awlock,
    input  wire [3:0]               s00_axi_awcache,
    input  wire [2:0]               s00_axi_awprot,
    input  wire [3:0]               s00_axi_awqos,
    input  wire [AWUSER_WIDTH-1:0]  s00_axi_awuser,
    input  wire                     s00_axi_awvalid,
    output wire                     s00_axi_awready,
    input  wire [DATA_WIDTH-1:0]    s00_axi_wdata,
    input  wire [STRB_WIDTH-1:0]    s00_axi_wstrb,
    input  wire                     s00_axi_wlast,
    input  wire [WUSER_WIDTH-1:0]   s00_axi_wuser,
    input  wire                     s00_axi_wvalid,
    output wire                     s00_axi_wready,
    output wire [ID_WIDTH-1:0]      s00_axi_bid,
    output wire [1:0]               s00_axi_bresp,
    output wire [BUSER_WIDTH-1:0]   s00_axi_buser,
    output wire                     s00_axi_bvalid,
    input  wire                     s00_axi_bready,
    input  wire [ID_WIDTH-1:0]      s00_axi_arid,
    input  wire [ADDR_WIDTH-1:0]    s00_axi_araddr,
    input  wire [7:0]               s00_axi_arlen,
    input  wire [2:0]               s00_axi_arsize,
    input  wire [1:0]               s00_axi_arburst,
    input  wire                     s00_axi_arlock,
    input  wire [3:0]               s00_axi_arcache,
    input  wire [2:0]               s00_axi_arprot,
    input  wire [3:0]               s00_axi_arqos,
    input  wire [ARUSER_WIDTH-1:0]  s00_axi_aruser,
    input  wire                     s00_axi_arvalid,
    output wire                     s00_axi_arready,
    output wire [ID_WIDTH-1:0]      s00_axi_rid,
    output wire [DATA_WIDTH-1:0]    s00_axi_rdata,
    output wire [1:0]               s00_axi_rresp,
    output wire                     s00_axi_rlast,
    output wire [RUSER_WIDTH-1:0]   s00_axi_ruser,
    output wire                     s00_axi_rvalid,
    input  wire                     s00_axi_rready,

    input  wire [ID_WIDTH-1:0]      s01_axi_awid,
    input  wire [ADDR_WIDTH-1:0]    s01_axi_awaddr,
    input  wire [7:0]               s01_axi_awlen,
    input  wire [2:0]               s01_axi_awsize,
    input  wire [1:0]               s01_axi_awburst,
    input  wire                     s01_axi_awlock,
    input  wire [3:0]               s01_axi_awcache,
    input  wire [2:0]               s01_axi_awprot,
    input  wire [3:0]               s01_axi_awqos,
    input  wire [AWUSER_WIDTH-1:0]  s01_axi_awuser,
    input  wire                     s01_axi_awvalid,
    output wire                     s01_axi_awready,
    input  wire [DATA_WIDTH-1:0]    s01_axi_wdata,
    input  wire [STRB_WIDTH-1:0]    s01_axi_wstrb,
    input  wire                     s01_axi_wlast,
    input  wire [WUSER_WIDTH-1:0]   s01_axi_wuser,
    input  wire                     s01_axi_wvalid,
    output wire                     s01_axi_wready,
    output wire [ID_WIDTH-1:0]      s01_axi_bid,
    output wire [1:0]               s01_axi_bresp,
    output wire [BUSER_WIDTH-1:0]   s01_axi_buser,
    output wire                     s01_axi_bvalid,
    input  wire                     s01_axi_bready,
    input  wire [ID_WIDTH-1:0]      s01_axi_arid,
    input  wire [ADDR_WIDTH-1:0]    s01_axi_araddr,
    input  wire [7:0]               s01_axi_arlen,
    input  wire [2:0]               s01_axi_arsize,
    input  wire [1:0]               s01_axi_arburst,
    input  wire                     s01_axi_arlock,
    input  wire [3:0]               s01_axi_arcache,
    input  wire [2:0]               s01_axi_arprot,
    input  wire [3:0]               s01_axi_arqos,
    input  wire [ARUSER_WIDTH-1:0]  s01_axi_aruser,
    input  wire                     s01_axi_arvalid,
    output wire                     s01_axi_arready,
    output wire [ID_WIDTH-1:0]      s01_axi_rid,
    output wire [DATA_WIDTH-1:0]    s01_axi_rdata,
    output wire [1:0]               s01_axi_rresp,
    output wire                     s01_axi_rlast,
    output wire [RUSER_WIDTH-1:0]   s01_axi_ruser,
    output wire                     s01_axi_rvalid,
    input  wire                     s01_axi_rready,

    /*
     * AXI master interface
     */
    output wire [ID_WIDTH-1:0]      m00_axi_awid,
    output wire [ADDR_WIDTH-1:0]    m00_axi_awaddr,
    output wire [7:0]               m00_axi_awlen,
    output wire [2:0]               m00_axi_awsize,
    output wire [1:0]               m00_axi_awburst,
    output wire                     m00_axi_awlock,
    output wire [3:0]               m00_axi_awcache,
    output wire [2:0]               m00_axi_awprot,
    output wire [3:0]               m00_axi_awqos,
    output wire [3:0]               m00_axi_awregion,
    output wire [AWUSER_WIDTH-1:0]  m00_axi_awuser,
    output wire                     m00_axi_awvalid,
    input  wire                     m00_axi_awready,
    output wire [DATA_WIDTH-1:0]    m00_axi_wdata,
    output wire [STRB_WIDTH-1:0]    m00_axi_wstrb,
    output wire                     m00_axi_wlast,
    output wire [WUSER_WIDTH-1:0]   m00_axi_wuser,
    output wire                     m00_axi_wvalid,
    input  wire                     m00_axi_wready,
    input  wire [ID_WIDTH-1:0]      m00_axi_bid,
    input  wire [1:0]               m00_axi_bresp,
    input  wire [BUSER_WIDTH-1:0]   m00_axi_buser,
    input  wire                     m00_axi_bvalid,
    output wire                     m00_axi_bready,
    output wire [ID_WIDTH-1:0]      m00_axi_arid,
    output wire [ADDR_WIDTH-1:0]    m00_axi_araddr,
    output wire [7:0]               m00_axi_arlen,
    output wire [2:0]               m00_axi_arsize,
    output wire [1:0]               m00_axi_arburst,
    output wire                     m00_axi_arlock,
    output wire [3:0]               m00_axi_arcache,
    output wire [2:0]               m00_axi_arprot,
    output wire [3:0]               m00_axi_arqos,
    output wire [3:0]               m00_axi_arregion,
    output wire [ARUSER_WIDTH-1:0]  m00_axi_aruser,
    output wire                     m00_axi_arvalid,
    input  wire                     m00_axi_arready,
    input  wire [ID_WIDTH-1:0]      m00_axi_rid,
    input  wire [DATA_WIDTH-1:0]    m00_axi_rdata,
    input  wire [1:0]               m00_axi_rresp,
    input  wire                     m00_axi_rlast,
    input  wire [RUSER_WIDTH-1:0]   m00_axi_ruser,
    input  wire                     m00_axi_rvalid,
    output wire                     m00_axi_rready,

    output wire [ID_WIDTH-1:0]      m01_axi_awid,
    output wire [ADDR_WIDTH-1:0]    m01_axi_awaddr,
    output wire [7:0]               m01_axi_awlen,
    output wire [2:0]               m01_axi_awsize,
    output wire [1:0]               m01_axi_awburst,
    output wire                     m01_axi_awlock,
    output wire [3:0]               m01_axi_awcache,
    output wire [2:0]               m01_axi_awprot,
    output wire [3:0]               m01_axi_awqos,
    output wire [3:0]               m01_axi_awregion,
    output wire [AWUSER_WIDTH-1:0]  m01_axi_awuser,
    output wire                     m01_axi_awvalid,
    input  wire                     m01_axi_awready,
    output wire [DATA_WIDTH-1:0]    m01_axi_wdata,
    output wire [STRB_WIDTH-1:0]    m01_axi_wstrb,
    output wire                     m01_axi_wlast,
    output wire [WUSER_WIDTH-1:0]   m01_axi_wuser,
    output wire                     m01_axi_wvalid,
    input  wire                     m01_axi_wready,
    input  wire [ID_WIDTH-1:0]      m01_axi_bid,
    input  wire [1:0]               m01_axi_bresp,
    input  wire [BUSER_WIDTH-1:0]   m01_axi_buser,
    input  wire                     m01_axi_bvalid,
    output wire                     m01_axi_bready,
    output wire [ID_WIDTH-1:0]      m01_axi_arid,
    output wire [ADDR_WIDTH-1:0]    m01_axi_araddr,
    output wire [7:0]               m01_axi_arlen,
    output wire [2:0]               m01_axi_arsize,
    output wire [1:0]               m01_axi_arburst,
    output wire                     m01_axi_arlock,
    output wire [3:0]               m01_axi_arcache,
    output wire [2:0]               m01_axi_arprot,
    output wire [3:0]               m01_axi_arqos,
    output wire [3:0]               m01_axi_arregion,
    output wire [ARUSER_WIDTH-1:0]  m01_axi_aruser,
    output wire                     m01_axi_arvalid,
    input  wire                     m01_axi_arready,
    input  wire [ID_WIDTH-1:0]      m01_axi_rid,
    input  wire [DATA_WIDTH-1:0]    m01_axi_rdata,
    input  wire [1:0]               m01_axi_rresp,
    input  wire                     m01_axi_rlast,
    input  wire [RUSER_WIDTH-1:0]   m01_axi_ruser,
    input  wire                     m01_axi_rvalid,
    output wire                     m01_axi_rready
);

localparam S_COUNT = 2;
localparam M_COUNT = 2;

// parameter sizing helpers
function [ADDR_WIDTH*M_REGIONS-1:0] w_a_r(input [ADDR_WIDTH*M_REGIONS-1:0] val);
    w_a_r = val;
endfunction

function [32*M_REGIONS-1:0] w_32_r(input [32*M_REGIONS-1:0] val);
    w_32_r = val;
endfunction

function [S_COUNT-1:0] w_s(input [S_COUNT-1:0] val);
    w_s = val;
endfunction

function w_1(input val);
    w_1 = val;
endfunction

axi_interconnect #(
    .S_COUNT(S_COUNT),
    .M_COUNT(M_COUNT),
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .STRB_WIDTH(STRB_WIDTH),
    .ID_WIDTH(ID_WIDTH),
    .AWUSER_ENABLE(AWUSER_ENABLE),
    .AWUSER_WIDTH(AWUSER_WIDTH),
    .WUSER_ENABLE(WUSER_ENABLE),
    .WUSER_WIDTH(WUSER_WIDTH),
    .BUSER_ENABLE(BUSER_ENABLE),
    .BUSER_WIDTH(BUSER_WIDTH),
    .ARUSER_ENABLE(ARUSER_ENABLE),
    .ARUSER_WIDTH(ARUSER_WIDTH),
    .RUSER_ENABLE(RUSER_ENABLE),
    .RUSER_WIDTH(RUSER_WIDTH),
    .FORWARD_ID(FORWARD_ID),
    .M_REGIONS(M_REGIONS),
    .M_BASE_ADDR({ w_a_r(M01_BASE_ADDR), w_a_r(M00_BASE_ADDR) }),
    .M_ADDR_WIDTH({ w_32_r(M01_ADDR_WIDTH), w_32_r(M00_ADDR_WIDTH) }),
    .M_CONNECT_READ({ w_s(M01_CONNECT_READ), w_s(M00_CONNECT_READ) }),
    .M_CONNECT_WRITE({ w_s(M01_CONNECT_WRITE), w_s(M00_CONNECT_WRITE) }),
    .M_SECURE({ w_1(M01_SECURE), w_1(M00_SECURE) })
)
axi_interconnect_inst (
    .clk(clk),
    .rst(rst),
    .s_axi_awid({ s01_axi_awid, s00_axi_awid }),
    .s_axi_awaddr({ s01_axi_awaddr, s00_axi_awaddr }),
    .s_axi_awlen({ s01_axi_awlen, s00_axi_awlen }),
    .s_axi_awsize({ s01_axi_awsize, s00_axi_awsize }),
    .s_axi_awburst({ s01_axi_awburst, s00_axi_awburst }),
    .s_axi_awlock({ s01_axi_awlock, s00_axi_awlock }),
    .s_axi_awcache({ s01_axi_awcache, s00_axi_awcache }),
    .s_axi_awprot({ s01_axi_awprot, s00_axi_awprot }),
    .s_axi_awqos({ s01_axi_awqos, s00_axi_awqos }),
    .s_axi_awuser({ s01_axi_awuser, s00_axi_awuser }),
    .s_axi_awvalid({ s01_axi_awvalid, s00_axi_awvalid }),
    .s_axi_awready({ s01_axi_awready, s00_axi_awready }),
    .s_axi_wdata({ s01_axi_wdata, s00_axi_wdata }),
    .s_axi_wstrb({ s01_axi_wstrb, s00_axi_wstrb }),
    .s_axi_wlast({ s01_axi_wlast, s00_axi_wlast }),
    .s_axi_wuser({ s01_axi_wuser, s00_axi_wuser }),
    .s_axi_wvalid({ s01_axi_wvalid, s00_axi_wvalid }),
    .s_axi_wready({ s01_axi_wready, s00_axi_wready }),
    .s_axi_bid({ s01_axi_bid, s00_axi_bid }),
    .s_axi_bresp({ s01_axi_bresp, s00_axi_bresp }),
    .s_axi_buser({ s01_axi_buser, s00_axi_buser }),
    .s_axi_bvalid({ s01_axi_bvalid, s00_axi_bvalid }),
    .s_axi_bready({ s01_axi_bready, s00_axi_bready }),
    .s_axi_arid({ s01_axi_arid, s00_axi_arid }),
    .s_axi_araddr({ s01_axi_araddr, s00_axi_araddr }),
    .s_axi_arlen({ s01_axi_arlen, s00_axi_arlen }),
    .s_axi_arsize({ s01_axi_arsize, s00_axi_arsize }),
    .s_axi_arburst({ s01_axi_arburst, s00_axi_arburst }),
    .s_axi_arlock({ s01_axi_arlock, s00_axi_arlock }),
    .s_axi_arcache({ s01_axi_arcache, s00_axi_arcache }),
    .s_axi_arprot({ s01_axi_arprot, s00_axi_arprot }),
    .s_axi_arqos({ s01_axi_arqos, s00_axi_arqos }),
    .s_axi_aruser({ s01_axi_aruser, s00_axi_aruser }),
    .s_axi_arvalid({ s01_axi_arvalid, s00_axi_arvalid }),
    .s_axi_arready({ s01_axi_arready, s00_axi_arready }),
    .s_axi_rid({ s01_axi_rid, s00_axi_rid }),
    .s_axi_rdata({ s01_axi_rdata, s00_axi_rdata }),
    .s_axi_rresp({ s01_axi_rresp, s00_axi_rresp }),
    .s_axi_rlast({ s01_axi_rlast, s00_axi_rlast }),
    .s_axi_ruser({ s01_axi_ruser, s00_axi_ruser }),
    .s_axi_rvalid({ s01_axi_rvalid, s00_axi_rvalid }),
    .s_axi_rready({ s01_axi_rready, s00_axi_rready }),
    .m_axi_awid({ m01_axi_awid, m00_axi_awid }),
    .m_axi_awaddr({ m01_axi_awaddr, m00_axi_awaddr }),
    .m_axi_awlen({ m01_axi_awlen, m00_axi_awlen }),
    .m_axi_awsize({ m01_axi_awsize, m00_axi_awsize }),
    .m_axi_awburst({ m01_axi_awburst, m00_axi_awburst }),
    .m_axi_awlock({ m01_axi_awlock, m00_axi_awlock }),
    .m_axi_awcache({ m01_axi_awcache, m00_axi_awcache }),
    .m_axi_awprot({ m01_axi_awprot, m00_axi_awprot }),
    .m_axi_awqos({ m01_axi_awqos, m00_axi_awqos }),
    .m_axi_awregion({ m01_axi_awregion, m00_axi_awregion }),
    .m_axi_awuser({ m01_axi_awuser, m00_axi_awuser }),
    .m_axi_awvalid({ m01_axi_awvalid, m00_axi_awvalid }),
    .m_axi_awready({ m01_axi_awready, m00_axi_awready }),
    .m_axi_wdata({ m01_axi_wdata, m00_axi_wdata }),
    .m_axi_wstrb({ m01_axi_wstrb, m00_axi_wstrb }),
    .m_axi_wlast({ m01_axi_wlast, m00_axi_wlast }),
    .m_axi_wuser({ m01_axi_wuser, m00_axi_wuser }),
    .m_axi_wvalid({ m01_axi_wvalid, m00_axi_wvalid }),
    .m_axi_wready({ m01_axi_wready, m00_axi_wready }),
    .m_axi_bid({ m01_axi_bid, m00_axi_bid }),
    .m_axi_bresp({ m01_axi_bresp, m00_axi_bresp }),
    .m_axi_buser({ m01_axi_buser, m00_axi_buser }),
    .m_axi_bvalid({ m01_axi_bvalid, m00_axi_bvalid }),
    .m_axi_bready({ m01_axi_bready, m00_axi_bready }),
    .m_axi_arid({ m01_axi_arid, m00_axi_arid }),
    .m_axi_araddr({ m01_axi_araddr, m00_axi_araddr }),
    .m_axi_arlen({ m01_axi_arlen, m00_axi_arlen }),
    .m_axi_arsize({ m01_axi_arsize, m00_axi_arsize }),
    .m_axi_arburst({ m01_axi_arburst, m00_axi_arburst }),
    .m_axi_arlock({ m01_axi_arlock, m00_axi_arlock }),
    .m_axi_arcache({ m01_axi_arcache, m00_axi_arcache }),
    .m_axi_arprot({ m01_axi_arprot, m00_axi_arprot }),
    .m_axi_arqos({ m01_axi_arqos, m00_axi_arqos }),
    .m_axi_arregion({ m01_axi_arregion, m00_axi_arregion }),
    .m_axi_aruser({ m01_axi_aruser, m00_axi_aruser }),
    .m_axi_arvalid({ m01_axi_arvalid, m00_axi_arvalid }),
    .m_axi_arready({ m01_axi_arready, m00_axi_arready }),
    .m_axi_rid({ m01_axi_rid, m00_axi_rid }),
    .m_axi_rdata({ m01_axi_rdata, m00_axi_rdata }),
    .m_axi_rresp({ m01_axi_rresp, m00_axi_rresp }),
    .m_axi_rlast({ m01_axi_rlast, m00_axi_rlast }),
    .m_axi_ruser({ m01_axi_ruser, m00_axi_ruser }),
    .m_axi_rvalid({ m01_axi_rvalid, m00_axi_rvalid }),
    .m_axi_rready({ m01_axi_rready, m00_axi_rready })
);

endmodule

`resetall

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----
