# EECS-112L-Computer-Architecture
Built a 5 Stage Pipelined Processor with a team of 4 in VHDL while handling data hazards.
