
---------------------------- Summary ----------------------------

ChipArea : 4.32487e+07um^2
Chip total CIM (Forward+Activation Gradient) array : 30650um^2
Total IC Area on chip (Global and Tile/PE/Local) : 1.77586e+07um^2
Total ABC (or S/As and precharger for SRAM) area on chip : 1.59032e+07um^2
Total Accumulation Circuits (subarray level: adders, shiftadds; PE/Tile/Global level: accumulation units) on chip : 6.53584e+06um^2
Other Peripheries (e.g. decoders, mux, switchmatrix, buffers, pooling and activation units) : 7.57076e+06um^2
Weight Gradient Calculation : 8.92928e+06um^2

----------------------------Chip layer-by-layer Estimation----------------------------

Chip readLatency of Forward (per epoch) is: 8.06664e+12ns
Chip readDynamicEnergy of Forward (per epoch) is: 5.35948e+12pJ
Chip readLatency of Activation Gradient (per epoch) is: 6.66570e+11ns
Chip readDynamicEnergy of Activation Gradient (per epoch) is: 5.52203e+12pJ
Chip readLatency of Weight Gradient (per epoch) is: 6.59811e+12ns
Chip readDynamicEnergy of Weight Gradient (per epoch) is: 5.25525e+14pJ
Chip writeLatency of Weight Update (per epoch) is: 5.73594e+09ns
Chip writeDynamicEnergy of Weight Update (per epoch) is: 1.11043e+09pJ

Chip total Latency (per epoch) is: 5.74848e+12ns
Chip total Energy (per epoch) is: 3.04504e+14pJ

----------------------------Chip PEAK layer-by-layer Estimation----------------------------

Chip PEAK readLatency of Forward (per epoch) is: 6.45706e+10ns
Chip PEAK readDynamicEnergy of Forward (per epoch) is: 4.64160e+12pJ
Chip PEAK readLatency of Activation Gradient (per epoch) is: 9.44543e+10ns
Chip PEAK readDynamicEnergy of Activation Gradient (per epoch) is: 4.84203e+12pJ
Chip PEAK readLatency of Weight Gradient (per epoch) is: 5.71273e+11ns
Chip PEAK readDynamicEnergy of Weight Gradient (per epoch) is: 7.18775e+13pJ
Chip PEAK writeLatency of Weight Update (per epoch) is: 4.11712e+09ns
Chip PEAK writeDynamicEnergy of Weight Update (per epoch) is: 3.98914e+08pJ

Chip PEAK total Latency (per epoch) is: 1.72365e+12ns
Chip PEAK total Energy (per epoch) is: 8.21974e+13pJ

Chip leakage Energy is: 4.28323e+10pJ
Chip leakage Power is: 324.940uW

******************** Breakdown of Latency and Dynamic Energy ********************

ADC readLatency is : 6.15994e+10ns
Accumulation Circuits readLatency is : 3.47973e+10ns
Synaptic Array readLatency is : 6.16232e+10ns
Buffer readLatency is : 4.03000e+12ns
Interconnect readLatency is : 1.42472e+11ns
Weight Gradient Calculation readLatency is : 1.47693e+12ns
Weight Update writeLatency is : 5.73594e+09ns
DRAM data transfer Latency is : 4.71006e+10ns

ADC readDynamicEnergy is : 8.45175e+12pJ
Accumulation Circuits readDynamicEnergy is : 7.29764e+11pJ
Synaptic Array readDynamicEnergy is : 1.12789e+11pJ
Buffer readDynamicEnergy is : 5.11946e+11pJ
Interconnect readDynamicEnergy is : 1.51948e+12pJ
Weight Gradient Calculation readDynamicEnergy is : 6.83540e+13pJ
Weight Update writeDynamicEnergy is : 4.25565e+08pJ
DRAM data transfer DynamicEnergy is : 2.11957e+14pJ

******************** Breakdown of Latency and Dynamic Energy ********************

----------------------------Chip layer-by-layer Performance----------------------------
Energy Efficiency TOPS/W : 277.812112
Throughput FPS : 4.9829958
Throughput TOPS : 463.858414

Peak Energy Efficiency TOPS/W : 1044.72449
Peak Throughput FPS : 58.2018345
Peak Throughput TOPS : 1596.57696

---------------------------- Hardware Performance Done ----------------------------

