<stg><name>v_csc_core_Pipeline_VITIS_LOOP_136_2</name>


<trans_list>

<trans id="200" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_in, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_csc, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %ROffset_2_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %ROffset_2_read

]]></Node>
<StgValue><ssdm name="ROffset_2_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %ROffset_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %ROffset_read

]]></Node>
<StgValue><ssdm name="ROffset_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:5 %GOffset_2_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %GOffset_2_read

]]></Node>
<StgValue><ssdm name="GOffset_2_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:6 %GOffset_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %GOffset_read

]]></Node>
<StgValue><ssdm name="GOffset_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %BOffset_2_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %BOffset_2_read

]]></Node>
<StgValue><ssdm name="BOffset_2_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:8 %BOffset_read_1 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %BOffset_read

]]></Node>
<StgValue><ssdm name="BOffset_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:9 %ClampMin_2_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClampMin_2_read

]]></Node>
<StgValue><ssdm name="ClampMin_2_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %ClampMin_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClampMin_read

]]></Node>
<StgValue><ssdm name="ClampMin_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:11 %ClipMax_2_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClipMax_2_read

]]></Node>
<StgValue><ssdm name="ClipMax_2_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:12 %ClipMax_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClipMax_read

]]></Node>
<StgValue><ssdm name="ClipMax_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %K33_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_2_read

]]></Node>
<StgValue><ssdm name="K33_2_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %K33_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_read

]]></Node>
<StgValue><ssdm name="K33_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %K32_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_2_read

]]></Node>
<StgValue><ssdm name="K32_2_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %K32_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_read

]]></Node>
<StgValue><ssdm name="K32_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %K31_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_2_read

]]></Node>
<StgValue><ssdm name="K31_2_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %K31_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_read

]]></Node>
<StgValue><ssdm name="K31_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %K23_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_2_read

]]></Node>
<StgValue><ssdm name="K23_2_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %K23_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_read

]]></Node>
<StgValue><ssdm name="K23_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %K22_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_2_read

]]></Node>
<StgValue><ssdm name="K22_2_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %K22_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_read

]]></Node>
<StgValue><ssdm name="K22_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %K21_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_2_read

]]></Node>
<StgValue><ssdm name="K21_2_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %K21_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_read

]]></Node>
<StgValue><ssdm name="K21_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %K13_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_2_read

]]></Node>
<StgValue><ssdm name="K13_2_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %K13_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_read

]]></Node>
<StgValue><ssdm name="K13_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %K12_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_2_read

]]></Node>
<StgValue><ssdm name="K12_2_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %K12_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_read

]]></Node>
<StgValue><ssdm name="K12_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %K11_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_2_read

]]></Node>
<StgValue><ssdm name="K11_2_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %K11_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_read

]]></Node>
<StgValue><ssdm name="K11_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %cmp17_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_not

]]></Node>
<StgValue><ssdm name="cmp17_not_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %cmp20_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp20_not

]]></Node>
<StgValue><ssdm name="cmp20_not_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %ColEnd_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColEnd_read

]]></Node>
<StgValue><ssdm name="ColEnd_read_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %ColStart_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColStart_read

]]></Node>
<StgValue><ssdm name="ColStart_read_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:35 %add_ln134_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln134

]]></Node>
<StgValue><ssdm name="add_ln134_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:36 %store_ln105 = store i13 1, i13 %x

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:37 %br_ln0 = br void %VITIS_LOOP_142_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_142_3:0 %x_2 = load i13 %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_142_3:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4095, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_142_3:2 %icmp_ln136 = icmp_eq  i13 %x_2, i13 %add_ln134_read

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_142_3:3 %br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_142_3.split_ifconv, void %for.inc201.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:0 %zext_ln136 = zext i13 %x_2

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:6 %icmp_ln148 = icmp_ne  i16 %zext_ln136, i16 %ColStart_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:7 %icmp_ln148_1 = icmp_eq  i16 %zext_ln136, i16 %ColEnd_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln148_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:8 %or_ln148 = or i1 %icmp_ln148, i1 %icmp_ln148_1

]]></Node>
<StgValue><ssdm name="or_ln148"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:9 %icmp_ln149 = icmp_sgt  i16 %zext_ln136, i16 %ColStart_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:10 %icmp_ln149_1 = icmp_slt  i16 %zext_ln136, i16 %ColEnd_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln149_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:11 %and_ln149 = and i1 %icmp_ln149_1, i1 %icmp_ln149

]]></Node>
<StgValue><ssdm name="and_ln149"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:12 %or_ln150 = or i1 %and_ln149, i1 %icmp_ln148_1

]]></Node>
<StgValue><ssdm name="or_ln150"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:13 %xor_ln150 = xor i1 %or_ln150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln150"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:14 %and_ln150 = and i1 %or_ln148, i1 %xor_ln150

]]></Node>
<StgValue><ssdm name="and_ln150"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:15 %or_ln150_1 = or i1 %cmp20_not_read, i1 %and_ln150

]]></Node>
<StgValue><ssdm name="or_ln150_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:16 %or_ln150_2 = or i1 %or_ln150_1, i1 %cmp17_not_read

]]></Node>
<StgValue><ssdm name="or_ln150_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:120 %x_3 = add i13 %x_2, i13 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:121 %store_ln105 = store i13 %x_3, i13 %x

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="65" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:3 %stream_in_read = read i36 @_ssdm_op_Read.ap_fifo.volatile.i36P0A, i36 %stream_in

]]></Node>
<StgValue><ssdm name="stream_in_read"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="36">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:4 %Rpix = trunc i36 %stream_in_read

]]></Node>
<StgValue><ssdm name="Rpix"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:5 %Gpix = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_in_read, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="Gpix"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:19 %coef13 = select i1 %or_ln150_2, i16 %K13_read_1, i16 %K13_2_read_1

]]></Node>
<StgValue><ssdm name="coef13"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:22 %coef23 = select i1 %or_ln150_2, i16 %K23_read_1, i16 %K23_2_read_1

]]></Node>
<StgValue><ssdm name="coef23"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:25 %coef33 = select i1 %or_ln150_2, i16 %K33_read_1, i16 %K33_2_read_1

]]></Node>
<StgValue><ssdm name="coef33"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:36 %sext_ln108 = sext i16 %coef33

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:39 %sext_ln108_3 = sext i16 %coef23

]]></Node>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:42 %sext_ln108_6 = sext i16 %coef13

]]></Node>
<StgValue><ssdm name="sext_ln108_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:47 %tmp = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_in_read, i32 24, i32 35

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:48 %zext_ln106_2 = zext i12 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:55 %mul_ln192_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_6

]]></Node>
<StgValue><ssdm name="mul_ln192_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:73 %mul_ln194_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_3

]]></Node>
<StgValue><ssdm name="mul_ln194_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:91 %mul_ln196_2 = mul i28 %zext_ln106_2, i28 %sext_ln108

]]></Node>
<StgValue><ssdm name="mul_ln196_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="79" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:55 %mul_ln192_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_6

]]></Node>
<StgValue><ssdm name="mul_ln192_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:73 %mul_ln194_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_3

]]></Node>
<StgValue><ssdm name="mul_ln194_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:91 %mul_ln196_2 = mul i28 %zext_ln106_2, i28 %sext_ln108

]]></Node>
<StgValue><ssdm name="mul_ln196_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:17 %coef11 = select i1 %or_ln150_2, i16 %K11_read_1, i16 %K11_2_read_1

]]></Node>
<StgValue><ssdm name="coef11"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:18 %coef12 = select i1 %or_ln150_2, i16 %K12_read_1, i16 %K12_2_read_1

]]></Node>
<StgValue><ssdm name="coef12"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:20 %coef21 = select i1 %or_ln150_2, i16 %K21_read_1, i16 %K21_2_read_1

]]></Node>
<StgValue><ssdm name="coef21"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:21 %coef22 = select i1 %or_ln150_2, i16 %K22_read_1, i16 %K22_2_read_1

]]></Node>
<StgValue><ssdm name="coef22"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:23 %coef31 = select i1 %or_ln150_2, i16 %K31_read_1, i16 %K31_2_read_1

]]></Node>
<StgValue><ssdm name="coef31"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:24 %coef32 = select i1 %or_ln150_2, i16 %K32_read_1, i16 %K32_2_read_1

]]></Node>
<StgValue><ssdm name="coef32"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:30 %select_ln150_11 = select i1 %or_ln150_2, i14 %BOffset_read_1, i14 %BOffset_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln150_11"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="26" op_1_bw="14" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:31 %offsetB = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %select_ln150_11, i12 0

]]></Node>
<StgValue><ssdm name="offsetB"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:32 %select_ln150_12 = select i1 %or_ln150_2, i14 %GOffset_read_1, i14 %GOffset_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln150_12"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="26" op_1_bw="14" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:33 %offsetG = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %select_ln150_12, i12 0

]]></Node>
<StgValue><ssdm name="offsetG"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:34 %select_ln150_13 = select i1 %or_ln150_2, i14 %ROffset_read_1, i14 %ROffset_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln150_13"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="14" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:35 %offsetR = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i14.i12, i14 %select_ln150_13, i12 0

]]></Node>
<StgValue><ssdm name="offsetR"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:37 %sext_ln108_1 = sext i16 %coef32

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:38 %sext_ln108_2 = sext i16 %coef31

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:40 %sext_ln108_4 = sext i16 %coef22

]]></Node>
<StgValue><ssdm name="sext_ln108_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:41 %sext_ln108_5 = sext i16 %coef21

]]></Node>
<StgValue><ssdm name="sext_ln108_5"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:43 %sext_ln108_7 = sext i16 %coef12

]]></Node>
<StgValue><ssdm name="sext_ln108_7"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:44 %sext_ln108_8 = sext i16 %coef11

]]></Node>
<StgValue><ssdm name="sext_ln108_8"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:45 %zext_ln106 = zext i12 %Rpix

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:46 %zext_ln106_1 = zext i12 %Gpix

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:49 %or_ln192 = or i26 %offsetR, i26 2048

]]></Node>
<StgValue><ssdm name="or_ln192"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:50 %sext_ln192 = sext i26 %or_ln192

]]></Node>
<StgValue><ssdm name="sext_ln192"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:51 %mul_ln192 = mul i28 %sext_ln108_8, i28 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:53 %mul_ln192_1 = mul i28 %zext_ln106_1, i28 %sext_ln108_7

]]></Node>
<StgValue><ssdm name="mul_ln192_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:55 %mul_ln192_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_6

]]></Node>
<StgValue><ssdm name="mul_ln192_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:56 %sext_ln192_3 = sext i28 %mul_ln192_2

]]></Node>
<StgValue><ssdm name="sext_ln192_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:61 %add_ln192_1 = add i29 %sext_ln192_3, i29 %sext_ln192

]]></Node>
<StgValue><ssdm name="add_ln192_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:67 %or_ln194 = or i26 %offsetG, i26 2048

]]></Node>
<StgValue><ssdm name="or_ln194"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:68 %sext_ln194 = sext i26 %or_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:69 %mul_ln194 = mul i28 %sext_ln108_5, i28 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln194"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:71 %mul_ln194_1 = mul i28 %zext_ln106_1, i28 %sext_ln108_4

]]></Node>
<StgValue><ssdm name="mul_ln194_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:73 %mul_ln194_2 = mul i28 %zext_ln106_2, i28 %sext_ln108_3

]]></Node>
<StgValue><ssdm name="mul_ln194_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:74 %sext_ln194_3 = sext i28 %mul_ln194_2

]]></Node>
<StgValue><ssdm name="sext_ln194_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:79 %add_ln194_1 = add i29 %sext_ln194_3, i29 %sext_ln194

]]></Node>
<StgValue><ssdm name="add_ln194_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:85 %or_ln196 = or i26 %offsetB, i26 2048

]]></Node>
<StgValue><ssdm name="or_ln196"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="26">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:86 %sext_ln196 = sext i26 %or_ln196

]]></Node>
<StgValue><ssdm name="sext_ln196"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:87 %mul_ln196 = mul i28 %sext_ln108_2, i28 %zext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:89 %mul_ln196_1 = mul i28 %zext_ln106_1, i28 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="mul_ln196_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:91 %mul_ln196_2 = mul i28 %zext_ln106_2, i28 %sext_ln108

]]></Node>
<StgValue><ssdm name="mul_ln196_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:92 %sext_ln196_3 = sext i28 %mul_ln196_2

]]></Node>
<StgValue><ssdm name="sext_ln196_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:97 %add_ln196_1 = add i29 %sext_ln196_3, i29 %sext_ln196

]]></Node>
<StgValue><ssdm name="add_ln196_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="123" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:26 %max_val = select i1 %or_ln150_2, i12 %ClipMax_read_1, i12 %ClipMax_2_read_1

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:27 %min_val = select i1 %or_ln150_2, i12 %ClampMin_read_1, i12 %ClampMin_2_read_1

]]></Node>
<StgValue><ssdm name="min_val"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:28 %zext_ln110 = zext i12 %min_val

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:29 %zext_ln110_1 = zext i12 %max_val

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:52 %sext_ln192_1 = sext i28 %mul_ln192

]]></Node>
<StgValue><ssdm name="sext_ln192_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:54 %sext_ln192_2 = sext i28 %mul_ln192_1

]]></Node>
<StgValue><ssdm name="sext_ln192_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:57 %add_ln192_4 = add i28 %mul_ln192_1, i28 %mul_ln192

]]></Node>
<StgValue><ssdm name="add_ln192_4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:58 %add_ln192 = add i29 %sext_ln192_2, i29 %sext_ln192_1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:59 %trunc_ln192 = trunc i28 %add_ln192_4

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:60 %sext_ln192_4 = sext i29 %add_ln192

]]></Node>
<StgValue><ssdm name="sext_ln192_4"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:61 %add_ln192_1 = add i29 %sext_ln192_3, i29 %sext_ln192

]]></Node>
<StgValue><ssdm name="add_ln192_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:62 %trunc_ln192_1 = trunc i29 %add_ln192_1

]]></Node>
<StgValue><ssdm name="trunc_ln192_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:63 %sext_ln192_5 = sext i29 %add_ln192_1

]]></Node>
<StgValue><ssdm name="sext_ln192_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:65 %add_ln192_2 = add i30 %sext_ln192_5, i30 %sext_ln192_4

]]></Node>
<StgValue><ssdm name="add_ln192_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:66 %Rres = partselect i18 @_ssdm_op_PartSelect.i18.i30.i32.i32, i30 %add_ln192_2, i32 12, i32 29

]]></Node>
<StgValue><ssdm name="Rres"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:70 %sext_ln194_1 = sext i28 %mul_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:72 %sext_ln194_2 = sext i28 %mul_ln194_1

]]></Node>
<StgValue><ssdm name="sext_ln194_2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:75 %add_ln194_4 = add i28 %mul_ln194_1, i28 %mul_ln194

]]></Node>
<StgValue><ssdm name="add_ln194_4"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:76 %add_ln194 = add i29 %sext_ln194_2, i29 %sext_ln194_1

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:77 %trunc_ln194 = trunc i28 %add_ln194_4

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:78 %sext_ln194_4 = sext i29 %add_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_4"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:79 %add_ln194_1 = add i29 %sext_ln194_3, i29 %sext_ln194

]]></Node>
<StgValue><ssdm name="add_ln194_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:80 %trunc_ln194_1 = trunc i29 %add_ln194_1

]]></Node>
<StgValue><ssdm name="trunc_ln194_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:81 %sext_ln194_5 = sext i29 %add_ln194_1

]]></Node>
<StgValue><ssdm name="sext_ln194_5"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:83 %add_ln194_2 = add i30 %sext_ln194_5, i30 %sext_ln194_4

]]></Node>
<StgValue><ssdm name="add_ln194_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:84 %Gres = partselect i18 @_ssdm_op_PartSelect.i18.i30.i32.i32, i30 %add_ln194_2, i32 12, i32 29

]]></Node>
<StgValue><ssdm name="Gres"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:88 %sext_ln196_1 = sext i28 %mul_ln196

]]></Node>
<StgValue><ssdm name="sext_ln196_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="29" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:90 %sext_ln196_2 = sext i28 %mul_ln196_1

]]></Node>
<StgValue><ssdm name="sext_ln196_2"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:93 %add_ln196_4 = add i28 %mul_ln196_1, i28 %mul_ln196

]]></Node>
<StgValue><ssdm name="add_ln196_4"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:94 %add_ln196 = add i29 %sext_ln196_2, i29 %sext_ln196_1

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="28">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:95 %trunc_ln196 = trunc i28 %add_ln196_4

]]></Node>
<StgValue><ssdm name="trunc_ln196"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:96 %sext_ln196_4 = sext i29 %add_ln196

]]></Node>
<StgValue><ssdm name="sext_ln196_4"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:97 %add_ln196_1 = add i29 %sext_ln196_3, i29 %sext_ln196

]]></Node>
<StgValue><ssdm name="add_ln196_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:98 %trunc_ln196_1 = trunc i29 %add_ln196_1

]]></Node>
<StgValue><ssdm name="trunc_ln196_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:99 %sext_ln196_5 = sext i29 %add_ln196_1

]]></Node>
<StgValue><ssdm name="sext_ln196_5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:101 %add_ln196_2 = add i30 %sext_ln196_5, i30 %sext_ln196_4

]]></Node>
<StgValue><ssdm name="add_ln196_2"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:102 %Bres = partselect i18 @_ssdm_op_PartSelect.i18.i30.i32.i32, i30 %add_ln196_2, i32 12, i32 29

]]></Node>
<StgValue><ssdm name="Bres"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:103 %icmp_ln198 = icmp_slt  i18 %Rres, i18 %zext_ln110

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:104 %icmp_ln198_1 = icmp_sgt  i18 %Rres, i18 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="icmp_ln198_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:108 %icmp_ln199 = icmp_slt  i18 %Gres, i18 %zext_ln110

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:109 %icmp_ln199_1 = icmp_sgt  i18 %Gres, i18 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="icmp_ln199_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:111 %icmp_ln200 = icmp_slt  i18 %Bres, i18 %zext_ln110

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:112 %icmp_ln200_1 = icmp_sgt  i18 %Bres, i18 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="icmp_ln200_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
for.inc201.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:1 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:2 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198_1" val="0"/>
<literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:64 %add_ln192_3 = add i24 %trunc_ln192_1, i24 %trunc_ln192

]]></Node>
<StgValue><ssdm name="add_ln192_3"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199_1" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:82 %add_ln194_3 = add i24 %trunc_ln194_1, i24 %trunc_ln194

]]></Node>
<StgValue><ssdm name="add_ln194_3"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200_1" val="0"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:100 %add_ln196_3 = add i24 %trunc_ln196_1, i24 %trunc_ln196

]]></Node>
<StgValue><ssdm name="add_ln196_3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198_1" val="0"/>
<literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:105 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln192_3, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:106 %select_ln198 = select i1 %icmp_ln198_1, i12 %max_val, i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln198"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:107 %select_ln198_1 = select i1 %icmp_ln198, i12 %min_val, i12 %select_ln198

]]></Node>
<StgValue><ssdm name="select_ln198_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199_1" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:110 %trunc_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln194_3, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200_1" val="0"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:113 %trunc_ln2 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %add_ln196_3, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:114 %select_ln200 = select i1 %icmp_ln200_1, i12 %max_val, i12 %trunc_ln2

]]></Node>
<StgValue><ssdm name="select_ln200"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:115 %select_ln200_1 = select i1 %icmp_ln200, i12 %min_val, i12 %select_ln200

]]></Node>
<StgValue><ssdm name="select_ln200_1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:116 %select_ln199 = select i1 %icmp_ln199_1, i12 %max_val, i12 %trunc_ln1

]]></Node>
<StgValue><ssdm name="select_ln199"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:117 %select_ln199_1 = select i1 %icmp_ln199, i12 %min_val, i12 %select_ln199

]]></Node>
<StgValue><ssdm name="select_ln199_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="36" op_0_bw="36" op_1_bw="12" op_2_bw="12" op_3_bw="12">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:118 %p_0 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i12.i12.i12, i12 %select_ln200_1, i12 %select_ln199_1, i12 %select_ln198_1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:119 %write_ln205 = write void @_ssdm_op_Write.ap_fifo.volatile.i36P0A, i36 %stream_csc, i36 %p_0

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_142_3.split_ifconv:122 %br_ln136 = br void %VITIS_LOOP_142_3

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
