-- Project:   trobot6_cir2_2wd
-- Generated: 03/13/2023 17:25:18
-- PSoC Creator  3.3 CP3

ENTITY trobot6_cir2_2wd IS
    PORT(
        PWMOUT0(0)_PAD : OUT std_ulogic;
        PWMOUT1(0)_PAD : OUT std_ulogic;
        CW1(0)_PAD : OUT std_ulogic;
        CW0(0)_PAD : OUT std_ulogic;
        BREAK1(0)_PAD : OUT std_ulogic;
        BREAK0(0)_PAD : OUT std_ulogic;
        P_out(0)_PAD : OUT std_ulogic;
        P_out(1)_PAD : OUT std_ulogic;
        P_out(2)_PAD : OUT std_ulogic;
        P_out(3)_PAD : OUT std_ulogic;
        motor1_b(0)_PAD : IN std_ulogic;
        motor1_a(0)_PAD : IN std_ulogic;
        motor0_a(0)_PAD : IN std_ulogic;
        motor0_b(0)_PAD : IN std_ulogic;
        FirstLine(0)_PAD : OUT std_ulogic;
        CycleStart(0)_PAD : OUT std_ulogic;
        SubCycleStart(0)_PAD : OUT std_ulogic;
        PIC_CS(0)_PAD : OUT std_ulogic;
        P_out_1(0)_PAD : OUT std_ulogic;
        P_out_1(1)_PAD : OUT std_ulogic;
        P_out_2(0)_PAD : OUT std_ulogic;
        P_out_2(1)_PAD : OUT std_ulogic;
        SS0(0)_PAD : OUT std_ulogic;
        MOSI(0)_PAD : OUT std_ulogic;
        SCLK(0)_PAD : OUT std_ulogic;
        MISO(0)_PAD : IN std_ulogic;
        DOF9_CS(0)_PAD : OUT std_ulogic;
        MOTOR_EN(0)_PAD : OUT std_ulogic;
        DRV_ENA(0)_PAD : OUT std_ulogic;
        SS1(0)_PAD : OUT std_ulogic;
        BMP_SW0_RF(0)_PAD : IN std_ulogic;
        BMP_SW1_FR(0)_PAD : IN std_ulogic;
        BMP_SW2_FL(0)_PAD : IN std_ulogic;
        BMP_SW3_LF(0)_PAD : IN std_ulogic;
        BMP_SW4_LR(0)_PAD : IN std_ulogic;
        BMP_SW5_RL(0)_PAD : IN std_ulogic;
        BMP_SW6_RR(0)_PAD : IN std_ulogic;
        BMP_SW7_rightR(0)_PAD : IN std_ulogic;
        MOTOR_FAULT(0)_PAD : IN std_ulogic;
        EM_STOP(0)_PAD : OUT std_ulogic;
        psoc_nop(0)_PAD : OUT std_ulogic;
        hu0(0)_PAD : INOUT std_ulogic;
        hv0(0)_PAD : INOUT std_ulogic;
        hw0(0)_PAD : INOUT std_ulogic;
        hu1(0)_PAD : IN std_ulogic;
        hv1(0)_PAD : INOUT std_ulogic;
        hw1(0)_PAD : INOUT std_ulogic;
        dist8_SW_DET(0)_PAD : IN std_ulogic;
        Sonr_TRG_x4(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END trobot6_cir2_2wd;

ARCHITECTURE __DEFAULT__ OF trobot6_cir2_2wd IS
    SIGNAL BMP_SW0_RF(0)__PA : bit;
    SIGNAL BMP_SW1_FR(0)__PA : bit;
    SIGNAL BMP_SW2_FL(0)__PA : bit;
    SIGNAL BMP_SW3_LF(0)__PA : bit;
    SIGNAL BMP_SW4_LR(0)__PA : bit;
    SIGNAL BMP_SW5_RL(0)__PA : bit;
    SIGNAL BMP_SW6_RR(0)__PA : bit;
    SIGNAL BMP_SW7_rightR(0)__PA : bit;
    SIGNAL BREAK0(0)__PA : bit;
    SIGNAL BREAK1(0)__PA : bit;
    SIGNAL CW0(0)__PA : bit;
    SIGNAL CW1(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL CycleStart(0)__PA : bit;
    SIGNAL DOF9_CS(0)__PA : bit;
    SIGNAL DRV_ENA(0)__PA : bit;
    SIGNAL Dist0_FR(0)__PA : bit;
    SIGNAL Dist1_Front(0)__PA : bit;
    SIGNAL Dist2_FL(0)__PA : bit;
    SIGNAL Dist3_Rear(0)__PA : bit;
    SIGNAL Dist4_PVM_CUR(0)__PA : bit;
    SIGNAL Dist6_PVM1(0)__PA : bit;
    SIGNAL Dist_9_Detect_dwn_step(0)__PA : bit;
    SIGNAL EM_STOP(0)__PA : bit;
    SIGNAL FirstLine(0)__PA : bit;
    SIGNAL MISO(0)__PA : bit;
    SIGNAL MOSI(0)__PA : bit;
    SIGNAL MOTOR_EN(0)__PA : bit;
    SIGNAL MOTOR_FAULT(0)__PA : bit;
    SIGNAL Net_1213 : bit;
    SIGNAL Net_1216 : bit;
    SIGNAL Net_1217 : bit;
    SIGNAL Net_1234 : bit;
    SIGNAL Net_1235 : bit;
    SIGNAL Net_1270 : bit;
    SIGNAL Net_1271 : bit;
    SIGNAL Net_1273 : bit;
    SIGNAL Net_1274 : bit;
    SIGNAL Net_13 : bit;
    SIGNAL Net_1398 : bit;
    SIGNAL Net_1982 : bit;
    SIGNAL Net_2112 : bit;
    SIGNAL Net_2124 : bit;
    SIGNAL Net_2128 : bit;
    SIGNAL Net_2133 : bit;
    SIGNAL Net_2134 : bit;
    SIGNAL Net_2135 : bit;
    SIGNAL Net_2177 : bit;
    SIGNAL Net_2178 : bit;
    SIGNAL Net_2179 : bit;
    SIGNAL Net_2180 : bit;
    SIGNAL Net_2181 : bit;
    SIGNAL Net_2191 : bit;
    SIGNAL Net_2200_0 : bit;
    SIGNAL Net_2200_1 : bit;
    SIGNAL Net_2200_2 : bit;
    SIGNAL Net_2200_3 : bit;
    SIGNAL Net_2200_4 : bit;
    SIGNAL Net_2200_5 : bit;
    SIGNAL Net_2200_6 : bit;
    SIGNAL Net_2200_7 : bit;
    SIGNAL Net_2261 : bit;
    SIGNAL Net_2262 : bit;
    SIGNAL Net_2295 : bit;
    SIGNAL Net_2318 : bit;
    SIGNAL Net_2322 : bit;
    SIGNAL Net_2322_SYNCOUT : bit;
    SIGNAL Net_2326 : bit;
    SIGNAL Net_2326_SYNCOUT : bit;
    SIGNAL Net_2327 : bit;
    SIGNAL Net_2327_SYNCOUT : bit;
    SIGNAL Net_2339 : bit;
    SIGNAL Net_2409 : bit;
    SIGNAL Net_2413 : bit;
    SIGNAL Net_2415 : bit;
    SIGNAL Net_2494 : bit;
    SIGNAL Net_2499 : bit;
    SIGNAL Net_2501 : bit;
    SIGNAL Net_2505 : bit;
    SIGNAL Net_2506 : bit;
    SIGNAL Net_2518 : bit;
    SIGNAL Net_2519 : bit;
    SIGNAL Net_2521 : bit;
    SIGNAL Net_2522 : bit;
    SIGNAL Net_270 : bit;
    SIGNAL Net_288 : bit;
    SIGNAL Net_30 : bit;
    SIGNAL Net_32 : bit;
    SIGNAL Net_522 : bit;
    SIGNAL Net_535 : bit;
    SIGNAL Net_535_SYNCOUT : bit;
    SIGNAL PIC_CS(0)__PA : bit;
    SIGNAL PWMOUT0(0)__PA : bit;
    SIGNAL PWMOUT1(0)__PA : bit;
    SIGNAL P_out(0)__PA : bit;
    SIGNAL P_out(1)__PA : bit;
    SIGNAL P_out(2)__PA : bit;
    SIGNAL P_out(3)__PA : bit;
    SIGNAL P_out_1(0)__PA : bit;
    SIGNAL P_out_1(1)__PA : bit;
    SIGNAL P_out_2(0)__PA : bit;
    SIGNAL P_out_2(1)__PA : bit;
    SIGNAL SCLK(0)__PA : bit;
    SIGNAL SS0(0)__PA : bit;
    SIGNAL SS1(0)__PA : bit;
    SIGNAL Sonr_TRG_x4(0)__PA : bit;
    SIGNAL SubCycleClk : bit;
    SIGNAL SubCycleClk__SYNC_OUT : bit;
    SIGNAL SubCycleClk__SYNC_OUT_1 : bit;
    SIGNAL SubCycleClk__SYNC_OUT_2 : bit;
    SIGNAL SubCycleClk__SYNC_OUT_3 : bit;
    SIGNAL SubCycleStart(0)__PA : bit;
    SIGNAL V_battery(0)__PA : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_1:Net_376\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_376\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_376_local\ : bit;
    SIGNAL \Direct_dual_8bPWM_0:cl0\ : bit;
    SIGNAL \Direct_dual_8bPWM_0:cl1\ : bit;
    SIGNAL \Direct_dual_8bPWM_0:tc\ : bit;
    SIGNAL \Direct_dual_8bPWM_1:cl0\ : bit;
    SIGNAL \Direct_dual_8bPWM_1:cl1\ : bit;
    SIGNAL \Direct_dual_8bPWM_1:tc\ : bit;
    SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
    SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
    SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
    SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.ce0__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
    SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
    SIGNAL \SPIM_1:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_1:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_1:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_1:Net_276_local\ : bit;
    SIGNAL \SPIM_2:BSPIM:cnt_enable\ : bit;
    SIGNAL \SPIM_2:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_2:BSPIM:load_cond\ : bit;
    SIGNAL \SPIM_2:BSPIM:load_rx_data\ : bit;
    SIGNAL \SPIM_2:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_6\ : bit;
    SIGNAL \SPIM_2:BSPIM:state_0\ : bit;
    SIGNAL \SPIM_2:BSPIM:state_1\ : bit;
    SIGNAL \SPIM_2:BSPIM:state_2\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_0\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_4\ : bit;
    SIGNAL \SPIM_2:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_2:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_2:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_2:Net_276_local\ : bit;
    SIGNAL \SS0_B:control_2\ : bit;
    SIGNAL \SS0_B:control_3\ : bit;
    SIGNAL \SS0_B:control_7\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_PWM:TimerUDB:status_tc\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_cycle:TimerUDB:status_tc\ : bit;
    SIGNAL \Timer_sub_cycle:Net_261\ : bit;
    SIGNAL \\\USBUART_1:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART_1:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART_1:Net_1010\ : bit;
    SIGNAL \USBUART_1:Net_1876\ : bit;
    SIGNAL \USBUART_1:Net_1889\ : bit;
    SIGNAL \USBUART_1:Net_95\ : bit;
    SIGNAL \USBUART_1:dma_request_0\ : bit;
    SIGNAL \USBUART_1:dma_request_1\ : bit;
    SIGNAL \USBUART_1:dma_request_2\ : bit;
    SIGNAL \USBUART_1:dma_request_3\ : bit;
    SIGNAL \USBUART_1:dma_request_4\ : bit;
    SIGNAL \USBUART_1:dma_request_5\ : bit;
    SIGNAL \USBUART_1:dma_request_6\ : bit;
    SIGNAL \USBUART_1:dma_request_7\ : bit;
    SIGNAL \USBUART_1:dma_terminate\ : bit;
    SIGNAL \USBUART_1:ep_int_0\ : bit;
    SIGNAL \USBUART_1:ep_int_1\ : bit;
    SIGNAL \USBUART_1:ep_int_2\ : bit;
    SIGNAL \USBUART_1:ep_int_3\ : bit;
    SIGNAL \USBUART_1:ep_int_4\ : bit;
    SIGNAL \USBUART_1:ep_int_5\ : bit;
    SIGNAL \USBUART_1:ep_int_6\ : bit;
    SIGNAL \USBUART_1:ep_int_7\ : bit;
    SIGNAL \USBUART_1:ep_int_8\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_0\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_1\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_2\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_3\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_4\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_5\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_6\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:control_7\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:per_zero\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:run_mode\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:status_2\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:status_3\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:status_tc\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:timer_enable\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:trig_disable\ : bit;
    SIGNAL \motor_contl_reg_0:control_5\ : bit;
    SIGNAL \motor_contl_reg_0:control_6\ : bit;
    SIGNAL \motor_contl_reg_0:control_7\ : bit;
    SIGNAL \motor_contl_reg_1:control_5\ : bit;
    SIGNAL \motor_contl_reg_1:control_6\ : bit;
    SIGNAL \motor_contl_reg_1:control_7\ : bit;
    SIGNAL \motor_en_reg:control_3\ : bit;
    SIGNAL \motor_en_reg:control_4\ : bit;
    SIGNAL \motor_en_reg:control_5\ : bit;
    SIGNAL \motor_en_reg:control_6\ : bit;
    SIGNAL \motor_en_reg:control_7\ : bit;
    SIGNAL \motor_enc_0:a1\ : bit;
    SIGNAL \motor_enc_0:a2\ : bit;
    SIGNAL \motor_enc_0:a3\ : bit;
    SIGNAL \motor_enc_0:a_sync\ : bit;
    SIGNAL \motor_enc_0:a_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_0:a_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_0:b1\ : bit;
    SIGNAL \motor_enc_0:b2\ : bit;
    SIGNAL \motor_enc_0:b3\ : bit;
    SIGNAL \motor_enc_0:b_sync\ : bit;
    SIGNAL \motor_enc_0:b_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_0:b_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_0:down_pulse\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.ce0__sig\ : bit;
    SIGNAL \motor_enc_0:re_load1\ : bit;
    SIGNAL \motor_enc_0:re_load2\ : bit;
    SIGNAL \motor_enc_0:re_load_pulse\ : bit;
    SIGNAL \motor_enc_0:re_load_sync\ : bit;
    SIGNAL \motor_enc_0:up_pulse\ : bit;
    SIGNAL \motor_enc_1:a1\ : bit;
    SIGNAL \motor_enc_1:a2\ : bit;
    SIGNAL \motor_enc_1:a3\ : bit;
    SIGNAL \motor_enc_1:a_sync\ : bit;
    SIGNAL \motor_enc_1:a_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_1:a_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_1:b1\ : bit;
    SIGNAL \motor_enc_1:b2\ : bit;
    SIGNAL \motor_enc_1:b3\ : bit;
    SIGNAL \motor_enc_1:b_sync\ : bit;
    SIGNAL \motor_enc_1:b_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_1:b_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_1:down_pulse\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.ce0__sig\ : bit;
    SIGNAL \motor_enc_1:re_load_pulse\ : bit;
    SIGNAL \motor_enc_1:re_load_sync\ : bit;
    SIGNAL \motor_enc_1:up_pulse\ : bit;
    SIGNAL \motor_enc_2:a2\ : bit;
    SIGNAL \motor_enc_2:a3\ : bit;
    SIGNAL \motor_enc_2:a_sync\ : bit;
    SIGNAL \motor_enc_2:a_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_2:a_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_2:b_sync\ : bit;
    SIGNAL \motor_enc_2:b_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_2:b_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_2:down_pulse\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.ce0__sig\ : bit;
    SIGNAL \motor_enc_2:re_load_pulse\ : bit;
    SIGNAL \motor_enc_2:re_load_sync\ : bit;
    SIGNAL \motor_enc_2:up_pulse\ : bit;
    SIGNAL \motor_enc_3:a_sync\ : bit;
    SIGNAL \motor_enc_3:a_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_3:a_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_3:b_sync\ : bit;
    SIGNAL \motor_enc_3:b_sync_c\ : bit;
    ATTRIBUTE soft OF \motor_enc_3:b_sync_c\ : SIGNAL IS 1;
    SIGNAL \motor_enc_3:down_pulse\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \motor_enc_3:re_load_pulse\ : bit;
    SIGNAL \motor_enc_3:re_load_sync\ : bit;
    SIGNAL \motor_enc_3:up_pulse\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cycle_start_sig : bit;
    SIGNAL dist8_SW_DET(0)__PA : bit;
    SIGNAL hu0(0)__PA : bit;
    SIGNAL hu1(0)__PA : bit;
    SIGNAL hv0(0)__PA : bit;
    SIGNAL hv1(0)__PA : bit;
    SIGNAL hw0(0)__PA : bit;
    SIGNAL hw1(0)__PA : bit;
    SIGNAL motor0_a(0)__PA : bit;
    SIGNAL motor0_b(0)__PA : bit;
    SIGNAL motor1_a(0)__PA : bit;
    SIGNAL motor1_b(0)__PA : bit;
    SIGNAL psoc_nop(0)__PA : bit;
    SIGNAL timer_clk : bit;
    ATTRIBUTE udbclken_assigned OF timer_clk : SIGNAL IS "True";
    ATTRIBUTE global_signal OF timer_clk : SIGNAL IS true;
    SIGNAL timer_clk_local : bit;
    SIGNAL tmpOE__PWMOUT0_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__PWMOUT0_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.ce0__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.cl0__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.z0__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.ff0__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.ce1__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.cl1__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.z1__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.ff1__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.co_msb__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.sol_msb__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u0.cfbo__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u1.sor__sig\ : bit;
    SIGNAL \motor_enc_0:motor_enc:u1.cmsbo__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.cl0__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.z0__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.ff0__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.ce1__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.cl1__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.z1__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.ff1__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.co_msb__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.sol_msb__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u0.cfbo__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u1.sor__sig\ : bit;
    SIGNAL \motor_enc_1:motor_enc:u1.cmsbo__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.cl0__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.z0__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.ff0__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.ce1__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.cl1__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.z1__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.ff1__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.co_msb__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.sol_msb__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u0.cfbo__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u1.sor__sig\ : bit;
    SIGNAL \SPIM_1:BSPIM:sR16:Dp:u1.cmsbo__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.cl0__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.z0__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.ff0__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.ce1__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.cl1__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.z1__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.ff1__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.co_msb__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.sol_msb__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u0.cfbo__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u1.sor__sig\ : bit;
    SIGNAL \motor_enc_2:motor_enc:u1.cmsbo__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.cl0__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.z0__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.ff0__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.ce1__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.cl1__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.z1__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.ff1__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.co_msb__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.sol_msb__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u0.cfbo__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u1.sor__sig\ : bit;
    SIGNAL \motor_enc_3:motor_enc:u1.cmsbo__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF PWMOUT0(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF PWMOUT0(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF PWMOUT1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF PWMOUT1(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF CW1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF CW1(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF CW0(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF CW0(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF BREAK1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF BREAK1(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF BREAK0(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF BREAK0(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF \USBUART_1:Dm(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \USBUART_1:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART_1:Dp(0)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \USBUART_1:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF P_out(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF P_out(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF P_out(1) : LABEL IS "iocell10";
    ATTRIBUTE Location OF P_out(1) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF P_out(2) : LABEL IS "iocell11";
    ATTRIBUTE Location OF P_out(2) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF P_out(3) : LABEL IS "iocell12";
    ATTRIBUTE Location OF P_out(3) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF motor1_b(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF motor1_b(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF motor1_a(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF motor1_a(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF motor0_a(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF motor0_a(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF motor0_b(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF motor0_b(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF FirstLine(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF FirstLine(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF CycleStart(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF CycleStart(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF SubCycleStart(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF SubCycleStart(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF V_battery(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF V_battery(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF PIC_CS(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF PIC_CS(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF P_out_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF P_out_1(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF P_out_1(1) : LABEL IS "iocell23";
    ATTRIBUTE Location OF P_out_1(1) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF P_out_2(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF P_out_2(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF P_out_2(1) : LABEL IS "iocell25";
    ATTRIBUTE Location OF P_out_2(1) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF SS0(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF SS0(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF MOSI(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF MOSI(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF SCLK(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF SCLK(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF MISO(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF MISO(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF DOF9_CS(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF DOF9_CS(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF MOTOR_EN(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF MOTOR_EN(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Dist6_PVM1(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF Dist6_PVM1(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF Dist_9_Detect_dwn_step(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF Dist_9_Detect_dwn_step(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF DRV_ENA(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF DRV_ENA(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF SS1(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF SS1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Dist0_FR(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF Dist0_FR(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Dist1_Front(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF Dist1_Front(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Dist2_FL(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF Dist2_FL(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF Dist3_Rear(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF Dist3_Rear(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF BMP_SW0_RF(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF BMP_SW0_RF(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF BMP_SW1_FR(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF BMP_SW1_FR(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF BMP_SW2_FL(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF BMP_SW2_FL(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF BMP_SW3_LF(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF BMP_SW3_LF(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF BMP_SW4_LR(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF BMP_SW4_LR(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF BMP_SW5_RL(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF BMP_SW5_RL(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF BMP_SW6_RR(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF BMP_SW6_RR(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF BMP_SW7_rightR(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF BMP_SW7_rightR(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF MOTOR_FAULT(0) : LABEL IS "iocell48";
    ATTRIBUTE Location OF MOTOR_FAULT(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF EM_STOP(0) : LABEL IS "iocell49";
    ATTRIBUTE Location OF EM_STOP(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF psoc_nop(0) : LABEL IS "iocell50";
    ATTRIBUTE Location OF psoc_nop(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF hu0(0) : LABEL IS "iocell51";
    ATTRIBUTE Location OF hu0(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF hv0(0) : LABEL IS "iocell52";
    ATTRIBUTE Location OF hv0(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF hw0(0) : LABEL IS "iocell53";
    ATTRIBUTE Location OF hw0(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF hu1(0) : LABEL IS "iocell54";
    ATTRIBUTE Location OF hu1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF hv1(0) : LABEL IS "iocell55";
    ATTRIBUTE Location OF hv1(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF hw1(0) : LABEL IS "iocell56";
    ATTRIBUTE Location OF hw1(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF dist8_SW_DET(0) : LABEL IS "iocell57";
    ATTRIBUTE Location OF dist8_SW_DET(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Dist4_PVM_CUR(0) : LABEL IS "iocell58";
    ATTRIBUTE Location OF Dist4_PVM_CUR(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Sonr_TRG_x4(0) : LABEL IS "iocell59";
    ATTRIBUTE Location OF Sonr_TRG_x4(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF \motor_enc_0:a_sync_c\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \motor_enc_0:b_sync_c\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \motor_enc_1:a_sync_c\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \motor_enc_1:b_sync_c\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \Timer_PWM:TimerUDB:status_tc\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \Timer_cycle:TimerUDB:status_tc\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_2261 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF Net_32 : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_rx_data\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_4\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:rx_status_6\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF Net_1273 : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF Net_1270 : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \motor_enc_2:a_sync_c\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \motor_enc_2:b_sync_c\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \motor_enc_3:a_sync_c\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \motor_enc_3:b_sync_c\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF Net_2191 : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF Net_2262 : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:status_tc\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:load_rx_data\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:tx_status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:tx_status_4\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:rx_status_6\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF Net_2519 : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_2518 : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \motor_contl_reg_0:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \USBUART_1:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF \motor_enc_0:motor_enc:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \motor_enc_0:motor_enc:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \motor_enc_1:motor_enc:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \motor_enc_1:motor_enc:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \Timer_PWM:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \Timer_PWM:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \Timer_cycle:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \Timer_cycle:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:sR16:Dp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:sR16:Dp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \SS0_B:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \motor_en_reg:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \motor_enc_2:motor_enc:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \motor_enc_2:motor_enc:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \motor_enc_3:motor_enc:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \motor_enc_3:motor_enc:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \motor_contl_reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \BMP_SW:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:TxStsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:RxStsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF Net_270 : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF Net_288 : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF Net_1274 : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF Net_1271 : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \motor_enc_0:a1\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \motor_enc_0:a2\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \motor_enc_0:a3\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \motor_enc_0:a_sync\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \motor_enc_0:b1\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \motor_enc_0:b2\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \motor_enc_0:b3\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \motor_enc_0:b_sync\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \motor_enc_0:re_load1\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \motor_enc_0:re_load2\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \motor_enc_0:re_load_sync\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \motor_enc_0:up_pulse\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \motor_enc_0:down_pulse\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \motor_enc_0:re_load_pulse\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \motor_enc_1:a1\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \motor_enc_1:a2\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \motor_enc_1:a3\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \motor_enc_1:a_sync\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \motor_enc_1:b1\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \motor_enc_1:b2\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \motor_enc_1:b3\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \motor_enc_1:b_sync\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \motor_enc_1:re_load_sync\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \motor_enc_1:up_pulse\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \motor_enc_1:down_pulse\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \motor_enc_1:re_load_pulse\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF Net_2112 : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF Net_2134 : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF Net_2135 : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF cycle_start_sig : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF Net_2494 : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF Net_2499 : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF Net_2521 : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_2\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_1\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_0\ : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_cond\ : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:cnt_enable\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF Net_2506 : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \motor_enc_2:a2\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \motor_enc_2:a3\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \motor_enc_2:a_sync\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \motor_enc_2:b_sync\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \motor_enc_2:re_load_sync\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \motor_enc_2:up_pulse\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \motor_enc_2:down_pulse\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \motor_enc_2:re_load_pulse\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \motor_enc_3:a_sync\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \motor_enc_3:b_sync\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \motor_enc_3:re_load_sync\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \motor_enc_3:up_pulse\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF \motor_enc_3:down_pulse\ : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF \motor_enc_3:re_load_pulse\ : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF Net_2339 : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:run_mode\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:timer_enable\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF \WDT_detect_com_err:TimerUDB:trig_disable\ : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF Net_2505 : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_2\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_1\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_0\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:load_cond\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:cnt_enable\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF Net_2522 : LABEL IS "macrocell96";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => timer_clk,
            dclk_0 => timer_clk_local,
            dclk_glb_1 => \SPIM_1:Net_276\,
            dclk_1 => \SPIM_1:Net_276_local\,
            dclk_glb_2 => \SPIM_2:Net_276\,
            dclk_2 => \SPIM_2:Net_276_local\,
            dclk_glb_3 => \ADC_SAR_1:Net_376\,
            dclk_3 => \ADC_SAR_1:Net_376_local\,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\);

    PWMOUT0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWMOUT0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWMOUT0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWMOUT0(0)__PA,
            oe => open,
            pin_input => Net_270,
            pad_out => PWMOUT0(0)_PAD,
            pad_in => PWMOUT0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWMOUT1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "12ff1b7e-9764-4ee1-ae39-271dcbba332b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWMOUT1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWMOUT1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWMOUT1(0)__PA,
            oe => open,
            pin_input => Net_288,
            pad_out => PWMOUT1(0)_PAD,
            pad_in => PWMOUT1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CW1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3f91d421-4b9d-40f4-95fb-20d027462461",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CW1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CW1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CW1(0)__PA,
            oe => open,
            pin_input => Net_1274,
            pad_out => CW1(0)_PAD,
            pad_in => CW1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CW0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3beeb5ae-7f91-48c5-83c8-57700f63b24e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CW0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CW0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CW0(0)__PA,
            oe => open,
            pin_input => Net_1271,
            pad_out => CW0(0)_PAD,
            pad_in => CW0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BREAK1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a71dd5c3-6b2e-4931-b6c6-639c05e6207a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BREAK1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BREAK1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BREAK1(0)__PA,
            oe => open,
            pin_input => Net_1273,
            pad_out => BREAK1(0)_PAD,
            pad_in => BREAK1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BREAK0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "77cf5ba5-1208-4a95-b297-8d7299cd6f15",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BREAK0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BREAK0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BREAK0(0)__PA,
            oe => open,
            pin_input => Net_1270,
            pad_out => BREAK0(0)_PAD,
            pad_in => BREAK0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART_1:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART_1:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART_1:Net_1010\,
            in_clock => open);

    \USBUART_1:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART_1:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART_1:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out:logicalport
        GENERIC MAP(
            drive_mode => "110110110110",
            ibuf_enabled => "1111",
            id => "db092637-b1e2-4f68-801d-0bba030c230e",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "1111",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "OOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "10101010",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out(0)__PA,
            oe => open,
            pad_in => P_out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out(1)__PA,
            oe => open,
            pad_in => P_out(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out(2)__PA,
            oe => open,
            pad_in => P_out(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out(3)__PA,
            oe => open,
            pad_in => P_out(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor1_b:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "033bf6e9-d6ac-4bc1-b954-16eaba00101e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    motor1_b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor1_b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor1_b(0)__PA,
            oe => open,
            fb => Net_2327,
            pad_in => motor1_b(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor1_a:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "88caa152-af7e-49d8-a5df-bc206479a24a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    motor1_a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor1_a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor1_a(0)__PA,
            oe => open,
            fb => Net_2326,
            pad_in => motor1_a(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor0_a:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "cbdc0299-c4c2-4cae-af24-4dbd57f0cd0a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    motor0_a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor0_a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor0_a(0)__PA,
            oe => open,
            fb => Net_2322,
            pad_in => motor0_a(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    motor0_b:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ee1e756d-77c2-40c2-80dc-dcaf76857f18",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    motor0_b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "motor0_b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => motor0_b(0)__PA,
            oe => open,
            fb => Net_535,
            pad_in => motor0_b(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FirstLine:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "826fce81-6aa9-43e9-bf73-5dd80f354431",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FirstLine(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FirstLine",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => FirstLine(0)__PA,
            oe => open,
            pad_in => FirstLine(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CycleStart:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bff3544c-741d-4a9b-a08b-ff58423ee078",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CycleStart(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CycleStart",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CycleStart(0)__PA,
            oe => open,
            pin_input => cycle_start_sig,
            pad_out => CycleStart(0)_PAD,
            pad_in => CycleStart(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SubCycleStart:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "20581920-c649-4967-a165-724a5536110e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SubCycleStart(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SubCycleStart",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SubCycleStart(0)__PA,
            oe => open,
            pin_input => Net_522,
            pad_out => SubCycleStart(0)_PAD,
            pad_in => SubCycleStart(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V_battery:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7f98a994-1211-4890-8afa-fcc5af976031",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V_battery(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V_battery",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => V_battery(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PIC_CS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "491e9b56-05a0-45f6-b00a-0c54a2176f14",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PIC_CS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PIC_CS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PIC_CS(0)__PA,
            oe => open,
            pin_input => Net_2262,
            pad_out => PIC_CS(0)_PAD,
            pad_in => PIC_CS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out_1:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "bf6f3cfb-8d1b-4676-8d7c-737b99cd1f98",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "00",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "OO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_out_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out_1(0)__PA,
            oe => open,
            pad_in => P_out_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out_1(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out_1",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out_1(1)__PA,
            oe => open,
            pad_in => P_out_1(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out_2:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "cd7a1531-6011-4bc7-a7f7-4a9aca92c029",
            init_dr_st => "00",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "00",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",",
            pin_mode => "OO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    P_out_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out_2(0)__PA,
            oe => open,
            pad_in => P_out_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    P_out_2(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "P_out_2",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => P_out_2(1)__PA,
            oe => open,
            pad_in => P_out_2(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SS0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SS0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SS0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SS0(0)__PA,
            oe => open,
            pin_input => Net_32,
            pad_out => SS0(0)_PAD,
            pad_in => SS0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "56edaffa-bbb8-4190-897e-496d6cab33b1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI(0)__PA,
            oe => open,
            pin_input => Net_2519,
            pad_out => MOSI(0)_PAD,
            pad_in => MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b6159fd8-4ff5-4ed7-b6f6-5c4f6095e3d0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK(0)__PA,
            oe => open,
            pin_input => Net_2518,
            pad_out => SCLK(0)_PAD,
            pad_in => SCLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "528cd9e2-28f8-4560-ab66-aecf36abd023",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO(0)__PA,
            oe => open,
            fb => Net_13,
            pad_in => MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOF9_CS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "87c70150-780f-44a3-9dc1-9d4dd97546ed",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOF9_CS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOF9_CS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DOF9_CS(0)__PA,
            oe => open,
            pin_input => Net_2261,
            pad_out => DOF9_CS(0)_PAD,
            pad_in => DOF9_CS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_EN(0)__PA,
            oe => open,
            pin_input => Net_1398,
            pad_out => MOTOR_EN(0)_PAD,
            pad_in => MOTOR_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dist6_PVM1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc098754-d1ee-44d0-bc18-2f717bd09939",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dist6_PVM1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dist6_PVM1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dist6_PVM1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dist_9_Detect_dwn_step:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7f0bc7cf-14d2-4cc6-acb5-2e4c1de38b65",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dist_9_Detect_dwn_step(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dist_9_Detect_dwn_step",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dist_9_Detect_dwn_step(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DRV_ENA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9e3719b5-35f1-42e9-802a-ddfb2fe2db88",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DRV_ENA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DRV_ENA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DRV_ENA(0)__PA,
            oe => open,
            pin_input => Net_2295,
            pad_out => DRV_ENA(0)_PAD,
            pad_in => DRV_ENA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SS1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8e0ad91e-c669-4db3-9812-d7db93be806f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SS1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SS1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SS1(0)__PA,
            oe => open,
            pin_input => Net_2191,
            pad_out => SS1(0)_PAD,
            pad_in => SS1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dist0_FR:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3c6a3550-651d-4f65-988b-ada1cd4b4df5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dist0_FR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dist0_FR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dist0_FR(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dist1_Front:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "113aca7d-f811-4092-8974-14c52b8cfd3f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dist1_Front(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dist1_Front",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dist1_Front(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dist2_FL:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "552ef21f-71c9-4956-96ad-6883a8975341",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dist2_FL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dist2_FL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dist2_FL(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dist3_Rear:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4a1450ea-8296-4a97-8f21-8051998130f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dist3_Rear(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dist3_Rear",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dist3_Rear(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW0_RF:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "a9a2379e-9d03-43ce-850f-2fc3d309590a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW0_RF(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW0_RF",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW0_RF(0)__PA,
            oe => open,
            fb => Net_2200_0,
            pad_in => BMP_SW0_RF(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW1_FR:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5070cd23-29e7-4e98-9ad7-d187c1d61997",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW1_FR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW1_FR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW1_FR(0)__PA,
            oe => open,
            fb => Net_2200_1,
            pad_in => BMP_SW1_FR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW2_FL:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "738fa70f-ae9b-4042-aac2-2813c30611fe",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW2_FL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW2_FL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW2_FL(0)__PA,
            oe => open,
            fb => Net_2200_2,
            pad_in => BMP_SW2_FL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW3_LF:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "e265d62e-5849-4f8e-bc50-a71687831b4e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW3_LF(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW3_LF",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW3_LF(0)__PA,
            oe => open,
            fb => Net_2200_3,
            pad_in => BMP_SW3_LF(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW4_LR:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "b141125d-5bb1-4551-90f0-2ca17ce7cf57",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW4_LR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW4_LR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW4_LR(0)__PA,
            oe => open,
            fb => Net_2200_4,
            pad_in => BMP_SW4_LR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW5_RL:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "a6cec578-5112-474f-a99b-46dd4d560aad",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW5_RL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW5_RL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW5_RL(0)__PA,
            oe => open,
            fb => Net_2200_5,
            pad_in => BMP_SW5_RL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW6_RR:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1de14fd5-85c9-469c-ab72-e92d73861775",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW6_RR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW6_RR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW6_RR(0)__PA,
            oe => open,
            fb => Net_2200_6,
            pad_in => BMP_SW6_RR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BMP_SW7_rightR:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "c5213496-2da5-4507-b545-a2641b42d234",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BMP_SW7_rightR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BMP_SW7_rightR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BMP_SW7_rightR(0)__PA,
            oe => open,
            fb => Net_2200_7,
            pad_in => BMP_SW7_rightR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_FAULT:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1490d9d1-d068-4b47-9703-2409d0b6f935",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_FAULT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_FAULT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_FAULT(0)__PA,
            oe => open,
            pad_in => MOTOR_FAULT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EM_STOP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6e47dcdd-5f69-4ef2-8fe7-e13bd59633d8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EM_STOP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EM_STOP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EM_STOP(0)__PA,
            oe => open,
            pin_input => Net_2318,
            pad_out => EM_STOP(0)_PAD,
            pad_in => EM_STOP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    psoc_nop:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "51a5ee67-09eb-41e5-995c-cbc9f3cd77c4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    psoc_nop(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "psoc_nop",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => psoc_nop(0)__PA,
            oe => open,
            pin_input => Net_2339,
            pad_out => psoc_nop(0)_PAD,
            pad_in => psoc_nop(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    hu0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    hu0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "hu0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => hu0(0)__PA,
            oe => open,
            pad_in => hu0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    hv0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7fd6098b-4ee7-4d94-be5b-a2820740af88",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    hv0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "hv0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => hv0(0)__PA,
            oe => open,
            pad_in => hv0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    hw0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9ff997e1-fd9f-408c-9271-a74937b0d461",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    hw0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "hw0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => hw0(0)__PA,
            oe => open,
            pad_in => hw0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    hu1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "420de1bb-63ca-4faa-8ce2-0cbd0d9d34d1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "1",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 1,
            sio_hifreq => "1",
            sio_hyst => "1",
            sio_ibuf => "0",
            sio_info => "01",
            sio_obuf => "0",
            sio_refsel => "0",
            sio_vohsel => "000",
            sio_vtrip => "1",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    hu1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "hu1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000010000000000000000000000000000000100001")
        PORT MAP(
            pa_out => hu1(0)__PA,
            oe => open,
            pad_in => hu1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    hv1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "266841a5-f23d-45c2-be17-8d79085ba823",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    hv1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "hv1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => hv1(0)__PA,
            oe => open,
            pad_in => hv1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    hw1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "eeeeeb68-0fd7-48b4-bff9-2a4a8ef8ed32",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    hw1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "hw1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => hw1(0)__PA,
            oe => open,
            pad_in => hw1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    dist8_SW_DET:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "101bfd74-57da-4831-aa1a-b23bd5764fa5",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    dist8_SW_DET(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "dist8_SW_DET",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => dist8_SW_DET(0)__PA,
            oe => open,
            pad_in => dist8_SW_DET(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dist4_PVM_CUR:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "63938129-3d42-4367-8794-886011523acb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dist4_PVM_CUR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dist4_PVM_CUR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Dist4_PVM_CUR(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Sonr_TRG_x4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fcec4ee4-8e9c-4894-a08f-748354b1173c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Sonr_TRG_x4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Sonr_TRG_x4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Sonr_TRG_x4(0)__PA,
            oe => open,
            pad_in => Sonr_TRG_x4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \motor_enc_0:a_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_3) + (main_1 * main_3) + (main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:a_sync_c\,
            main_0 => \motor_enc_0:a1\,
            main_1 => \motor_enc_0:a2\,
            main_2 => \motor_enc_0:a3\,
            main_3 => \motor_enc_0:a_sync\);

    \motor_enc_0:b_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_3) + (main_1 * main_3) + (main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:b_sync_c\,
            main_0 => \motor_enc_0:b1\,
            main_1 => \motor_enc_0:b2\,
            main_2 => \motor_enc_0:b3\,
            main_3 => \motor_enc_0:b_sync\);

    \motor_enc_1:a_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_3) + (main_1 * main_3) + (main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:a_sync_c\,
            main_0 => \motor_enc_1:a1\,
            main_1 => \motor_enc_1:a2\,
            main_2 => \motor_enc_1:a3\,
            main_3 => \motor_enc_1:a_sync\);

    \motor_enc_1:b_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_3) + (main_1 * main_3) + (main_2 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:b_sync_c\,
            main_0 => \motor_enc_1:b1\,
            main_1 => \motor_enc_1:b2\,
            main_2 => \motor_enc_1:b3\,
            main_3 => \motor_enc_1:b_sync\);

    \Timer_PWM:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer_PWM:TimerUDB:status_tc\,
            main_0 => \Timer_PWM:TimerUDB:control_7\,
            main_1 => \Timer_PWM:TimerUDB:per_zero\);

    SubCycleClk__SYNC_3:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => SubCycleClk,
            out => SubCycleClk__SYNC_OUT_3,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    \Timer_cycle:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer_cycle:TimerUDB:status_tc\,
            main_0 => \Timer_cycle:TimerUDB:control_7\,
            main_1 => \Timer_cycle:TimerUDB:per_zero\);

    Net_2261:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2261,
            main_0 => Net_2501,
            main_1 => Net_2494);

    Net_32:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_32,
            main_0 => Net_30,
            main_1 => Net_2499);

    \SPIM_1:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_rx_data\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\);

    \SPIM_1:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_0\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_4\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:rx_status_6\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\,
            main_5 => \SPIM_1:BSPIM:rx_status_4\);

    Net_1273:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1273,
            main_0 => Net_2135);

    Net_1270:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_1270,
            main_0 => Net_2134);

    \motor_enc_2:a_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:a_sync_c\,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_2:a_sync\);

    \motor_enc_2:b_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:b_sync_c\,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_2:b_sync\);

    \motor_enc_3:a_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:a_sync_c\,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_3:a_sync\);

    \motor_enc_3:b_sync_c\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:b_sync_c\,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_3:b_sync\);

    SubCycleClk__SYNC_2:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => SubCycleClk,
            out => SubCycleClk__SYNC_OUT_2,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    SubCycleClk__SYNC_1:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => SubCycleClk,
            out => SubCycleClk__SYNC_OUT_1,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    SubCycleClk__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => SubCycleClk,
            out => SubCycleClk__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    motor0_b(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_535,
            out => Net_535_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    motor0_a(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_2322,
            out => Net_2322_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    motor1_a(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_2326,
            out => Net_2326_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    motor1_b(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_2327,
            out => Net_2327_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_2191:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2191,
            main_0 => Net_2499,
            main_1 => Net_2124);

    Net_2262:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2262,
            main_0 => Net_2494,
            main_1 => Net_2133);

    \WDT_detect_com_err:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \WDT_detect_com_err:TimerUDB:status_tc\,
            main_0 => \WDT_detect_com_err:TimerUDB:run_mode\,
            main_1 => \WDT_detect_com_err:TimerUDB:per_zero\);

    \SPIM_2:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:load_rx_data\,
            main_0 => \SPIM_2:BSPIM:count_4\,
            main_1 => \SPIM_2:BSPIM:count_3\,
            main_2 => \SPIM_2:BSPIM:count_2\,
            main_3 => \SPIM_2:BSPIM:count_1\,
            main_4 => \SPIM_2:BSPIM:count_0\);

    \SPIM_2:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:tx_status_0\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\);

    \SPIM_2:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:tx_status_4\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\);

    \SPIM_2:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:rx_status_6\,
            main_0 => \SPIM_2:BSPIM:count_4\,
            main_1 => \SPIM_2:BSPIM:count_3\,
            main_2 => \SPIM_2:BSPIM:count_2\,
            main_3 => \SPIM_2:BSPIM:count_1\,
            main_4 => \SPIM_2:BSPIM:count_0\,
            main_5 => \SPIM_2:BSPIM:rx_status_4\);

    Net_2519:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2519,
            main_0 => Net_2499,
            main_1 => Net_2521,
            main_2 => Net_2505);

    Net_2518:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2518,
            main_0 => Net_2506,
            main_1 => Net_2128,
            main_2 => Net_2522);

    \motor_contl_reg_0:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00010100",
            clken_mode => 1)
        PORT MAP(
            control_7 => \motor_contl_reg_0:control_7\,
            control_6 => \motor_contl_reg_0:control_6\,
            control_5 => \motor_contl_reg_0:control_5\,
            control_4 => Net_1216,
            control_3 => Net_1234,
            control_2 => Net_1213,
            control_1 => Net_1235,
            control_0 => Net_1217,
            busclk => ClockBlock_BUS_CLK);

    \USBUART_1:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_2409,
            arb_int => \USBUART_1:Net_1889\,
            usb_int => \USBUART_1:Net_1876\,
            ept_int_8 => \USBUART_1:ep_int_8\,
            ept_int_7 => \USBUART_1:ep_int_7\,
            ept_int_6 => \USBUART_1:ep_int_6\,
            ept_int_5 => \USBUART_1:ep_int_5\,
            ept_int_4 => \USBUART_1:ep_int_4\,
            ept_int_3 => \USBUART_1:ep_int_3\,
            ept_int_2 => \USBUART_1:ep_int_2\,
            ept_int_1 => \USBUART_1:ep_int_1\,
            ept_int_0 => \USBUART_1:ep_int_0\,
            ord_int => \USBUART_1:Net_95\,
            dma_req_7 => \USBUART_1:dma_request_7\,
            dma_req_6 => \USBUART_1:dma_request_6\,
            dma_req_5 => \USBUART_1:dma_request_5\,
            dma_req_4 => \USBUART_1:dma_request_4\,
            dma_req_3 => \USBUART_1:dma_request_3\,
            dma_req_2 => \USBUART_1:dma_request_2\,
            dma_req_1 => \USBUART_1:dma_request_1\,
            dma_req_0 => \USBUART_1:dma_request_0\,
            dma_termin => \USBUART_1:dma_terminate\);

    \USBUART_1:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART_1:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART_1:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2409,
            clock => ClockBlock_BUS_CLK);

    sub_cycle_int:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_522,
            clock => ClockBlock_BUS_CLK);

    \motor_enc_0:motor_enc:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_0:re_load_pulse\,
            cs_addr_1 => \motor_enc_0:down_pulse\,
            cs_addr_0 => \motor_enc_0:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \motor_enc_0:motor_enc:u0.ce0__sig\,
            cl0 => \motor_enc_0:motor_enc:u0.cl0__sig\,
            z0 => \motor_enc_0:motor_enc:u0.z0__sig\,
            ff0 => \motor_enc_0:motor_enc:u0.ff0__sig\,
            ce1 => \motor_enc_0:motor_enc:u0.ce1__sig\,
            cl1 => \motor_enc_0:motor_enc:u0.cl1__sig\,
            z1 => \motor_enc_0:motor_enc:u0.z1__sig\,
            ff1 => \motor_enc_0:motor_enc:u0.ff1__sig\,
            co_msb => \motor_enc_0:motor_enc:u0.co_msb__sig\,
            sol_msb => \motor_enc_0:motor_enc:u0.sol_msb__sig\,
            cfbo => \motor_enc_0:motor_enc:u0.cfbo__sig\,
            sil => \motor_enc_0:motor_enc:u1.sor__sig\,
            cmsbi => \motor_enc_0:motor_enc:u1.cmsbo__sig\);

    \motor_enc_0:motor_enc:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_0:re_load_pulse\,
            cs_addr_1 => \motor_enc_0:down_pulse\,
            cs_addr_0 => \motor_enc_0:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \motor_enc_0:motor_enc:u0.ce0__sig\,
            cl0i => \motor_enc_0:motor_enc:u0.cl0__sig\,
            z0i => \motor_enc_0:motor_enc:u0.z0__sig\,
            ff0i => \motor_enc_0:motor_enc:u0.ff0__sig\,
            ce1i => \motor_enc_0:motor_enc:u0.ce1__sig\,
            cl1i => \motor_enc_0:motor_enc:u0.cl1__sig\,
            z1i => \motor_enc_0:motor_enc:u0.z1__sig\,
            ff1i => \motor_enc_0:motor_enc:u0.ff1__sig\,
            ci => \motor_enc_0:motor_enc:u0.co_msb__sig\,
            sir => \motor_enc_0:motor_enc:u0.sol_msb__sig\,
            cfbi => \motor_enc_0:motor_enc:u0.cfbo__sig\,
            sor => \motor_enc_0:motor_enc:u1.sor__sig\,
            cmsbo => \motor_enc_0:motor_enc:u1.cmsbo__sig\);

    \motor_enc_1:motor_enc:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_1:re_load_pulse\,
            cs_addr_1 => \motor_enc_1:down_pulse\,
            cs_addr_0 => \motor_enc_1:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \motor_enc_1:motor_enc:u0.ce0__sig\,
            cl0 => \motor_enc_1:motor_enc:u0.cl0__sig\,
            z0 => \motor_enc_1:motor_enc:u0.z0__sig\,
            ff0 => \motor_enc_1:motor_enc:u0.ff0__sig\,
            ce1 => \motor_enc_1:motor_enc:u0.ce1__sig\,
            cl1 => \motor_enc_1:motor_enc:u0.cl1__sig\,
            z1 => \motor_enc_1:motor_enc:u0.z1__sig\,
            ff1 => \motor_enc_1:motor_enc:u0.ff1__sig\,
            co_msb => \motor_enc_1:motor_enc:u0.co_msb__sig\,
            sol_msb => \motor_enc_1:motor_enc:u0.sol_msb__sig\,
            cfbo => \motor_enc_1:motor_enc:u0.cfbo__sig\,
            sil => \motor_enc_1:motor_enc:u1.sor__sig\,
            cmsbi => \motor_enc_1:motor_enc:u1.cmsbo__sig\);

    \motor_enc_1:motor_enc:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_1:re_load_pulse\,
            cs_addr_1 => \motor_enc_1:down_pulse\,
            cs_addr_0 => \motor_enc_1:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \motor_enc_1:motor_enc:u0.ce0__sig\,
            cl0i => \motor_enc_1:motor_enc:u0.cl0__sig\,
            z0i => \motor_enc_1:motor_enc:u0.z0__sig\,
            ff0i => \motor_enc_1:motor_enc:u0.ff0__sig\,
            ce1i => \motor_enc_1:motor_enc:u0.ce1__sig\,
            cl1i => \motor_enc_1:motor_enc:u0.cl1__sig\,
            z1i => \motor_enc_1:motor_enc:u0.z1__sig\,
            ff1i => \motor_enc_1:motor_enc:u0.ff1__sig\,
            ci => \motor_enc_1:motor_enc:u0.co_msb__sig\,
            sir => \motor_enc_1:motor_enc:u0.sol_msb__sig\,
            cfbi => \motor_enc_1:motor_enc:u0.cfbo__sig\,
            sor => \motor_enc_1:motor_enc:u1.sor__sig\,
            cmsbo => \motor_enc_1:motor_enc:u1.cmsbo__sig\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            control_7 => \Timer_PWM:TimerUDB:control_7\,
            control_6 => \Timer_PWM:TimerUDB:control_6\,
            control_5 => \Timer_PWM:TimerUDB:control_5\,
            control_4 => \Timer_PWM:TimerUDB:control_4\,
            control_3 => \Timer_PWM:TimerUDB:control_3\,
            control_2 => \Timer_PWM:TimerUDB:control_2\,
            control_1 => \Timer_PWM:TimerUDB:control_1\,
            control_0 => \Timer_PWM:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_PWM:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_PWM:TimerUDB:status_3\,
            status_2 => \Timer_PWM:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer_PWM:TimerUDB:status_tc\);

    \Timer_PWM:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_1 => \Timer_PWM:TimerUDB:control_7\,
            cs_addr_0 => \Timer_PWM:TimerUDB:per_zero\,
            z0_comb => \Timer_PWM:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_PWM:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_PWM:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => timer_clk,
            cs_addr_0 => \Direct_dual_8bPWM_0:tc\,
            cl0_comb => \Direct_dual_8bPWM_0:cl0\,
            z0_comb => \Direct_dual_8bPWM_0:tc\,
            cl1_comb => \Direct_dual_8bPWM_0:cl1\,
            clk_en => Net_2112,
            busclk => ClockBlock_BUS_CLK);

    \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Timer_cycle:TimerUDB:control_7\,
            control_6 => \Timer_cycle:TimerUDB:control_6\,
            control_5 => \Timer_cycle:TimerUDB:control_5\,
            control_4 => \Timer_cycle:TimerUDB:control_4\,
            control_3 => \Timer_cycle:TimerUDB:control_3\,
            control_2 => \Timer_cycle:TimerUDB:control_2\,
            control_1 => \Timer_cycle:TimerUDB:control_1\,
            control_0 => \Timer_cycle:TimerUDB:control_0\,
            clk_en => SubCycleClk__SYNC_OUT_1,
            busclk => ClockBlock_BUS_CLK);

    \Timer_cycle:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_cycle:TimerUDB:status_3\,
            status_2 => \Timer_cycle:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer_cycle:TimerUDB:status_tc\,
            clk_en => SubCycleClk__SYNC_OUT);

    \Timer_cycle:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer_cycle:TimerUDB:control_7\,
            cs_addr_0 => \Timer_cycle:TimerUDB:per_zero\,
            z0_comb => \Timer_cycle:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_cycle:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_cycle:TimerUDB:status_2\,
            clk_en => SubCycleClk__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2413,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_1:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_2415,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_2413);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    WDT_int:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1982,
            clock => ClockBlock_BUS_CLK);

    \Timer_sub_cycle:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => SubCycleClk,
            cmp => \Timer_sub_cycle:Net_261\,
            irq => Net_522);

    \SPIM_1:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0011111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            load => open,
            enable => \SPIM_1:BSPIM:cnt_enable\,
            count_6 => \SPIM_1:BSPIM:count_6\,
            count_5 => \SPIM_1:BSPIM:count_5\,
            count_4 => \SPIM_1:BSPIM:count_4\,
            count_3 => \SPIM_1:BSPIM:count_3\,
            count_2 => \SPIM_1:BSPIM:count_2\,
            count_1 => \SPIM_1:BSPIM:count_1\,
            count_0 => \SPIM_1:BSPIM:count_0\,
            tc => \SPIM_1:BSPIM:cnt_tc\);

    \SPIM_1:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_1:BSPIM:tx_status_4\,
            status_3 => \SPIM_1:BSPIM:load_rx_data\,
            status_2 => \SPIM_1:BSPIM:tx_status_2\,
            status_1 => \SPIM_1:BSPIM:tx_status_1\,
            status_0 => \SPIM_1:BSPIM:tx_status_0\);

    \SPIM_1:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => \SPIM_1:BSPIM:rx_status_6\,
            status_5 => \SPIM_1:BSPIM:rx_status_5\,
            status_4 => \SPIM_1:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM_1:BSPIM:sR16:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\,
            route_si => Net_13,
            f1_load => \SPIM_1:BSPIM:load_rx_data\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \SPIM_1:BSPIM:sR16:Dp:u0.ce0__sig\,
            cl0 => \SPIM_1:BSPIM:sR16:Dp:u0.cl0__sig\,
            z0 => \SPIM_1:BSPIM:sR16:Dp:u0.z0__sig\,
            ff0 => \SPIM_1:BSPIM:sR16:Dp:u0.ff0__sig\,
            ce1 => \SPIM_1:BSPIM:sR16:Dp:u0.ce1__sig\,
            cl1 => \SPIM_1:BSPIM:sR16:Dp:u0.cl1__sig\,
            z1 => \SPIM_1:BSPIM:sR16:Dp:u0.z1__sig\,
            ff1 => \SPIM_1:BSPIM:sR16:Dp:u0.ff1__sig\,
            co_msb => \SPIM_1:BSPIM:sR16:Dp:u0.co_msb__sig\,
            sol_msb => \SPIM_1:BSPIM:sR16:Dp:u0.sol_msb__sig\,
            cfbo => \SPIM_1:BSPIM:sR16:Dp:u0.cfbo__sig\,
            sil => \SPIM_1:BSPIM:sR16:Dp:u1.sor__sig\,
            cmsbi => \SPIM_1:BSPIM:sR16:Dp:u1.cmsbo__sig\);

    \SPIM_1:BSPIM:sR16:Dp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\,
            route_si => Net_13,
            f1_load => \SPIM_1:BSPIM:load_rx_data\,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \SPIM_1:BSPIM:sR16:Dp:u0.ce0__sig\,
            cl0i => \SPIM_1:BSPIM:sR16:Dp:u0.cl0__sig\,
            z0i => \SPIM_1:BSPIM:sR16:Dp:u0.z0__sig\,
            ff0i => \SPIM_1:BSPIM:sR16:Dp:u0.ff0__sig\,
            ce1i => \SPIM_1:BSPIM:sR16:Dp:u0.ce1__sig\,
            cl1i => \SPIM_1:BSPIM:sR16:Dp:u0.cl1__sig\,
            z1i => \SPIM_1:BSPIM:sR16:Dp:u0.z1__sig\,
            ff1i => \SPIM_1:BSPIM:sR16:Dp:u0.ff1__sig\,
            ci => \SPIM_1:BSPIM:sR16:Dp:u0.co_msb__sig\,
            sir => \SPIM_1:BSPIM:sR16:Dp:u0.sol_msb__sig\,
            cfbi => \SPIM_1:BSPIM:sR16:Dp:u0.cfbo__sig\,
            sor => \SPIM_1:BSPIM:sR16:Dp:u1.sor__sig\,
            cmsbo => \SPIM_1:BSPIM:sR16:Dp:u1.cmsbo__sig\);

    \SS0_B:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00111111",
            clken_mode => 1)
        PORT MAP(
            control_7 => \SS0_B:control_7\,
            control_6 => Net_2128,
            control_5 => Net_2133,
            control_4 => Net_2501,
            control_3 => \SS0_B:control_3\,
            control_2 => \SS0_B:control_2\,
            control_1 => Net_2124,
            control_0 => Net_30,
            busclk => ClockBlock_BUS_CLK);

    \motor_en_reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000010",
            clken_mode => 1)
        PORT MAP(
            control_7 => \motor_en_reg:control_7\,
            control_6 => \motor_en_reg:control_6\,
            control_5 => \motor_en_reg:control_5\,
            control_4 => \motor_en_reg:control_4\,
            control_3 => \motor_en_reg:control_3\,
            control_2 => Net_2318,
            control_1 => Net_2295,
            control_0 => Net_1398,
            busclk => ClockBlock_BUS_CLK);

    \motor_enc_2:motor_enc:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_2:re_load_pulse\,
            cs_addr_1 => \motor_enc_2:down_pulse\,
            cs_addr_0 => \motor_enc_2:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \motor_enc_2:motor_enc:u0.ce0__sig\,
            cl0 => \motor_enc_2:motor_enc:u0.cl0__sig\,
            z0 => \motor_enc_2:motor_enc:u0.z0__sig\,
            ff0 => \motor_enc_2:motor_enc:u0.ff0__sig\,
            ce1 => \motor_enc_2:motor_enc:u0.ce1__sig\,
            cl1 => \motor_enc_2:motor_enc:u0.cl1__sig\,
            z1 => \motor_enc_2:motor_enc:u0.z1__sig\,
            ff1 => \motor_enc_2:motor_enc:u0.ff1__sig\,
            co_msb => \motor_enc_2:motor_enc:u0.co_msb__sig\,
            sol_msb => \motor_enc_2:motor_enc:u0.sol_msb__sig\,
            cfbo => \motor_enc_2:motor_enc:u0.cfbo__sig\,
            sil => \motor_enc_2:motor_enc:u1.sor__sig\,
            cmsbi => \motor_enc_2:motor_enc:u1.cmsbo__sig\);

    \motor_enc_2:motor_enc:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_2:re_load_pulse\,
            cs_addr_1 => \motor_enc_2:down_pulse\,
            cs_addr_0 => \motor_enc_2:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \motor_enc_2:motor_enc:u0.ce0__sig\,
            cl0i => \motor_enc_2:motor_enc:u0.cl0__sig\,
            z0i => \motor_enc_2:motor_enc:u0.z0__sig\,
            ff0i => \motor_enc_2:motor_enc:u0.ff0__sig\,
            ce1i => \motor_enc_2:motor_enc:u0.ce1__sig\,
            cl1i => \motor_enc_2:motor_enc:u0.cl1__sig\,
            z1i => \motor_enc_2:motor_enc:u0.z1__sig\,
            ff1i => \motor_enc_2:motor_enc:u0.ff1__sig\,
            ci => \motor_enc_2:motor_enc:u0.co_msb__sig\,
            sir => \motor_enc_2:motor_enc:u0.sol_msb__sig\,
            cfbi => \motor_enc_2:motor_enc:u0.cfbo__sig\,
            sor => \motor_enc_2:motor_enc:u1.sor__sig\,
            cmsbo => \motor_enc_2:motor_enc:u1.cmsbo__sig\);

    \motor_enc_3:motor_enc:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_3:re_load_pulse\,
            cs_addr_1 => \motor_enc_3:down_pulse\,
            cs_addr_0 => \motor_enc_3:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \motor_enc_3:motor_enc:u0.ce0__sig\,
            cl0 => \motor_enc_3:motor_enc:u0.cl0__sig\,
            z0 => \motor_enc_3:motor_enc:u0.z0__sig\,
            ff0 => \motor_enc_3:motor_enc:u0.ff0__sig\,
            ce1 => \motor_enc_3:motor_enc:u0.ce1__sig\,
            cl1 => \motor_enc_3:motor_enc:u0.cl1__sig\,
            z1 => \motor_enc_3:motor_enc:u0.z1__sig\,
            ff1 => \motor_enc_3:motor_enc:u0.ff1__sig\,
            co_msb => \motor_enc_3:motor_enc:u0.co_msb__sig\,
            sol_msb => \motor_enc_3:motor_enc:u0.sol_msb__sig\,
            cfbo => \motor_enc_3:motor_enc:u0.cfbo__sig\,
            sil => \motor_enc_3:motor_enc:u1.sor__sig\,
            cmsbi => \motor_enc_3:motor_enc:u1.cmsbo__sig\);

    \motor_enc_3:motor_enc:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000001000000100000001000000010000000000000001000000000000001001000000000000100100000000000010010000000000001001000011111111000000001111111111111111000011110000000000000000000000110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => timer_clk,
            cs_addr_2 => \motor_enc_3:re_load_pulse\,
            cs_addr_1 => \motor_enc_3:down_pulse\,
            cs_addr_0 => \motor_enc_3:up_pulse\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \motor_enc_3:motor_enc:u0.ce0__sig\,
            cl0i => \motor_enc_3:motor_enc:u0.cl0__sig\,
            z0i => \motor_enc_3:motor_enc:u0.z0__sig\,
            ff0i => \motor_enc_3:motor_enc:u0.ff0__sig\,
            ce1i => \motor_enc_3:motor_enc:u0.ce1__sig\,
            cl1i => \motor_enc_3:motor_enc:u0.cl1__sig\,
            z1i => \motor_enc_3:motor_enc:u0.z1__sig\,
            ff1i => \motor_enc_3:motor_enc:u0.ff1__sig\,
            ci => \motor_enc_3:motor_enc:u0.co_msb__sig\,
            sir => \motor_enc_3:motor_enc:u0.sol_msb__sig\,
            cfbi => \motor_enc_3:motor_enc:u0.cfbo__sig\,
            sor => \motor_enc_3:motor_enc:u1.sor__sig\,
            cmsbo => \motor_enc_3:motor_enc:u1.cmsbo__sig\);

    \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000010100000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000111100000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => timer_clk,
            cs_addr_0 => \Direct_dual_8bPWM_1:tc\,
            cl0_comb => \Direct_dual_8bPWM_1:cl0\,
            z0_comb => \Direct_dual_8bPWM_1:tc\,
            cl1_comb => \Direct_dual_8bPWM_1:cl1\,
            clk_en => Net_2112,
            busclk => ClockBlock_BUS_CLK);

    \motor_contl_reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \motor_contl_reg_1:control_7\,
            control_6 => \motor_contl_reg_1:control_6\,
            control_5 => \motor_contl_reg_1:control_5\,
            control_4 => Net_2180,
            control_3 => Net_2179,
            control_2 => Net_2178,
            control_1 => Net_2177,
            control_0 => Net_2181,
            busclk => ClockBlock_BUS_CLK);

    \BMP_SW:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => Net_2200_7,
            status_6 => Net_2200_6,
            status_5 => Net_2200_5,
            status_4 => Net_2200_4,
            status_3 => Net_2200_3,
            status_2 => Net_2200_2,
            status_1 => Net_2200_1,
            status_0 => Net_2200_0);

    \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \WDT_detect_com_err:TimerUDB:control_7\,
            control_6 => \WDT_detect_com_err:TimerUDB:control_6\,
            control_5 => \WDT_detect_com_err:TimerUDB:control_5\,
            control_4 => \WDT_detect_com_err:TimerUDB:control_4\,
            control_3 => \WDT_detect_com_err:TimerUDB:control_3\,
            control_2 => \WDT_detect_com_err:TimerUDB:control_2\,
            control_1 => \WDT_detect_com_err:TimerUDB:control_1\,
            control_0 => \WDT_detect_com_err:TimerUDB:control_0\,
            clk_en => SubCycleClk__SYNC_OUT_3,
            busclk => ClockBlock_BUS_CLK);

    \WDT_detect_com_err:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \WDT_detect_com_err:TimerUDB:status_3\,
            status_2 => \WDT_detect_com_err:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \WDT_detect_com_err:TimerUDB:status_tc\,
            interrupt => Net_1982,
            clk_en => SubCycleClk__SYNC_OUT_2);

    \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \WDT_detect_com_err:TimerUDB:timer_enable\,
            cs_addr_0 => \WDT_detect_com_err:TimerUDB:per_zero\,
            clk_en => SubCycleClk__SYNC_OUT_2,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \WDT_detect_com_err:TimerUDB:timer_enable\,
            cs_addr_0 => \WDT_detect_com_err:TimerUDB:per_zero\,
            z0_comb => \WDT_detect_com_err:TimerUDB:per_zero\,
            f0_bus_stat_comb => \WDT_detect_com_err:TimerUDB:status_3\,
            f0_blk_stat_comb => \WDT_detect_com_err:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => SubCycleClk__SYNC_OUT_2,
            ce0i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \SPIM_2:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            load => open,
            enable => \SPIM_2:BSPIM:cnt_enable\,
            count_6 => \SPIM_2:BSPIM:count_6\,
            count_5 => \SPIM_2:BSPIM:count_5\,
            count_4 => \SPIM_2:BSPIM:count_4\,
            count_3 => \SPIM_2:BSPIM:count_3\,
            count_2 => \SPIM_2:BSPIM:count_2\,
            count_1 => \SPIM_2:BSPIM:count_1\,
            count_0 => \SPIM_2:BSPIM:count_0\,
            tc => \SPIM_2:BSPIM:cnt_tc\);

    \SPIM_2:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_2:BSPIM:tx_status_4\,
            status_3 => \SPIM_2:BSPIM:load_rx_data\,
            status_2 => \SPIM_2:BSPIM:tx_status_2\,
            status_1 => \SPIM_2:BSPIM:tx_status_1\,
            status_0 => \SPIM_2:BSPIM:tx_status_0\);

    \SPIM_2:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            status_6 => \SPIM_2:BSPIM:rx_status_6\,
            status_5 => \SPIM_2:BSPIM:rx_status_5\,
            status_4 => \SPIM_2:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM_2:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\,
            route_si => Net_13,
            f1_load => \SPIM_2:BSPIM:load_rx_data\,
            so_comb => \SPIM_2:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    Net_270:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_3) + (!main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_270,
            clk_en => Net_2112,
            clock_0 => timer_clk,
            main_0 => Net_1217,
            main_1 => Net_1235,
            main_2 => Net_1213,
            main_3 => \Direct_dual_8bPWM_0:cl0\);

    Net_288:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_3) + (!main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_288,
            clk_en => Net_2112,
            clock_0 => timer_clk,
            main_0 => Net_1217,
            main_1 => Net_1234,
            main_2 => Net_1216,
            main_3 => \Direct_dual_8bPWM_0:cl1\);

    Net_1274:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_1274,
            clk_en => Net_2112,
            clock_0 => timer_clk,
            main_0 => Net_1217,
            main_1 => Net_1234,
            main_2 => Net_1216,
            main_3 => \Direct_dual_8bPWM_0:cl1\);

    Net_1271:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_1271,
            clk_en => Net_2112,
            clock_0 => timer_clk,
            main_0 => Net_1217,
            main_1 => Net_1235,
            main_2 => Net_1213,
            main_3 => \Direct_dual_8bPWM_0:cl0\);

    \motor_enc_0:a1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:a1\,
            clock_0 => timer_clk,
            main_0 => Net_2322_SYNCOUT);

    \motor_enc_0:a2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:a2\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:a1\);

    \motor_enc_0:a3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:a3\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:a2\);

    \motor_enc_0:a_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:a_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:a1\,
            main_1 => \motor_enc_0:a2\,
            main_2 => \motor_enc_0:a3\,
            main_3 => \motor_enc_0:a_sync\);

    \motor_enc_0:b1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:b1\,
            clock_0 => timer_clk,
            main_0 => Net_535_SYNCOUT);

    \motor_enc_0:b2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:b2\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:b1\);

    \motor_enc_0:b3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:b3\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:b2\);

    \motor_enc_0:b_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:b_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:b1\,
            main_1 => \motor_enc_0:b2\,
            main_2 => \motor_enc_0:b3\,
            main_3 => \motor_enc_0:b_sync\);

    \motor_enc_0:re_load1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:re_load1\,
            clock_0 => timer_clk,
            main_0 => cycle_start_sig);

    \motor_enc_0:re_load2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:re_load2\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\);

    \motor_enc_0:re_load_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:re_load_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_0:re_load_sync\);

    \motor_enc_0:up_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:up_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:a_sync\,
            main_1 => \motor_enc_0:a_sync_c\,
            main_2 => \motor_enc_0:b_sync\,
            main_3 => \motor_enc_0:b_sync_c\);

    \motor_enc_0:down_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:down_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:a_sync\,
            main_1 => \motor_enc_0:a_sync_c\,
            main_2 => \motor_enc_0:b_sync\,
            main_3 => \motor_enc_0:b_sync_c\);

    \motor_enc_0:re_load_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_0:re_load_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_0:re_load_sync\);

    \motor_enc_1:a1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:a1\,
            clock_0 => timer_clk,
            main_0 => Net_2326_SYNCOUT);

    \motor_enc_1:a2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:a2\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:a1\);

    \motor_enc_1:a3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:a3\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:a2\);

    \motor_enc_1:a_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:a_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:a1\,
            main_1 => \motor_enc_1:a2\,
            main_2 => \motor_enc_1:a3\,
            main_3 => \motor_enc_1:a_sync\);

    \motor_enc_1:b1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:b1\,
            clock_0 => timer_clk,
            main_0 => Net_2327_SYNCOUT);

    \motor_enc_1:b2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:b2\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:b1\);

    \motor_enc_1:b3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:b3\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:b2\);

    \motor_enc_1:b_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:b_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:b1\,
            main_1 => \motor_enc_1:b2\,
            main_2 => \motor_enc_1:b3\,
            main_3 => \motor_enc_1:b_sync\);

    \motor_enc_1:re_load_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:re_load_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_1:re_load_sync\);

    \motor_enc_1:up_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:up_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:a_sync\,
            main_1 => \motor_enc_1:a_sync_c\,
            main_2 => \motor_enc_1:b_sync\,
            main_3 => \motor_enc_1:b_sync_c\);

    \motor_enc_1:down_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:down_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_1:a_sync\,
            main_1 => \motor_enc_1:a_sync_c\,
            main_2 => \motor_enc_1:b_sync\,
            main_3 => \motor_enc_1:b_sync_c\);

    \motor_enc_1:re_load_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_1:re_load_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_1:re_load_sync\);

    Net_2112:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2112,
            clock_0 => timer_clk,
            main_0 => \Timer_PWM:TimerUDB:control_7\,
            main_1 => \Timer_PWM:TimerUDB:per_zero\);

    Net_2134:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2) + (!main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_2134,
            clk_en => Net_2112,
            clock_0 => timer_clk,
            main_0 => Net_1217,
            main_1 => Net_1235,
            main_2 => Net_1213,
            main_3 => \Direct_dual_8bPWM_0:cl0\);

    Net_2135:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2) + (!main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_2135,
            clk_en => Net_2112,
            clock_0 => timer_clk,
            main_0 => Net_1217,
            main_1 => Net_1234,
            main_2 => Net_1216,
            main_3 => \Direct_dual_8bPWM_0:cl1\);

    cycle_start_sig:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => cycle_start_sig,
            clk_en => SubCycleClk__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Timer_cycle:TimerUDB:control_7\,
            main_1 => \Timer_cycle:TimerUDB:per_zero\);

    Net_2494:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2) + (!main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2494,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => Net_2494,
            main_1 => \SPIM_2:BSPIM:state_2\,
            main_2 => \SPIM_2:BSPIM:state_1\,
            main_3 => \SPIM_2:BSPIM:state_0\);

    Net_2499:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2) + (!main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2499,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => Net_2499,
            main_1 => \SPIM_1:BSPIM:state_2\,
            main_2 => \SPIM_1:BSPIM:state_1\,
            main_3 => \SPIM_1:BSPIM:state_0\);

    Net_2521:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_2 * !main_3) + (!main_1 * main_2 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2521,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => Net_2521,
            main_1 => \SPIM_1:BSPIM:state_2\,
            main_2 => \SPIM_1:BSPIM:state_1\,
            main_3 => \SPIM_1:BSPIM:state_0\,
            main_4 => \SPIM_1:BSPIM:mosi_from_dp\);

    \SPIM_1:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_2\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\);

    \SPIM_1:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (main_0 * main_1) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_1\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\);

    \SPIM_1:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_2) + (!main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_0\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\);

    \SPIM_1:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_cond\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:load_cond\);

    \SPIM_1:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_8) + (!main_0 * !main_1 * main_2 * !main_8) + (main_0 * main_1 * main_8) + (main_0 * main_2 * main_8) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:cnt_enable\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:cnt_enable\);

    Net_2506:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2506,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \motor_enc_2:a2\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:a2\,
            clock_0 => timer_clk);

    \motor_enc_2:a3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:a3\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_2:a2\);

    \motor_enc_2:a_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:a_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_2:a_sync\);

    \motor_enc_2:b_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:b_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_2:b_sync\);

    \motor_enc_2:re_load_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:re_load_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_2:re_load_sync\);

    \motor_enc_2:up_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:up_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_2:a_sync\,
            main_1 => \motor_enc_2:a_sync_c\,
            main_2 => \motor_enc_2:b_sync\,
            main_3 => \motor_enc_2:b_sync_c\);

    \motor_enc_2:down_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:down_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_2:a_sync\,
            main_1 => \motor_enc_2:a_sync_c\,
            main_2 => \motor_enc_2:b_sync\,
            main_3 => \motor_enc_2:b_sync_c\);

    \motor_enc_2:re_load_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_2:re_load_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_2:re_load_sync\);

    \motor_enc_3:a_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:a_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_3:a_sync\);

    \motor_enc_3:b_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:b_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_2:a2\,
            main_1 => \motor_enc_2:a3\,
            main_2 => \motor_enc_3:b_sync\);

    \motor_enc_3:re_load_sync\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:re_load_sync\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_3:re_load_sync\);

    \motor_enc_3:up_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:up_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_3:a_sync\,
            main_1 => \motor_enc_3:a_sync_c\,
            main_2 => \motor_enc_3:b_sync\,
            main_3 => \motor_enc_3:b_sync_c\);

    \motor_enc_3:down_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:down_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_3:a_sync\,
            main_1 => \motor_enc_3:a_sync_c\,
            main_2 => \motor_enc_3:b_sync\,
            main_3 => \motor_enc_3:b_sync_c\);

    \motor_enc_3:re_load_pulse\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motor_enc_3:re_load_pulse\,
            clock_0 => timer_clk,
            main_0 => \motor_enc_0:re_load1\,
            main_1 => \motor_enc_0:re_load2\,
            main_2 => \motor_enc_3:re_load_sync\);

    Net_2339:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_1 * !main_2 * !main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_2339,
            clk_en => Net_2112,
            clock_0 => timer_clk,
            main_0 => Net_2181,
            main_1 => \Direct_dual_8bPWM_1:cl0\,
            main_2 => Net_2177,
            main_3 => Net_2178);

    \WDT_detect_com_err:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \WDT_detect_com_err:TimerUDB:run_mode\,
            clk_en => SubCycleClk__SYNC_OUT_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \WDT_detect_com_err:TimerUDB:control_7\);

    \WDT_detect_com_err:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_4) + (main_0 * !main_2 * !main_4) + (main_0 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \WDT_detect_com_err:TimerUDB:timer_enable\,
            clk_en => SubCycleClk__SYNC_OUT_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \WDT_detect_com_err:TimerUDB:control_7\,
            main_1 => \WDT_detect_com_err:TimerUDB:timer_enable\,
            main_2 => \WDT_detect_com_err:TimerUDB:run_mode\,
            main_3 => \WDT_detect_com_err:TimerUDB:per_zero\,
            main_4 => \WDT_detect_com_err:TimerUDB:trig_disable\);

    \WDT_detect_com_err:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \WDT_detect_com_err:TimerUDB:trig_disable\,
            clk_en => SubCycleClk__SYNC_OUT_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \WDT_detect_com_err:TimerUDB:timer_enable\,
            main_1 => \WDT_detect_com_err:TimerUDB:run_mode\,
            main_2 => \WDT_detect_com_err:TimerUDB:per_zero\,
            main_3 => \WDT_detect_com_err:TimerUDB:trig_disable\);

    Net_2505:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3) + (main_0 * main_1 * !main_2 * !main_3) + (!main_1 * main_2 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2505,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => Net_2505,
            main_1 => \SPIM_2:BSPIM:state_2\,
            main_2 => \SPIM_2:BSPIM:state_1\,
            main_3 => \SPIM_2:BSPIM:state_0\,
            main_4 => \SPIM_2:BSPIM:mosi_from_dp\);

    \SPIM_2:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_2\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\);

    \SPIM_2:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8) + (main_0 * main_1) + (main_0 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_1\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\);

    \SPIM_2:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_2) + (!main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_0\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\);

    \SPIM_2:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:load_cond\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:load_cond\);

    \SPIM_2:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_8) + (!main_0 * !main_1 * main_2 * !main_8) + (main_0 * main_1 * main_8) + (main_0 * main_2 * main_8) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:cnt_enable\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:cnt_enable\);

    Net_2522:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2522,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\);

END __DEFAULT__;
