
STM32-Alarm-Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007250  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080073e0  080073e0  000173e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007490  08007490  00020118  2**0
                  CONTENTS
  4 .ARM          00000008  08007490  08007490  00017490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007498  08007498  00020118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007498  08007498  00017498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800749c  0800749c  0001749c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  080074a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000118  080075b8  00020118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f0  080075b8  000203f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee54  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001da1  00000000  00000000  0002ef9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  00030d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e8  00000000  00000000  000317a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020ced  00000000  00000000  00032190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d53d  00000000  00000000  00052e7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5d4a  00000000  00000000  000603ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00126104  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eac  00000000  00000000  00126158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000118 	.word	0x20000118
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080073c8 	.word	0x080073c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000011c 	.word	0x2000011c
 80001cc:	080073c8 	.word	0x080073c8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <RTC_INIT_TIME>:

/* variables -----------------------------------------------------------------*/

/* funtions -----------------------------------------------------------------*/
void RTC_INIT_TIME(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
	RTC_map.seconds_reg = TIME_SECONDS_REG;
 800059c:	4b1a      	ldr	r3, [pc, #104]	; (8000608 <RTC_INIT_TIME+0x70>)
 800059e:	2200      	movs	r2, #0
 80005a0:	701a      	strb	r2, [r3, #0]
	RTC_map.minutes_reg = TIME_MINUTES_REG;
 80005a2:	4b19      	ldr	r3, [pc, #100]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	705a      	strb	r2, [r3, #1]
	RTC_map.hours_reg   = TIME_HOURS_REG;
 80005a8:	4b17      	ldr	r3, [pc, #92]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005aa:	2202      	movs	r2, #2
 80005ac:	709a      	strb	r2, [r3, #2]
	RTC_map.day_reg     = TIME_DAY_REG;
 80005ae:	4b16      	ldr	r3, [pc, #88]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005b0:	2203      	movs	r2, #3
 80005b2:	70da      	strb	r2, [r3, #3]
	RTC_map.date_reg    = TIME_DATE_REG;
 80005b4:	4b14      	ldr	r3, [pc, #80]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005b6:	2204      	movs	r2, #4
 80005b8:	711a      	strb	r2, [r3, #4]
	RTC_map.month_reg 	= TIME_MONTH_REG;
 80005ba:	4b13      	ldr	r3, [pc, #76]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005bc:	2205      	movs	r2, #5
 80005be:	715a      	strb	r2, [r3, #5]
	RTC_map.year_reg 	= TIME_YEAR_REG;
 80005c0:	4b11      	ldr	r3, [pc, #68]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005c2:	2206      	movs	r2, #6
 80005c4:	719a      	strb	r2, [r3, #6]
	RTC_map.A1s_reg		= ALARM1_SECONDS_REG;
 80005c6:	4b10      	ldr	r3, [pc, #64]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005c8:	2207      	movs	r2, #7
 80005ca:	71da      	strb	r2, [r3, #7]
	RTC_map.A1m_reg		= ALARM1_MINUTES_REG;
 80005cc:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005ce:	2208      	movs	r2, #8
 80005d0:	721a      	strb	r2, [r3, #8]
	RTC_map.A1h_reg		= ALARM1_HOURS_REG;
 80005d2:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005d4:	2209      	movs	r2, #9
 80005d6:	725a      	strb	r2, [r3, #9]
	RTC_map.A1dd_reg	= ALARM1_DAY_DATE_REG;
 80005d8:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005da:	220a      	movs	r2, #10
 80005dc:	729a      	strb	r2, [r3, #10]
	RTC_map.A2m_reg		= ALARM2_MINUTES_REG;
 80005de:	4b0a      	ldr	r3, [pc, #40]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005e0:	220b      	movs	r2, #11
 80005e2:	72da      	strb	r2, [r3, #11]
	RTC_map.A2h_reg		= ALARM2_HOURS_REG;
 80005e4:	4b08      	ldr	r3, [pc, #32]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005e6:	220c      	movs	r2, #12
 80005e8:	731a      	strb	r2, [r3, #12]
	RTC_map.A2dd_reg	= ALARM2_DAY_DATE_REG;
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005ec:	220d      	movs	r2, #13
 80005ee:	735a      	strb	r2, [r3, #13]
	RTC_map.control_reg	= CONTROL_REG;
 80005f0:	4b05      	ldr	r3, [pc, #20]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005f2:	220e      	movs	r2, #14
 80005f4:	739a      	strb	r2, [r3, #14]
	RTC_map.status_reg	= STATUS_REG;
 80005f6:	4b04      	ldr	r3, [pc, #16]	; (8000608 <RTC_INIT_TIME+0x70>)
 80005f8:	220f      	movs	r2, #15
 80005fa:	73da      	strb	r2, [r3, #15]
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	20000264 	.word	0x20000264

0800060c <RTC_Write>:

void RTC_Write(uint8_t reg, uint8_t data)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af02      	add	r7, sp, #8
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	4613      	mov	r3, r2
 800061a:	71bb      	strb	r3, [r7, #6]
	  static uint8_t payload[2];
	  payload[0] = reg;
 800061c:	4a0a      	ldr	r2, [pc, #40]	; (8000648 <RTC_Write+0x3c>)
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	7013      	strb	r3, [r2, #0]
	  payload[1] = data;
 8000622:	4a09      	ldr	r2, [pc, #36]	; (8000648 <RTC_Write+0x3c>)
 8000624:	79bb      	ldrb	r3, [r7, #6]
 8000626:	7053      	strb	r3, [r2, #1]
	  HAL_I2C_Master_Transmit(&hi2c1,RTC_ADDRESS,payload,2,10);
 8000628:	230a      	movs	r3, #10
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2302      	movs	r3, #2
 800062e:	4a06      	ldr	r2, [pc, #24]	; (8000648 <RTC_Write+0x3c>)
 8000630:	21d0      	movs	r1, #208	; 0xd0
 8000632:	4806      	ldr	r0, [pc, #24]	; (800064c <RTC_Write+0x40>)
 8000634:	f002 f9ac 	bl	8002990 <HAL_I2C_Master_Transmit>
	  HAL_Delay(30);
 8000638:	201e      	movs	r0, #30
 800063a:	f001 f939 	bl	80018b0 <HAL_Delay>
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000138 	.word	0x20000138
 800064c:	200001c8 	.word	0x200001c8

08000650 <RTC_Read>:

void RTC_Read(uint8_t* p_reg, uint8_t *p_data)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af02      	add	r7, sp, #8
 8000656:	6078      	str	r0, [r7, #4]
 8000658:	6039      	str	r1, [r7, #0]
	//Ask slave to read data from register
	HAL_I2C_Master_Transmit(&hi2c1,RTC_ADDRESS+1,p_reg,1,10);
 800065a:	230a      	movs	r3, #10
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2301      	movs	r3, #1
 8000660:	687a      	ldr	r2, [r7, #4]
 8000662:	21d1      	movs	r1, #209	; 0xd1
 8000664:	4808      	ldr	r0, [pc, #32]	; (8000688 <RTC_Read+0x38>)
 8000666:	f002 f993 	bl	8002990 <HAL_I2C_Master_Transmit>
	//Store data
	HAL_I2C_Master_Receive(&hi2c1,RTC_ADDRESS,p_data,1,10);
 800066a:	230a      	movs	r3, #10
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	683a      	ldr	r2, [r7, #0]
 8000672:	21d0      	movs	r1, #208	; 0xd0
 8000674:	4804      	ldr	r0, [pc, #16]	; (8000688 <RTC_Read+0x38>)
 8000676:	f002 fa89 	bl	8002b8c <HAL_I2C_Master_Receive>
	HAL_Delay(30);
 800067a:	201e      	movs	r0, #30
 800067c:	f001 f918 	bl	80018b0 <HAL_Delay>
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	200001c8 	.word	0x200001c8

0800068c <RTC_Enable_Alarm_IT>:

void RTC_Enable_Alarm_IT(uint8_t alarm)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	71fb      	strb	r3, [r7, #7]
	RTC_Read(&RTC_map.control_reg, (&RTC_mem.byte) +  RTC_map.control_reg);
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <RTC_Enable_Alarm_IT+0x64>)
 8000698:	7b9b      	ldrb	r3, [r3, #14]
 800069a:	461a      	mov	r2, r3
 800069c:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <RTC_Enable_Alarm_IT+0x68>)
 800069e:	4413      	add	r3, r2
 80006a0:	4619      	mov	r1, r3
 80006a2:	4815      	ldr	r0, [pc, #84]	; (80006f8 <RTC_Enable_Alarm_IT+0x6c>)
 80006a4:	f7ff ffd4 	bl	8000650 <RTC_Read>
	//Enable Alarm 1 interrupt
	if(alarm == 1)
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d108      	bne.n	80006c0 <RTC_Enable_Alarm_IT+0x34>
	{
		RTC_mem.mem.control_A1IE = 0x01;
 80006ae:	4a11      	ldr	r2, [pc, #68]	; (80006f4 <RTC_Enable_Alarm_IT+0x68>)
 80006b0:	7b93      	ldrb	r3, [r2, #14]
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	7393      	strb	r3, [r2, #14]
		RTC_map.b_alarm1_set = true;
 80006b8:	4b0d      	ldr	r3, [pc, #52]	; (80006f0 <RTC_Enable_Alarm_IT+0x64>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	749a      	strb	r2, [r3, #18]
 80006be:	e007      	b.n	80006d0 <RTC_Enable_Alarm_IT+0x44>
	}
	//Enable Alarm 2 interrupt
	else
	{
		RTC_mem.mem.control_A2IE = 0x01;
 80006c0:	4a0c      	ldr	r2, [pc, #48]	; (80006f4 <RTC_Enable_Alarm_IT+0x68>)
 80006c2:	7b93      	ldrb	r3, [r2, #14]
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	7393      	strb	r3, [r2, #14]
		RTC_map.b_alarm2_set = true;
 80006ca:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <RTC_Enable_Alarm_IT+0x64>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	74da      	strb	r2, [r3, #19]
	}



	RTC_Write(RTC_map.control_reg, (&RTC_mem.byte)[RTC_map.control_reg]);
 80006d0:	4b07      	ldr	r3, [pc, #28]	; (80006f0 <RTC_Enable_Alarm_IT+0x64>)
 80006d2:	7b9a      	ldrb	r2, [r3, #14]
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <RTC_Enable_Alarm_IT+0x64>)
 80006d6:	7b9b      	ldrb	r3, [r3, #14]
 80006d8:	4619      	mov	r1, r3
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <RTC_Enable_Alarm_IT+0x68>)
 80006dc:	440b      	add	r3, r1
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	4619      	mov	r1, r3
 80006e2:	4610      	mov	r0, r2
 80006e4:	f7ff ff92 	bl	800060c <RTC_Write>
}
 80006e8:	bf00      	nop
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000264 	.word	0x20000264
 80006f4:	20000184 	.word	0x20000184
 80006f8:	20000272 	.word	0x20000272

080006fc <RTC_Clear_Alarm_IT>:

void RTC_Clear_Alarm_IT(uint8_t alarm)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	71fb      	strb	r3, [r7, #7]
	RTC_Read(&RTC_map.status_reg, (&RTC_mem.byte) + RTC_map.status_reg);
 8000706:	4b2b      	ldr	r3, [pc, #172]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 8000708:	7bdb      	ldrb	r3, [r3, #15]
 800070a:	461a      	mov	r2, r3
 800070c:	4b2a      	ldr	r3, [pc, #168]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 800070e:	4413      	add	r3, r2
 8000710:	4619      	mov	r1, r3
 8000712:	482a      	ldr	r0, [pc, #168]	; (80007bc <RTC_Clear_Alarm_IT+0xc0>)
 8000714:	f7ff ff9c 	bl	8000650 <RTC_Read>
	RTC_Read(&RTC_map.control_reg, (&RTC_mem.byte) +  RTC_map.control_reg);
 8000718:	4b26      	ldr	r3, [pc, #152]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 800071a:	7b9b      	ldrb	r3, [r3, #14]
 800071c:	461a      	mov	r2, r3
 800071e:	4b26      	ldr	r3, [pc, #152]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 8000720:	4413      	add	r3, r2
 8000722:	4619      	mov	r1, r3
 8000724:	4826      	ldr	r0, [pc, #152]	; (80007c0 <RTC_Clear_Alarm_IT+0xc4>)
 8000726:	f7ff ff93 	bl	8000650 <RTC_Read>

	//Clear Alarm 1 interrupt
	if(alarm == 1)
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d110      	bne.n	8000752 <RTC_Clear_Alarm_IT+0x56>
	{
		RTC_mem.mem.status_A1F = 0;
 8000730:	4a21      	ldr	r2, [pc, #132]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 8000732:	7bd3      	ldrb	r3, [r2, #15]
 8000734:	f36f 0300 	bfc	r3, #0, #1
 8000738:	73d3      	strb	r3, [r2, #15]
		RTC_mem.mem.control_A1IE = 0;
 800073a:	4a1f      	ldr	r2, [pc, #124]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 800073c:	7b93      	ldrb	r3, [r2, #14]
 800073e:	f36f 0300 	bfc	r3, #0, #1
 8000742:	7393      	strb	r3, [r2, #14]
		RTC_map.b_alarm1_triggered = false;
 8000744:	4b1b      	ldr	r3, [pc, #108]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 8000746:	2200      	movs	r2, #0
 8000748:	741a      	strb	r2, [r3, #16]

		RTC_map.b_alarm1_set = false;
 800074a:	4b1a      	ldr	r3, [pc, #104]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 800074c:	2200      	movs	r2, #0
 800074e:	749a      	strb	r2, [r3, #18]
 8000750:	e00f      	b.n	8000772 <RTC_Clear_Alarm_IT+0x76>
	}
	//Clear Alarm 2 interrupt
	else
	{
		RTC_mem.mem.status_A2F = 0;
 8000752:	4a19      	ldr	r2, [pc, #100]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 8000754:	7bd3      	ldrb	r3, [r2, #15]
 8000756:	f36f 0341 	bfc	r3, #1, #1
 800075a:	73d3      	strb	r3, [r2, #15]
		RTC_mem.mem.control_A2IE = 0;
 800075c:	4a16      	ldr	r2, [pc, #88]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 800075e:	7b93      	ldrb	r3, [r2, #14]
 8000760:	f36f 0341 	bfc	r3, #1, #1
 8000764:	7393      	strb	r3, [r2, #14]
		RTC_map.b_alarm2_triggered = false;
 8000766:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 8000768:	2200      	movs	r2, #0
 800076a:	745a      	strb	r2, [r3, #17]

		RTC_map.b_alarm2_set = false;
 800076c:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 800076e:	2200      	movs	r2, #0
 8000770:	74da      	strb	r2, [r3, #19]
	}

	RTC_Write(RTC_map.control_reg, (&RTC_mem.byte)[RTC_map.control_reg]);
 8000772:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 8000774:	7b9a      	ldrb	r2, [r3, #14]
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 8000778:	7b9b      	ldrb	r3, [r3, #14]
 800077a:	4619      	mov	r1, r3
 800077c:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 800077e:	440b      	add	r3, r1
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	4619      	mov	r1, r3
 8000784:	4610      	mov	r0, r2
 8000786:	f7ff ff41 	bl	800060c <RTC_Write>
	RTC_Write(RTC_map.status_reg, (&RTC_mem.byte)[RTC_map.status_reg]);
 800078a:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 800078c:	7bda      	ldrb	r2, [r3, #15]
 800078e:	4b09      	ldr	r3, [pc, #36]	; (80007b4 <RTC_Clear_Alarm_IT+0xb8>)
 8000790:	7bdb      	ldrb	r3, [r3, #15]
 8000792:	4619      	mov	r1, r3
 8000794:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <RTC_Clear_Alarm_IT+0xbc>)
 8000796:	440b      	add	r3, r1
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	4619      	mov	r1, r3
 800079c:	4610      	mov	r0, r2
 800079e:	f7ff ff35 	bl	800060c <RTC_Write>
	HAL_Delay(500);
 80007a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a6:	f001 f883 	bl	80018b0 <HAL_Delay>
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000264 	.word	0x20000264
 80007b8:	20000184 	.word	0x20000184
 80007bc:	20000273 	.word	0x20000273
 80007c0:	20000272 	.word	0x20000272

080007c4 <RTC_Display_Time>:

void RTC_Display_Time(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af02      	add	r7, sp, #8
	static uint8_t seconds, minutes, hours, day;
	RTC_Read(&RTC_map.seconds_reg, (&RTC_mem.byte) + RTC_map.seconds_reg);
 80007ca:	4b42      	ldr	r3, [pc, #264]	; (80008d4 <RTC_Display_Time+0x110>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b41      	ldr	r3, [pc, #260]	; (80008d8 <RTC_Display_Time+0x114>)
 80007d2:	4413      	add	r3, r2
 80007d4:	4619      	mov	r1, r3
 80007d6:	483f      	ldr	r0, [pc, #252]	; (80008d4 <RTC_Display_Time+0x110>)
 80007d8:	f7ff ff3a 	bl	8000650 <RTC_Read>
	RTC_Read(&RTC_map.minutes_reg, (&RTC_mem.byte) + RTC_map.minutes_reg);
 80007dc:	4b3d      	ldr	r3, [pc, #244]	; (80008d4 <RTC_Display_Time+0x110>)
 80007de:	785b      	ldrb	r3, [r3, #1]
 80007e0:	461a      	mov	r2, r3
 80007e2:	4b3d      	ldr	r3, [pc, #244]	; (80008d8 <RTC_Display_Time+0x114>)
 80007e4:	4413      	add	r3, r2
 80007e6:	4619      	mov	r1, r3
 80007e8:	483c      	ldr	r0, [pc, #240]	; (80008dc <RTC_Display_Time+0x118>)
 80007ea:	f7ff ff31 	bl	8000650 <RTC_Read>
	RTC_Read(&RTC_map.hours_reg, (&RTC_mem.byte) + RTC_map.hours_reg);
 80007ee:	4b39      	ldr	r3, [pc, #228]	; (80008d4 <RTC_Display_Time+0x110>)
 80007f0:	789b      	ldrb	r3, [r3, #2]
 80007f2:	461a      	mov	r2, r3
 80007f4:	4b38      	ldr	r3, [pc, #224]	; (80008d8 <RTC_Display_Time+0x114>)
 80007f6:	4413      	add	r3, r2
 80007f8:	4619      	mov	r1, r3
 80007fa:	4839      	ldr	r0, [pc, #228]	; (80008e0 <RTC_Display_Time+0x11c>)
 80007fc:	f7ff ff28 	bl	8000650 <RTC_Read>
	RTC_Read(&RTC_map.day_reg, (&RTC_mem.byte) + RTC_map.day_reg);
 8000800:	4b34      	ldr	r3, [pc, #208]	; (80008d4 <RTC_Display_Time+0x110>)
 8000802:	78db      	ldrb	r3, [r3, #3]
 8000804:	461a      	mov	r2, r3
 8000806:	4b34      	ldr	r3, [pc, #208]	; (80008d8 <RTC_Display_Time+0x114>)
 8000808:	4413      	add	r3, r2
 800080a:	4619      	mov	r1, r3
 800080c:	4835      	ldr	r0, [pc, #212]	; (80008e4 <RTC_Display_Time+0x120>)
 800080e:	f7ff ff1f 	bl	8000650 <RTC_Read>

	seconds = (&RTC_mem.byte)[RTC_map.seconds_reg];
 8000812:	4b30      	ldr	r3, [pc, #192]	; (80008d4 <RTC_Display_Time+0x110>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	461a      	mov	r2, r3
 8000818:	4b2f      	ldr	r3, [pc, #188]	; (80008d8 <RTC_Display_Time+0x114>)
 800081a:	4413      	add	r3, r2
 800081c:	781a      	ldrb	r2, [r3, #0]
 800081e:	4b32      	ldr	r3, [pc, #200]	; (80008e8 <RTC_Display_Time+0x124>)
 8000820:	701a      	strb	r2, [r3, #0]
	minutes = (&RTC_mem.byte)[RTC_map.minutes_reg];
 8000822:	4b2c      	ldr	r3, [pc, #176]	; (80008d4 <RTC_Display_Time+0x110>)
 8000824:	785b      	ldrb	r3, [r3, #1]
 8000826:	461a      	mov	r2, r3
 8000828:	4b2b      	ldr	r3, [pc, #172]	; (80008d8 <RTC_Display_Time+0x114>)
 800082a:	4413      	add	r3, r2
 800082c:	781a      	ldrb	r2, [r3, #0]
 800082e:	4b2f      	ldr	r3, [pc, #188]	; (80008ec <RTC_Display_Time+0x128>)
 8000830:	701a      	strb	r2, [r3, #0]
	hours   = RTC_mem.mem.hours_10s + RTC_mem.mem.hours_1s;
 8000832:	4b29      	ldr	r3, [pc, #164]	; (80008d8 <RTC_Display_Time+0x114>)
 8000834:	789b      	ldrb	r3, [r3, #2]
 8000836:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800083a:	b2db      	uxtb	r3, r3
 800083c:	461a      	mov	r2, r3
 800083e:	4b26      	ldr	r3, [pc, #152]	; (80008d8 <RTC_Display_Time+0x114>)
 8000840:	789b      	ldrb	r3, [r3, #2]
 8000842:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000846:	b2db      	uxtb	r3, r3
 8000848:	4413      	add	r3, r2
 800084a:	b2da      	uxtb	r2, r3
 800084c:	4b28      	ldr	r3, [pc, #160]	; (80008f0 <RTC_Display_Time+0x12c>)
 800084e:	701a      	strb	r2, [r3, #0]
	day     = (&RTC_mem.byte)[RTC_map.day_reg];
 8000850:	4b20      	ldr	r3, [pc, #128]	; (80008d4 <RTC_Display_Time+0x110>)
 8000852:	78db      	ldrb	r3, [r3, #3]
 8000854:	461a      	mov	r2, r3
 8000856:	4b20      	ldr	r3, [pc, #128]	; (80008d8 <RTC_Display_Time+0x114>)
 8000858:	4413      	add	r3, r2
 800085a:	781a      	ldrb	r2, [r3, #0]
 800085c:	4b25      	ldr	r3, [pc, #148]	; (80008f4 <RTC_Display_Time+0x130>)
 800085e:	701a      	strb	r2, [r3, #0]

	if(last_second != seconds || last_minute != minutes || last_hour != hours)
 8000860:	4b25      	ldr	r3, [pc, #148]	; (80008f8 <RTC_Display_Time+0x134>)
 8000862:	781a      	ldrb	r2, [r3, #0]
 8000864:	4b20      	ldr	r3, [pc, #128]	; (80008e8 <RTC_Display_Time+0x124>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	429a      	cmp	r2, r3
 800086a:	d10b      	bne.n	8000884 <RTC_Display_Time+0xc0>
 800086c:	4b23      	ldr	r3, [pc, #140]	; (80008fc <RTC_Display_Time+0x138>)
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	4b1e      	ldr	r3, [pc, #120]	; (80008ec <RTC_Display_Time+0x128>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	429a      	cmp	r2, r3
 8000876:	d105      	bne.n	8000884 <RTC_Display_Time+0xc0>
 8000878:	4b21      	ldr	r3, [pc, #132]	; (8000900 <RTC_Display_Time+0x13c>)
 800087a:	781a      	ldrb	r2, [r3, #0]
 800087c:	4b1c      	ldr	r3, [pc, #112]	; (80008f0 <RTC_Display_Time+0x12c>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	429a      	cmp	r2, r3
 8000882:	d017      	beq.n	80008b4 <RTC_Display_Time+0xf0>
	{
		sprintf(txData, "%x:%x:%x\n",hours, minutes, seconds);
 8000884:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <RTC_Display_Time+0x12c>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	461a      	mov	r2, r3
 800088a:	4b18      	ldr	r3, [pc, #96]	; (80008ec <RTC_Display_Time+0x128>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	4619      	mov	r1, r3
 8000890:	4b15      	ldr	r3, [pc, #84]	; (80008e8 <RTC_Display_Time+0x124>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	9300      	str	r3, [sp, #0]
 8000896:	460b      	mov	r3, r1
 8000898:	491a      	ldr	r1, [pc, #104]	; (8000904 <RTC_Display_Time+0x140>)
 800089a:	481b      	ldr	r0, [pc, #108]	; (8000908 <RTC_Display_Time+0x144>)
 800089c:	f006 f966 	bl	8006b6c <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*) txData,strlen(txData), 10);
 80008a0:	4819      	ldr	r0, [pc, #100]	; (8000908 <RTC_Display_Time+0x144>)
 80008a2:	f7ff fc9f 	bl	80001e4 <strlen>
 80008a6:	4603      	mov	r3, r0
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	230a      	movs	r3, #10
 80008ac:	4916      	ldr	r1, [pc, #88]	; (8000908 <RTC_Display_Time+0x144>)
 80008ae:	4817      	ldr	r0, [pc, #92]	; (800090c <RTC_Display_Time+0x148>)
 80008b0:	f005 f825 	bl	80058fe <HAL_UART_Transmit>
	}
	last_second = seconds;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <RTC_Display_Time+0x124>)
 80008b6:	781a      	ldrb	r2, [r3, #0]
 80008b8:	4b0f      	ldr	r3, [pc, #60]	; (80008f8 <RTC_Display_Time+0x134>)
 80008ba:	701a      	strb	r2, [r3, #0]
	last_minute = minutes;
 80008bc:	4b0b      	ldr	r3, [pc, #44]	; (80008ec <RTC_Display_Time+0x128>)
 80008be:	781a      	ldrb	r2, [r3, #0]
 80008c0:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <RTC_Display_Time+0x138>)
 80008c2:	701a      	strb	r2, [r3, #0]
	last_hour	= hours;
 80008c4:	4b0a      	ldr	r3, [pc, #40]	; (80008f0 <RTC_Display_Time+0x12c>)
 80008c6:	781a      	ldrb	r2, [r3, #0]
 80008c8:	4b0d      	ldr	r3, [pc, #52]	; (8000900 <RTC_Display_Time+0x13c>)
 80008ca:	701a      	strb	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000264 	.word	0x20000264
 80008d8:	20000184 	.word	0x20000184
 80008dc:	20000265 	.word	0x20000265
 80008e0:	20000266 	.word	0x20000266
 80008e4:	20000267 	.word	0x20000267
 80008e8:	2000013a 	.word	0x2000013a
 80008ec:	2000013b 	.word	0x2000013b
 80008f0:	2000013c 	.word	0x2000013c
 80008f4:	2000013d 	.word	0x2000013d
 80008f8:	20000134 	.word	0x20000134
 80008fc:	20000135 	.word	0x20000135
 8000900:	20000136 	.word	0x20000136
 8000904:	080073e0 	.word	0x080073e0
 8000908:	20000194 	.word	0x20000194
 800090c:	20000220 	.word	0x20000220

08000910 <RTC_Set_Time>:
	(&RTC_mem.byte)[RTC_map.hours_reg] = hours;
	RTC_Write(RTC_map.hours_reg, hours);
}

void RTC_Set_Time(uint8_t hours, uint8_t minutes, uint8_t seconds)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
 800091a:	460b      	mov	r3, r1
 800091c:	71bb      	strb	r3, [r7, #6]
 800091e:	4613      	mov	r3, r2
 8000920:	717b      	strb	r3, [r7, #5]
	(&RTC_mem.byte)[RTC_map.seconds_reg] = seconds;
 8000922:	4b17      	ldr	r3, [pc, #92]	; (8000980 <RTC_Set_Time+0x70>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	461a      	mov	r2, r3
 8000928:	4b16      	ldr	r3, [pc, #88]	; (8000984 <RTC_Set_Time+0x74>)
 800092a:	4413      	add	r3, r2
 800092c:	797a      	ldrb	r2, [r7, #5]
 800092e:	701a      	strb	r2, [r3, #0]
	(&RTC_mem.byte)[RTC_map.minutes_reg] = minutes;
 8000930:	4b13      	ldr	r3, [pc, #76]	; (8000980 <RTC_Set_Time+0x70>)
 8000932:	785b      	ldrb	r3, [r3, #1]
 8000934:	461a      	mov	r2, r3
 8000936:	4b13      	ldr	r3, [pc, #76]	; (8000984 <RTC_Set_Time+0x74>)
 8000938:	4413      	add	r3, r2
 800093a:	79ba      	ldrb	r2, [r7, #6]
 800093c:	701a      	strb	r2, [r3, #0]
	(&RTC_mem.byte)[RTC_map.hours_reg]   = hours;
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <RTC_Set_Time+0x70>)
 8000940:	789b      	ldrb	r3, [r3, #2]
 8000942:	461a      	mov	r2, r3
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <RTC_Set_Time+0x74>)
 8000946:	4413      	add	r3, r2
 8000948:	79fa      	ldrb	r2, [r7, #7]
 800094a:	701a      	strb	r2, [r3, #0]

	RTC_Write(RTC_map.seconds_reg, seconds);
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <RTC_Set_Time+0x70>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	797a      	ldrb	r2, [r7, #5]
 8000952:	4611      	mov	r1, r2
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff fe59 	bl	800060c <RTC_Write>
	RTC_Write(RTC_map.minutes_reg, minutes);
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <RTC_Set_Time+0x70>)
 800095c:	785b      	ldrb	r3, [r3, #1]
 800095e:	79ba      	ldrb	r2, [r7, #6]
 8000960:	4611      	mov	r1, r2
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff fe52 	bl	800060c <RTC_Write>
	RTC_Write(RTC_map.hours_reg, hours);
 8000968:	4b05      	ldr	r3, [pc, #20]	; (8000980 <RTC_Set_Time+0x70>)
 800096a:	789b      	ldrb	r3, [r3, #2]
 800096c:	79fa      	ldrb	r2, [r7, #7]
 800096e:	4611      	mov	r1, r2
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fe4b 	bl	800060c <RTC_Write>
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	20000264 	.word	0x20000264
 8000984:	20000184 	.word	0x20000184

08000988 <RTC_Day_Date>:

void RTC_Day_Date(uint8_t day, uint8_t date)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	460a      	mov	r2, r1
 8000992:	71fb      	strb	r3, [r7, #7]
 8000994:	4613      	mov	r3, r2
 8000996:	71bb      	strb	r3, [r7, #6]
	(&RTC_mem.byte)[RTC_map.day_reg] = day;
 8000998:	4b0f      	ldr	r3, [pc, #60]	; (80009d8 <RTC_Day_Date+0x50>)
 800099a:	78db      	ldrb	r3, [r3, #3]
 800099c:	461a      	mov	r2, r3
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <RTC_Day_Date+0x54>)
 80009a0:	4413      	add	r3, r2
 80009a2:	79fa      	ldrb	r2, [r7, #7]
 80009a4:	701a      	strb	r2, [r3, #0]
	(&RTC_mem.byte)[RTC_map.date_reg] = date;
 80009a6:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <RTC_Day_Date+0x50>)
 80009a8:	791b      	ldrb	r3, [r3, #4]
 80009aa:	461a      	mov	r2, r3
 80009ac:	4b0b      	ldr	r3, [pc, #44]	; (80009dc <RTC_Day_Date+0x54>)
 80009ae:	4413      	add	r3, r2
 80009b0:	79ba      	ldrb	r2, [r7, #6]
 80009b2:	701a      	strb	r2, [r3, #0]

	RTC_Write(RTC_map.day_reg, day);
 80009b4:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <RTC_Day_Date+0x50>)
 80009b6:	78db      	ldrb	r3, [r3, #3]
 80009b8:	79fa      	ldrb	r2, [r7, #7]
 80009ba:	4611      	mov	r1, r2
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fe25 	bl	800060c <RTC_Write>
	RTC_Write(RTC_map.date_reg, date);
 80009c2:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <RTC_Day_Date+0x50>)
 80009c4:	791b      	ldrb	r3, [r3, #4]
 80009c6:	79ba      	ldrb	r2, [r7, #6]
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff fe1e 	bl	800060c <RTC_Write>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20000264 	.word	0x20000264
 80009dc:	20000184 	.word	0x20000184

080009e0 <RTC_Set_Alarm>:

void RTC_Set_Alarm(uint8_t alarm, uint8_t hours, uint8_t minutes, uint8_t seconds)
{
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4604      	mov	r4, r0
 80009e8:	4608      	mov	r0, r1
 80009ea:	4611      	mov	r1, r2
 80009ec:	461a      	mov	r2, r3
 80009ee:	4623      	mov	r3, r4
 80009f0:	71fb      	strb	r3, [r7, #7]
 80009f2:	4603      	mov	r3, r0
 80009f4:	71bb      	strb	r3, [r7, #6]
 80009f6:	460b      	mov	r3, r1
 80009f8:	717b      	strb	r3, [r7, #5]
 80009fa:	4613      	mov	r3, r2
 80009fc:	713b      	strb	r3, [r7, #4]
	if(alarm == 0x01)
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d13b      	bne.n	8000a7c <RTC_Set_Alarm+0x9c>
	{
		(&RTC_mem.byte)[RTC_map.A1s_reg] = seconds;
 8000a04:	4b3b      	ldr	r3, [pc, #236]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a06:	79db      	ldrb	r3, [r3, #7]
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4b3b      	ldr	r3, [pc, #236]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000a0c:	4413      	add	r3, r2
 8000a0e:	793a      	ldrb	r2, [r7, #4]
 8000a10:	701a      	strb	r2, [r3, #0]
		(&RTC_mem.byte)[RTC_map.A1m_reg] = minutes;
 8000a12:	4b38      	ldr	r3, [pc, #224]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a14:	7a1b      	ldrb	r3, [r3, #8]
 8000a16:	461a      	mov	r2, r3
 8000a18:	4b37      	ldr	r3, [pc, #220]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000a1a:	4413      	add	r3, r2
 8000a1c:	797a      	ldrb	r2, [r7, #5]
 8000a1e:	701a      	strb	r2, [r3, #0]
		(&RTC_mem.byte)[RTC_map.A1h_reg]   = hours;
 8000a20:	4b34      	ldr	r3, [pc, #208]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a22:	7a5b      	ldrb	r3, [r3, #9]
 8000a24:	461a      	mov	r2, r3
 8000a26:	4b34      	ldr	r3, [pc, #208]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000a28:	4413      	add	r3, r2
 8000a2a:	79ba      	ldrb	r2, [r7, #6]
 8000a2c:	701a      	strb	r2, [r3, #0]
		RTC_mem.mem.A1_day_date_sel = 0x01;
 8000a2e:	4a32      	ldr	r2, [pc, #200]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000a30:	7a93      	ldrb	r3, [r2, #10]
 8000a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a36:	7293      	strb	r3, [r2, #10]

		RTC_Write(RTC_map.A1s_reg, seconds);
 8000a38:	4b2e      	ldr	r3, [pc, #184]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a3a:	79db      	ldrb	r3, [r3, #7]
 8000a3c:	793a      	ldrb	r2, [r7, #4]
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff fde3 	bl	800060c <RTC_Write>
		RTC_Write(RTC_map.A1m_reg, minutes);
 8000a46:	4b2b      	ldr	r3, [pc, #172]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a48:	7a1b      	ldrb	r3, [r3, #8]
 8000a4a:	797a      	ldrb	r2, [r7, #5]
 8000a4c:	4611      	mov	r1, r2
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fddc 	bl	800060c <RTC_Write>
		RTC_Write(RTC_map.A1h_reg, hours);
 8000a54:	4b27      	ldr	r3, [pc, #156]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a56:	7a5b      	ldrb	r3, [r3, #9]
 8000a58:	79ba      	ldrb	r2, [r7, #6]
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fdd5 	bl	800060c <RTC_Write>
		RTC_Write(RTC_map.A1dd_reg, (&RTC_mem.byte)[RTC_map.A1dd_reg]);
 8000a62:	4b24      	ldr	r3, [pc, #144]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a64:	7a9a      	ldrb	r2, [r3, #10]
 8000a66:	4b23      	ldr	r3, [pc, #140]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a68:	7a9b      	ldrb	r3, [r3, #10]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4b22      	ldr	r3, [pc, #136]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000a6e:	440b      	add	r3, r1
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	4619      	mov	r1, r3
 8000a74:	4610      	mov	r0, r2
 8000a76:	f7ff fdc9 	bl	800060c <RTC_Write>
 8000a7a:	e02f      	b.n	8000adc <RTC_Set_Alarm+0xfc>
	}

	else if(alarm == 0x02)
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	2b02      	cmp	r3, #2
 8000a80:	d12c      	bne.n	8000adc <RTC_Set_Alarm+0xfc>
	{
		(&RTC_mem.byte)[RTC_map.A2m_reg] = minutes;
 8000a82:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a84:	7adb      	ldrb	r3, [r3, #11]
 8000a86:	461a      	mov	r2, r3
 8000a88:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000a8a:	4413      	add	r3, r2
 8000a8c:	797a      	ldrb	r2, [r7, #5]
 8000a8e:	701a      	strb	r2, [r3, #0]
		(&RTC_mem.byte)[RTC_map.A2h_reg]   = hours;
 8000a90:	4b18      	ldr	r3, [pc, #96]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000a92:	7b1b      	ldrb	r3, [r3, #12]
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000a98:	4413      	add	r3, r2
 8000a9a:	79ba      	ldrb	r2, [r7, #6]
 8000a9c:	701a      	strb	r2, [r3, #0]
		RTC_mem.mem.A2_day_date_sel = 0x01;
 8000a9e:	4a16      	ldr	r2, [pc, #88]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000aa0:	7b53      	ldrb	r3, [r2, #13]
 8000aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aa6:	7353      	strb	r3, [r2, #13]

		RTC_Write(RTC_map.A2m_reg, minutes);
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000aaa:	7adb      	ldrb	r3, [r3, #11]
 8000aac:	797a      	ldrb	r2, [r7, #5]
 8000aae:	4611      	mov	r1, r2
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff fdab 	bl	800060c <RTC_Write>
		RTC_Write(RTC_map.A2h_reg, hours);
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000ab8:	7b1b      	ldrb	r3, [r3, #12]
 8000aba:	79ba      	ldrb	r2, [r7, #6]
 8000abc:	4611      	mov	r1, r2
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff fda4 	bl	800060c <RTC_Write>
		RTC_Write(RTC_map.A2dd_reg, (&RTC_mem.byte)[RTC_map.A2dd_reg]);
 8000ac4:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000ac6:	7b5a      	ldrb	r2, [r3, #13]
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	; (8000af4 <RTC_Set_Alarm+0x114>)
 8000aca:	7b5b      	ldrb	r3, [r3, #13]
 8000acc:	4619      	mov	r1, r3
 8000ace:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <RTC_Set_Alarm+0x118>)
 8000ad0:	440b      	add	r3, r1
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	f7ff fd98 	bl	800060c <RTC_Write>
	}
	RTC_Clear_Alarm_IT(alarm);
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fe0c 	bl	80006fc <RTC_Clear_Alarm_IT>
	RTC_Enable_Alarm_IT(alarm);
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f7ff fdd0 	bl	800068c <RTC_Enable_Alarm_IT>
}
 8000aec:	bf00      	nop
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd90      	pop	{r4, r7, pc}
 8000af4:	20000264 	.word	0x20000264
 8000af8:	20000184 	.word	0x20000184

08000afc <RTC_Alarm_triggered>:

bool RTC_Alarm_triggered(uint8_t alarm)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
	if(RTC_is_Alarm_triggered())
 8000b06:	f000 f817 	bl	8000b38 <RTC_is_Alarm_triggered>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d00b      	beq.n	8000b28 <RTC_Alarm_triggered+0x2c>
	{
		if(alarm == 0x01)
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d102      	bne.n	8000b1c <RTC_Alarm_triggered+0x20>
		{
			return RTC_map.b_alarm1_triggered;
 8000b16:	4b07      	ldr	r3, [pc, #28]	; (8000b34 <RTC_Alarm_triggered+0x38>)
 8000b18:	7c1b      	ldrb	r3, [r3, #16]
 8000b1a:	e007      	b.n	8000b2c <RTC_Alarm_triggered+0x30>
		}
		else if(alarm == 0x02)
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	d104      	bne.n	8000b2c <RTC_Alarm_triggered+0x30>
		{
			return RTC_map.b_alarm2_triggered;
 8000b22:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <RTC_Alarm_triggered+0x38>)
 8000b24:	7c5b      	ldrb	r3, [r3, #17]
 8000b26:	e001      	b.n	8000b2c <RTC_Alarm_triggered+0x30>
		}
	}
	else
	{
		return false;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e7ff      	b.n	8000b2c <RTC_Alarm_triggered+0x30>
	}
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000264 	.word	0x20000264

08000b38 <RTC_is_Alarm_triggered>:

bool RTC_is_Alarm_triggered(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
	RTC_Read(&RTC_map.status_reg, (&RTC_mem.byte) + RTC_map.status_reg);
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	; (8000b6c <RTC_is_Alarm_triggered+0x34>)
 8000b3e:	7bdb      	ldrb	r3, [r3, #15]
 8000b40:	461a      	mov	r2, r3
 8000b42:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <RTC_is_Alarm_triggered+0x38>)
 8000b44:	4413      	add	r3, r2
 8000b46:	4619      	mov	r1, r3
 8000b48:	480a      	ldr	r0, [pc, #40]	; (8000b74 <RTC_is_Alarm_triggered+0x3c>)
 8000b4a:	f7ff fd81 	bl	8000650 <RTC_Read>
	if(b_alarm_triggered)
 8000b4e:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <RTC_is_Alarm_triggered+0x40>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d005      	beq.n	8000b62 <RTC_is_Alarm_triggered+0x2a>
	{
		if(RTC_mem.mem.status_A1F == 1)
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <RTC_is_Alarm_triggered+0x38>)
 8000b58:	7bdb      	ldrb	r3, [r3, #15]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	2b00      	cmp	r3, #0
		else if(RTC_mem.mem.status_A2F == 1)
		{
			RTC_map.b_alarm2_triggered;
		}
	}
	return b_alarm_triggered;
 8000b62:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <RTC_is_Alarm_triggered+0x40>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000264 	.word	0x20000264
 8000b70:	20000184 	.word	0x20000184
 8000b74:	20000273 	.word	0x20000273
 8000b78:	20000137 	.word	0x20000137

08000b7c <RTC_User_Set_Time>:

void RTC_User_Set_Time(bool b_set_alarm)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af02      	add	r7, sp, #8
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	static uint8_t user_seconds;
	static uint8_t user_minutes;
	static uint8_t user_hours;

	HAL_UART_Transmit(&huart2,(uint8_t*) Ask_seconds,strlen(Ask_seconds), 50);
 8000b86:	4861      	ldr	r0, [pc, #388]	; (8000d0c <RTC_User_Set_Time+0x190>)
 8000b88:	f7ff fb2c 	bl	80001e4 <strlen>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	b29a      	uxth	r2, r3
 8000b90:	2332      	movs	r3, #50	; 0x32
 8000b92:	495e      	ldr	r1, [pc, #376]	; (8000d0c <RTC_User_Set_Time+0x190>)
 8000b94:	485e      	ldr	r0, [pc, #376]	; (8000d10 <RTC_User_Set_Time+0x194>)
 8000b96:	f004 feb2 	bl	80058fe <HAL_UART_Transmit>
	HAL_Delay(200);
 8000b9a:	20c8      	movs	r0, #200	; 0xc8
 8000b9c:	f000 fe88 	bl	80018b0 <HAL_Delay>
	while(!b_message_received);
 8000ba0:	bf00      	nop
 8000ba2:	4b5c      	ldr	r3, [pc, #368]	; (8000d14 <RTC_User_Set_Time+0x198>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	f083 0301 	eor.w	r3, r3, #1
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1f8      	bne.n	8000ba2 <RTC_User_Set_Time+0x26>
	user_seconds = HEX_LUT[ rxData[0] ];
 8000bb0:	4b59      	ldr	r3, [pc, #356]	; (8000d18 <RTC_User_Set_Time+0x19c>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b59      	ldr	r3, [pc, #356]	; (8000d1c <RTC_User_Set_Time+0x1a0>)
 8000bb8:	5c9a      	ldrb	r2, [r3, r2]
 8000bba:	4b59      	ldr	r3, [pc, #356]	; (8000d20 <RTC_User_Set_Time+0x1a4>)
 8000bbc:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2,(uint8_t*) Ask_minutes,strlen(Ask_minutes), 50);
 8000bbe:	4859      	ldr	r0, [pc, #356]	; (8000d24 <RTC_User_Set_Time+0x1a8>)
 8000bc0:	f7ff fb10 	bl	80001e4 <strlen>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	b29a      	uxth	r2, r3
 8000bc8:	2332      	movs	r3, #50	; 0x32
 8000bca:	4956      	ldr	r1, [pc, #344]	; (8000d24 <RTC_User_Set_Time+0x1a8>)
 8000bcc:	4850      	ldr	r0, [pc, #320]	; (8000d10 <RTC_User_Set_Time+0x194>)
 8000bce:	f004 fe96 	bl	80058fe <HAL_UART_Transmit>
	b_message_received = false;
 8000bd2:	4b50      	ldr	r3, [pc, #320]	; (8000d14 <RTC_User_Set_Time+0x198>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
	HAL_Delay(200);
 8000bd8:	20c8      	movs	r0, #200	; 0xc8
 8000bda:	f000 fe69 	bl	80018b0 <HAL_Delay>
	while(!b_message_received);
 8000bde:	bf00      	nop
 8000be0:	4b4c      	ldr	r3, [pc, #304]	; (8000d14 <RTC_User_Set_Time+0x198>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	f083 0301 	eor.w	r3, r3, #1
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1f8      	bne.n	8000be0 <RTC_User_Set_Time+0x64>
	user_minutes = HEX_LUT[ rxData[0] ];
 8000bee:	4b4a      	ldr	r3, [pc, #296]	; (8000d18 <RTC_User_Set_Time+0x19c>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	4b49      	ldr	r3, [pc, #292]	; (8000d1c <RTC_User_Set_Time+0x1a0>)
 8000bf6:	5c9a      	ldrb	r2, [r3, r2]
 8000bf8:	4b4b      	ldr	r3, [pc, #300]	; (8000d28 <RTC_User_Set_Time+0x1ac>)
 8000bfa:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2,(uint8_t*) Ask_minutes,strlen(Ask_minutes), 50);
 8000bfc:	4849      	ldr	r0, [pc, #292]	; (8000d24 <RTC_User_Set_Time+0x1a8>)
 8000bfe:	f7ff faf1 	bl	80001e4 <strlen>
 8000c02:	4603      	mov	r3, r0
 8000c04:	b29a      	uxth	r2, r3
 8000c06:	2332      	movs	r3, #50	; 0x32
 8000c08:	4946      	ldr	r1, [pc, #280]	; (8000d24 <RTC_User_Set_Time+0x1a8>)
 8000c0a:	4841      	ldr	r0, [pc, #260]	; (8000d10 <RTC_User_Set_Time+0x194>)
 8000c0c:	f004 fe77 	bl	80058fe <HAL_UART_Transmit>
	b_message_received = false;
 8000c10:	4b40      	ldr	r3, [pc, #256]	; (8000d14 <RTC_User_Set_Time+0x198>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	701a      	strb	r2, [r3, #0]
	HAL_Delay(200);
 8000c16:	20c8      	movs	r0, #200	; 0xc8
 8000c18:	f000 fe4a 	bl	80018b0 <HAL_Delay>
	while(!b_message_received);
 8000c1c:	bf00      	nop
 8000c1e:	4b3d      	ldr	r3, [pc, #244]	; (8000d14 <RTC_User_Set_Time+0x198>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	f083 0301 	eor.w	r3, r3, #1
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1f8      	bne.n	8000c1e <RTC_User_Set_Time+0xa2>
	user_hours = HEX_LUT[ rxData[0] ];
 8000c2c:	4b3a      	ldr	r3, [pc, #232]	; (8000d18 <RTC_User_Set_Time+0x19c>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	461a      	mov	r2, r3
 8000c32:	4b3a      	ldr	r3, [pc, #232]	; (8000d1c <RTC_User_Set_Time+0x1a0>)
 8000c34:	5c9a      	ldrb	r2, [r3, r2]
 8000c36:	4b3d      	ldr	r3, [pc, #244]	; (8000d2c <RTC_User_Set_Time+0x1b0>)
 8000c38:	701a      	strb	r2, [r3, #0]


	b_message_received = false;
 8000c3a:	4b36      	ldr	r3, [pc, #216]	; (8000d14 <RTC_User_Set_Time+0x198>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	701a      	strb	r2, [r3, #0]
	if(b_set_alarm)
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d03b      	beq.n	8000cbe <RTC_User_Set_Time+0x142>
	{
		RTC_mem.mem.A1_hours_1s = user_hours;
 8000c46:	4b39      	ldr	r3, [pc, #228]	; (8000d2c <RTC_User_Set_Time+0x1b0>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	b2d9      	uxtb	r1, r3
 8000c50:	4a37      	ldr	r2, [pc, #220]	; (8000d30 <RTC_User_Set_Time+0x1b4>)
 8000c52:	7a53      	ldrb	r3, [r2, #9]
 8000c54:	f361 0303 	bfi	r3, r1, #0, #4
 8000c58:	7253      	strb	r3, [r2, #9]
		RTC_mem.mem.A1_hours_10s = user_hours >> 4;
 8000c5a:	4b34      	ldr	r3, [pc, #208]	; (8000d2c <RTC_User_Set_Time+0x1b0>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	091b      	lsrs	r3, r3, #4
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	f003 0301 	and.w	r3, r3, #1
 8000c66:	b2d9      	uxtb	r1, r3
 8000c68:	4a31      	ldr	r2, [pc, #196]	; (8000d30 <RTC_User_Set_Time+0x1b4>)
 8000c6a:	7a53      	ldrb	r3, [r2, #9]
 8000c6c:	f361 1304 	bfi	r3, r1, #4, #1
 8000c70:	7253      	strb	r3, [r2, #9]

		RTC_Set_Alarm(0x01, (&RTC_mem.byte)[RTC_map.A1h_reg], user_minutes, user_seconds);
 8000c72:	4b30      	ldr	r3, [pc, #192]	; (8000d34 <RTC_User_Set_Time+0x1b8>)
 8000c74:	7a5b      	ldrb	r3, [r3, #9]
 8000c76:	461a      	mov	r2, r3
 8000c78:	4b2d      	ldr	r3, [pc, #180]	; (8000d30 <RTC_User_Set_Time+0x1b4>)
 8000c7a:	4413      	add	r3, r2
 8000c7c:	7819      	ldrb	r1, [r3, #0]
 8000c7e:	4b2a      	ldr	r3, [pc, #168]	; (8000d28 <RTC_User_Set_Time+0x1ac>)
 8000c80:	781a      	ldrb	r2, [r3, #0]
 8000c82:	4b27      	ldr	r3, [pc, #156]	; (8000d20 <RTC_User_Set_Time+0x1a4>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2001      	movs	r0, #1
 8000c88:	f7ff feaa 	bl	80009e0 <RTC_Set_Alarm>

		sprintf(txData,"Alarm Set: %d:%d:d",user_hours,user_minutes,user_seconds);
 8000c8c:	4b27      	ldr	r3, [pc, #156]	; (8000d2c <RTC_User_Set_Time+0x1b0>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b25      	ldr	r3, [pc, #148]	; (8000d28 <RTC_User_Set_Time+0x1ac>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	4619      	mov	r1, r3
 8000c98:	4b21      	ldr	r3, [pc, #132]	; (8000d20 <RTC_User_Set_Time+0x1a4>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4925      	ldr	r1, [pc, #148]	; (8000d38 <RTC_User_Set_Time+0x1bc>)
 8000ca2:	4826      	ldr	r0, [pc, #152]	; (8000d3c <RTC_User_Set_Time+0x1c0>)
 8000ca4:	f005 ff62 	bl	8006b6c <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*) txData,strlen(txData), 50);
 8000ca8:	4824      	ldr	r0, [pc, #144]	; (8000d3c <RTC_User_Set_Time+0x1c0>)
 8000caa:	f7ff fa9b 	bl	80001e4 <strlen>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	2332      	movs	r3, #50	; 0x32
 8000cb4:	4921      	ldr	r1, [pc, #132]	; (8000d3c <RTC_User_Set_Time+0x1c0>)
 8000cb6:	4816      	ldr	r0, [pc, #88]	; (8000d10 <RTC_User_Set_Time+0x194>)
 8000cb8:	f004 fe21 	bl	80058fe <HAL_UART_Transmit>
		RTC_mem.mem.hours_1s = user_hours;
		RTC_mem.mem.hours_10s = user_hours >> 4;

		RTC_Set_Time( (&RTC_mem.byte)[RTC_map.hours_reg], user_minutes, user_seconds);
	}
}
 8000cbc:	e022      	b.n	8000d04 <RTC_User_Set_Time+0x188>
		RTC_mem.mem.hours_1s = user_hours;
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <RTC_User_Set_Time+0x1b0>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	f003 030f 	and.w	r3, r3, #15
 8000cc6:	b2d9      	uxtb	r1, r3
 8000cc8:	4a19      	ldr	r2, [pc, #100]	; (8000d30 <RTC_User_Set_Time+0x1b4>)
 8000cca:	7893      	ldrb	r3, [r2, #2]
 8000ccc:	f361 0303 	bfi	r3, r1, #0, #4
 8000cd0:	7093      	strb	r3, [r2, #2]
		RTC_mem.mem.hours_10s = user_hours >> 4;
 8000cd2:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <RTC_User_Set_Time+0x1b0>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	091b      	lsrs	r3, r3, #4
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	b2d9      	uxtb	r1, r3
 8000ce0:	4a13      	ldr	r2, [pc, #76]	; (8000d30 <RTC_User_Set_Time+0x1b4>)
 8000ce2:	7893      	ldrb	r3, [r2, #2]
 8000ce4:	f361 1304 	bfi	r3, r1, #4, #1
 8000ce8:	7093      	strb	r3, [r2, #2]
		RTC_Set_Time( (&RTC_mem.byte)[RTC_map.hours_reg], user_minutes, user_seconds);
 8000cea:	4b12      	ldr	r3, [pc, #72]	; (8000d34 <RTC_User_Set_Time+0x1b8>)
 8000cec:	789b      	ldrb	r3, [r3, #2]
 8000cee:	461a      	mov	r2, r3
 8000cf0:	4b0f      	ldr	r3, [pc, #60]	; (8000d30 <RTC_User_Set_Time+0x1b4>)
 8000cf2:	4413      	add	r3, r2
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	4a0c      	ldr	r2, [pc, #48]	; (8000d28 <RTC_User_Set_Time+0x1ac>)
 8000cf8:	7811      	ldrb	r1, [r2, #0]
 8000cfa:	4a09      	ldr	r2, [pc, #36]	; (8000d20 <RTC_User_Set_Time+0x1a4>)
 8000cfc:	7812      	ldrb	r2, [r2, #0]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fe06 	bl	8000910 <RTC_Set_Time>
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000000 	.word	0x20000000
 8000d10:	20000220 	.word	0x20000220
 8000d14:	2000021d 	.word	0x2000021d
 8000d18:	20000150 	.word	0x20000150
 8000d1c:	20000068 	.word	0x20000068
 8000d20:	2000013e 	.word	0x2000013e
 8000d24:	20000034 	.word	0x20000034
 8000d28:	2000013f 	.word	0x2000013f
 8000d2c:	20000140 	.word	0x20000140
 8000d30:	20000184 	.word	0x20000184
 8000d34:	20000264 	.word	0x20000264
 8000d38:	080073ec 	.word	0x080073ec
 8000d3c:	20000194 	.word	0x20000194

08000d40 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET)
 8000d4a:	2102      	movs	r1, #2
 8000d4c:	480b      	ldr	r0, [pc, #44]	; (8000d7c <HAL_GPIO_EXTI_Callback+0x3c>)
 8000d4e:	f001 fc91 	bl	8002674 <HAL_GPIO_ReadPin>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d102      	bne.n	8000d5e <HAL_GPIO_EXTI_Callback+0x1e>
  {
	  b_alarm_triggered = true;
 8000d58:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <HAL_GPIO_EXTI_Callback+0x40>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
  }
  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 8000d5e:	2101      	movs	r1, #1
 8000d60:	4808      	ldr	r0, [pc, #32]	; (8000d84 <HAL_GPIO_EXTI_Callback+0x44>)
 8000d62:	f001 fc87 	bl	8002674 <HAL_GPIO_ReadPin>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d102      	bne.n	8000d72 <HAL_GPIO_EXTI_Callback+0x32>
  {
	  b_button_pressed = true;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_GPIO_EXTI_Callback+0x48>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
  }
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40020800 	.word	0x40020800
 8000d80:	20000137 	.word	0x20000137
 8000d84:	40020000 	.word	0x40020000
 8000d88:	2000021c 	.word	0x2000021c

08000d8c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */

  HAL_UART_Transmit(&huart2,(uint8_t*) rxData,strlen(rxData), 50);
 8000d94:	4808      	ldr	r0, [pc, #32]	; (8000db8 <HAL_UART_RxCpltCallback+0x2c>)
 8000d96:	f7ff fa25 	bl	80001e4 <strlen>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	2332      	movs	r3, #50	; 0x32
 8000da0:	4905      	ldr	r1, [pc, #20]	; (8000db8 <HAL_UART_RxCpltCallback+0x2c>)
 8000da2:	4806      	ldr	r0, [pc, #24]	; (8000dbc <HAL_UART_RxCpltCallback+0x30>)
 8000da4:	f004 fdab 	bl	80058fe <HAL_UART_Transmit>

  b_message_received = true;
 8000da8:	4b05      	ldr	r3, [pc, #20]	; (8000dc0 <HAL_UART_RxCpltCallback+0x34>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	701a      	strb	r2, [r3, #0]
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000150 	.word	0x20000150
 8000dbc:	20000220 	.word	0x20000220
 8000dc0:	2000021d 	.word	0x2000021d

08000dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd8:	f000 fcf8 	bl	80017cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ddc:	f000 f89c 	bl	8000f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de0:	f000 f9b8 	bl	8001154 <MX_GPIO_Init>
  MX_DMA_Init();
 8000de4:	f000 f978 	bl	80010d8 <MX_DMA_Init>
  MX_I2C1_Init();
 8000de8:	f000 f8f4 	bl	8000fd4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000dec:	f000 f920 	bl	8001030 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000df0:	f000 f948 	bl	8001084 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  *txData = "Hello \n";
 8000df4:	4b3e      	ldr	r3, [pc, #248]	; (8000ef0 <main+0x12c>)
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	4b3e      	ldr	r3, [pc, #248]	; (8000ef4 <main+0x130>)
 8000dfa:	701a      	strb	r2, [r3, #0]

  HAL_UART_Receive_DMA(&huart2, (uint8_t *)rxData, 1);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	493e      	ldr	r1, [pc, #248]	; (8000ef8 <main+0x134>)
 8000e00:	483e      	ldr	r0, [pc, #248]	; (8000efc <main+0x138>)
 8000e02:	f004 fe0e 	bl	8005a22 <HAL_UART_Receive_DMA>

  HAL_UART_Transmit(&huart2,(uint8_t*) txData,strlen(txData), 50);
 8000e06:	483b      	ldr	r0, [pc, #236]	; (8000ef4 <main+0x130>)
 8000e08:	f7ff f9ec 	bl	80001e4 <strlen>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	b29a      	uxth	r2, r3
 8000e10:	2332      	movs	r3, #50	; 0x32
 8000e12:	4938      	ldr	r1, [pc, #224]	; (8000ef4 <main+0x130>)
 8000e14:	4839      	ldr	r0, [pc, #228]	; (8000efc <main+0x138>)
 8000e16:	f004 fd72 	bl	80058fe <HAL_UART_Transmit>



  //Time settings
  RTC_INIT_TIME();
 8000e1a:	f7ff fbbd 	bl	8000598 <RTC_INIT_TIME>

  //Set time
  RTC_Set_Time(0x65, 0x00, 0x00);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2100      	movs	r1, #0
 8000e22:	2065      	movs	r0, #101	; 0x65
 8000e24:	f7ff fd74 	bl	8000910 <RTC_Set_Time>
  RTC_Day_Date(0x01, 0x20);
 8000e28:	2120      	movs	r1, #32
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	f7ff fdac 	bl	8000988 <RTC_Day_Date>

  //Alarm settings
  RTC_Set_Alarm(alarm[0], 0x65, 0x00, 0x10);
 8000e30:	4b33      	ldr	r3, [pc, #204]	; (8000f00 <main+0x13c>)
 8000e32:	7818      	ldrb	r0, [r3, #0]
 8000e34:	2310      	movs	r3, #16
 8000e36:	2200      	movs	r2, #0
 8000e38:	2165      	movs	r1, #101	; 0x65
 8000e3a:	f7ff fdd1 	bl	80009e0 <RTC_Set_Alarm>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//Read time
	  RTC_Display_Time();
 8000e3e:	f7ff fcc1 	bl	80007c4 <RTC_Display_Time>

	HAL_Delay(30);
 8000e42:	201e      	movs	r0, #30
 8000e44:	f000 fd34 	bl	80018b0 <HAL_Delay>

	if(b_button_pressed)
 8000e48:	4b2e      	ldr	r3, [pc, #184]	; (8000f04 <main+0x140>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d02e      	beq.n	8000eae <main+0xea>
	{
		HAL_Delay(500);
 8000e50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e54:	f000 fd2c 	bl	80018b0 <HAL_Delay>
		b_button_pressed = false;
 8000e58:	4b2a      	ldr	r3, [pc, #168]	; (8000f04 <main+0x140>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	701a      	strb	r2, [r3, #0]

		sprintf(txData,"Would you like to set alarm (1 = Yes/0 = No)?");
 8000e5e:	492a      	ldr	r1, [pc, #168]	; (8000f08 <main+0x144>)
 8000e60:	4824      	ldr	r0, [pc, #144]	; (8000ef4 <main+0x130>)
 8000e62:	f005 fe83 	bl	8006b6c <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*) txData,strlen(txData), 50);
 8000e66:	4823      	ldr	r0, [pc, #140]	; (8000ef4 <main+0x130>)
 8000e68:	f7ff f9bc 	bl	80001e4 <strlen>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	2332      	movs	r3, #50	; 0x32
 8000e72:	4920      	ldr	r1, [pc, #128]	; (8000ef4 <main+0x130>)
 8000e74:	4821      	ldr	r0, [pc, #132]	; (8000efc <main+0x138>)
 8000e76:	f004 fd42 	bl	80058fe <HAL_UART_Transmit>
		while(!b_message_received);
 8000e7a:	bf00      	nop
 8000e7c:	4b23      	ldr	r3, [pc, #140]	; (8000f0c <main+0x148>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	f083 0301 	eor.w	r3, r3, #1
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d1f8      	bne.n	8000e7c <main+0xb8>
		b_message_received = false;
 8000e8a:	4b20      	ldr	r3, [pc, #128]	; (8000f0c <main+0x148>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
		if(strcmp(rxData,"0") != '0')
 8000e90:	491f      	ldr	r1, [pc, #124]	; (8000f10 <main+0x14c>)
 8000e92:	4819      	ldr	r0, [pc, #100]	; (8000ef8 <main+0x134>)
 8000e94:	f7ff f99c 	bl	80001d0 <strcmp>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b30      	cmp	r3, #48	; 0x30
 8000e9c:	d003      	beq.n	8000ea6 <main+0xe2>
		{
			RTC_User_Set_Time(true);
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	f7ff fe6c 	bl	8000b7c <RTC_User_Set_Time>
 8000ea4:	e009      	b.n	8000eba <main+0xf6>
		}
		else
		{
			RTC_User_Set_Time(false);
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	f7ff fe68 	bl	8000b7c <RTC_User_Set_Time>
 8000eac:	e005      	b.n	8000eba <main+0xf6>
		}
	}
	else
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000eb4:	4817      	ldr	r0, [pc, #92]	; (8000f14 <main+0x150>)
 8000eb6:	f001 fbf5 	bl	80026a4 <HAL_GPIO_WritePin>
	}


	if(RTC_Alarm_triggered(alarm[0]))
 8000eba:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <main+0x13c>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff fe1c 	bl	8000afc <RTC_Alarm_triggered>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0b9      	beq.n	8000e3e <main+0x7a>
	{
		RTC_Display_Time();
 8000eca:	f7ff fc7b 	bl	80007c4 <RTC_Display_Time>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ed4:	480f      	ldr	r0, [pc, #60]	; (8000f14 <main+0x150>)
 8000ed6:	f001 fbe5 	bl	80026a4 <HAL_GPIO_WritePin>
		RTC_Clear_Alarm_IT(alarm[0]);
 8000eda:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <main+0x13c>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fc0c 	bl	80006fc <RTC_Clear_Alarm_IT>
		HAL_Delay(1000);
 8000ee4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ee8:	f000 fce2 	bl	80018b0 <HAL_Delay>
	  RTC_Display_Time();
 8000eec:	e7a7      	b.n	8000e3e <main+0x7a>
 8000eee:	bf00      	nop
 8000ef0:	08007400 	.word	0x08007400
 8000ef4:	20000194 	.word	0x20000194
 8000ef8:	20000150 	.word	0x20000150
 8000efc:	20000220 	.word	0x20000220
 8000f00:	200000a4 	.word	0x200000a4
 8000f04:	2000021c 	.word	0x2000021c
 8000f08:	08007408 	.word	0x08007408
 8000f0c:	2000021d 	.word	0x2000021d
 8000f10:	08007438 	.word	0x08007438
 8000f14:	40020c00 	.word	0x40020c00

08000f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b094      	sub	sp, #80	; 0x50
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 0320 	add.w	r3, r7, #32
 8000f22:	2230      	movs	r2, #48	; 0x30
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f005 fe18 	bl	8006b5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	f107 030c 	add.w	r3, r7, #12
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	4b22      	ldr	r3, [pc, #136]	; (8000fcc <SystemClock_Config+0xb4>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f44:	4a21      	ldr	r2, [pc, #132]	; (8000fcc <SystemClock_Config+0xb4>)
 8000f46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f4c:	4b1f      	ldr	r3, [pc, #124]	; (8000fcc <SystemClock_Config+0xb4>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f58:	2300      	movs	r3, #0
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <SystemClock_Config+0xb8>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a1b      	ldr	r2, [pc, #108]	; (8000fd0 <SystemClock_Config+0xb8>)
 8000f62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <SystemClock_Config+0xb8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f74:	2302      	movs	r3, #2
 8000f76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f7c:	2310      	movs	r3, #16
 8000f7e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f80:	2300      	movs	r3, #0
 8000f82:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f84:	f107 0320 	add.w	r3, r7, #32
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f004 f823 	bl	8004fd4 <HAL_RCC_OscConfig>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000f94:	f000 f980 	bl	8001298 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f98:	230f      	movs	r3, #15
 8000f9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f004 fa86 	bl	80054c4 <HAL_RCC_ClockConfig>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000fbe:	f000 f96b 	bl	8001298 <Error_Handler>
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	3750      	adds	r7, #80	; 0x50
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40007000 	.word	0x40007000

08000fd4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fda:	4a13      	ldr	r2, [pc, #76]	; (8001028 <MX_I2C1_Init+0x54>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fde:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fe0:	4a12      	ldr	r2, [pc, #72]	; (800102c <MX_I2C1_Init+0x58>)
 8000fe2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <MX_I2C1_Init+0x50>)
 8000ff2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ff6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <MX_I2C1_Init+0x50>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <MX_I2C1_Init+0x50>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001004:	4b07      	ldr	r3, [pc, #28]	; (8001024 <MX_I2C1_Init+0x50>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <MX_I2C1_Init+0x50>)
 800100c:	2200      	movs	r2, #0
 800100e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001010:	4804      	ldr	r0, [pc, #16]	; (8001024 <MX_I2C1_Init+0x50>)
 8001012:	f001 fb79 	bl	8002708 <HAL_I2C_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800101c:	f000 f93c 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200001c8 	.word	0x200001c8
 8001028:	40005400 	.word	0x40005400
 800102c:	000186a0 	.word	0x000186a0

08001030 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <MX_USART1_UART_Init+0x4c>)
 8001036:	4a12      	ldr	r2, [pc, #72]	; (8001080 <MX_USART1_UART_Init+0x50>)
 8001038:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800103a:	4b10      	ldr	r3, [pc, #64]	; (800107c <MX_USART1_UART_Init+0x4c>)
 800103c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001040:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <MX_USART1_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <MX_USART1_UART_Init+0x4c>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <MX_USART1_UART_Init+0x4c>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001054:	4b09      	ldr	r3, [pc, #36]	; (800107c <MX_USART1_UART_Init+0x4c>)
 8001056:	220c      	movs	r2, #12
 8001058:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <MX_USART1_UART_Init+0x4c>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <MX_USART1_UART_Init+0x4c>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001066:	4805      	ldr	r0, [pc, #20]	; (800107c <MX_USART1_UART_Init+0x4c>)
 8001068:	f004 fbfc 	bl	8005864 <HAL_UART_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001072:	f000 f911 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000338 	.word	0x20000338
 8001080:	40011000 	.word	0x40011000

08001084 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001088:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 800108a:	4a12      	ldr	r2, [pc, #72]	; (80010d4 <MX_USART2_UART_Init+0x50>)
 800108c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800108e:	4b10      	ldr	r3, [pc, #64]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 8001090:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001094:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001096:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 800109e:	2200      	movs	r2, #0
 80010a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010a8:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 80010aa:	220c      	movs	r2, #12
 80010ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ba:	4805      	ldr	r0, [pc, #20]	; (80010d0 <MX_USART2_UART_Init+0x4c>)
 80010bc:	f004 fbd2 	bl	8005864 <HAL_UART_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010c6:	f000 f8e7 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000220 	.word	0x20000220
 80010d4:	40004400 	.word	0x40004400

080010d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <MX_DMA_Init+0x78>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a1a      	ldr	r2, [pc, #104]	; (8001150 <MX_DMA_Init+0x78>)
 80010e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b18      	ldr	r3, [pc, #96]	; (8001150 <MX_DMA_Init+0x78>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	603b      	str	r3, [r7, #0]
 80010fe:	4b14      	ldr	r3, [pc, #80]	; (8001150 <MX_DMA_Init+0x78>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a13      	ldr	r2, [pc, #76]	; (8001150 <MX_DMA_Init+0x78>)
 8001104:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <MX_DMA_Init+0x78>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	2100      	movs	r1, #0
 800111a:	200b      	movs	r0, #11
 800111c:	f000 fcc7 	bl	8001aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001120:	200b      	movs	r0, #11
 8001122:	f000 fce0 	bl	8001ae6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	2010      	movs	r0, #16
 800112c:	f000 fcbf 	bl	8001aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001130:	2010      	movs	r0, #16
 8001132:	f000 fcd8 	bl	8001ae6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001136:	2200      	movs	r2, #0
 8001138:	2100      	movs	r1, #0
 800113a:	203a      	movs	r0, #58	; 0x3a
 800113c:	f000 fcb7 	bl	8001aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001140:	203a      	movs	r0, #58	; 0x3a
 8001142:	f000 fcd0 	bl	8001ae6 <HAL_NVIC_EnableIRQ>

}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800

08001154 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	; 0x28
 8001158:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	4b46      	ldr	r3, [pc, #280]	; (8001288 <MX_GPIO_Init+0x134>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a45      	ldr	r2, [pc, #276]	; (8001288 <MX_GPIO_Init+0x134>)
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b43      	ldr	r3, [pc, #268]	; (8001288 <MX_GPIO_Init+0x134>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0304 	and.w	r3, r3, #4
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	4b3f      	ldr	r3, [pc, #252]	; (8001288 <MX_GPIO_Init+0x134>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	4a3e      	ldr	r2, [pc, #248]	; (8001288 <MX_GPIO_Init+0x134>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6313      	str	r3, [r2, #48]	; 0x30
 8001196:	4b3c      	ldr	r3, [pc, #240]	; (8001288 <MX_GPIO_Init+0x134>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	4b38      	ldr	r3, [pc, #224]	; (8001288 <MX_GPIO_Init+0x134>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	4a37      	ldr	r2, [pc, #220]	; (8001288 <MX_GPIO_Init+0x134>)
 80011ac:	f043 0308 	orr.w	r3, r3, #8
 80011b0:	6313      	str	r3, [r2, #48]	; 0x30
 80011b2:	4b35      	ldr	r3, [pc, #212]	; (8001288 <MX_GPIO_Init+0x134>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	4b31      	ldr	r3, [pc, #196]	; (8001288 <MX_GPIO_Init+0x134>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	4a30      	ldr	r2, [pc, #192]	; (8001288 <MX_GPIO_Init+0x134>)
 80011c8:	f043 0302 	orr.w	r3, r3, #2
 80011cc:	6313      	str	r3, [r2, #48]	; 0x30
 80011ce:	4b2e      	ldr	r3, [pc, #184]	; (8001288 <MX_GPIO_Init+0x134>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2120      	movs	r1, #32
 80011de:	482b      	ldr	r0, [pc, #172]	; (800128c <MX_GPIO_Init+0x138>)
 80011e0:	f001 fa60 	bl	80026a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80011ea:	4829      	ldr	r0, [pc, #164]	; (8001290 <MX_GPIO_Init+0x13c>)
 80011ec:	f001 fa5a 	bl	80026a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011f0:	2302      	movs	r3, #2
 80011f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011f4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	4823      	ldr	r0, [pc, #140]	; (8001294 <MX_GPIO_Init+0x140>)
 8001206:	f001 f899 	bl	800233c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800120a:	2301      	movs	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800120e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	4619      	mov	r1, r3
 800121e:	481b      	ldr	r0, [pc, #108]	; (800128c <MX_GPIO_Init+0x138>)
 8001220:	f001 f88c 	bl	800233c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001224:	2320      	movs	r3, #32
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	2301      	movs	r3, #1
 800122a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	2300      	movs	r3, #0
 8001232:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	4814      	ldr	r0, [pc, #80]	; (800128c <MX_GPIO_Init+0x138>)
 800123c:	f001 f87e 	bl	800233c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001240:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001244:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001246:	2301      	movs	r3, #1
 8001248:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124e:	2300      	movs	r3, #0
 8001250:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	4619      	mov	r1, r3
 8001258:	480d      	ldr	r0, [pc, #52]	; (8001290 <MX_GPIO_Init+0x13c>)
 800125a:	f001 f86f 	bl	800233c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	2100      	movs	r1, #0
 8001262:	2006      	movs	r0, #6
 8001264:	f000 fc23 	bl	8001aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001268:	2006      	movs	r0, #6
 800126a:	f000 fc3c 	bl	8001ae6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2007      	movs	r0, #7
 8001274:	f000 fc1b 	bl	8001aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001278:	2007      	movs	r0, #7
 800127a:	f000 fc34 	bl	8001ae6 <HAL_NVIC_EnableIRQ>

}
 800127e:	bf00      	nop
 8001280:	3728      	adds	r7, #40	; 0x28
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800
 800128c:	40020000 	.word	0x40020000
 8001290:	40020c00 	.word	0x40020c00
 8001294:	40020800 	.word	0x40020800

08001298 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800129c:	b672      	cpsid	i
}
 800129e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <Error_Handler+0x8>
	...

080012a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <HAL_MspInit+0x4c>)
 80012b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b2:	4a0f      	ldr	r2, [pc, #60]	; (80012f0 <HAL_MspInit+0x4c>)
 80012b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b8:	6453      	str	r3, [r2, #68]	; 0x44
 80012ba:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <HAL_MspInit+0x4c>)
 80012bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	603b      	str	r3, [r7, #0]
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <HAL_MspInit+0x4c>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	4a08      	ldr	r2, [pc, #32]	; (80012f0 <HAL_MspInit+0x4c>)
 80012d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d4:	6413      	str	r3, [r2, #64]	; 0x40
 80012d6:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <HAL_MspInit+0x4c>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012de:	603b      	str	r3, [r7, #0]
 80012e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800

080012f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08a      	sub	sp, #40	; 0x28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a38      	ldr	r2, [pc, #224]	; (80013f4 <HAL_I2C_MspInit+0x100>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d16a      	bne.n	80013ec <HAL_I2C_MspInit+0xf8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	4b37      	ldr	r3, [pc, #220]	; (80013f8 <HAL_I2C_MspInit+0x104>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	4a36      	ldr	r2, [pc, #216]	; (80013f8 <HAL_I2C_MspInit+0x104>)
 8001320:	f043 0302 	orr.w	r3, r3, #2
 8001324:	6313      	str	r3, [r2, #48]	; 0x30
 8001326:	4b34      	ldr	r3, [pc, #208]	; (80013f8 <HAL_I2C_MspInit+0x104>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001332:	23c0      	movs	r3, #192	; 0xc0
 8001334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001336:	2312      	movs	r3, #18
 8001338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800133a:	2301      	movs	r3, #1
 800133c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133e:	2303      	movs	r3, #3
 8001340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001342:	2304      	movs	r3, #4
 8001344:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	4619      	mov	r1, r3
 800134c:	482b      	ldr	r0, [pc, #172]	; (80013fc <HAL_I2C_MspInit+0x108>)
 800134e:	f000 fff5 	bl	800233c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b28      	ldr	r3, [pc, #160]	; (80013f8 <HAL_I2C_MspInit+0x104>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	4a27      	ldr	r2, [pc, #156]	; (80013f8 <HAL_I2C_MspInit+0x104>)
 800135c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001360:	6413      	str	r3, [r2, #64]	; 0x40
 8001362:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <HAL_I2C_MspInit+0x104>)
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800136e:	4b24      	ldr	r3, [pc, #144]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 8001370:	4a24      	ldr	r2, [pc, #144]	; (8001404 <HAL_I2C_MspInit+0x110>)
 8001372:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001374:	4b22      	ldr	r3, [pc, #136]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 8001376:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800137a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800137c:	4b20      	ldr	r3, [pc, #128]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001382:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 8001384:	2200      	movs	r2, #0
 8001386:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001388:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 800138a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800138e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001390:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 8001392:	2200      	movs	r2, #0
 8001394:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001396:	4b1a      	ldr	r3, [pc, #104]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 800139c:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 800139e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013a2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013a4:	4b16      	ldr	r3, [pc, #88]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80013b0:	4813      	ldr	r0, [pc, #76]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 80013b2:	f000 fbb3 	bl	8001b1c <HAL_DMA_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 80013bc:	f7ff ff6c 	bl	8001298 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a0f      	ldr	r2, [pc, #60]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 80013c4:	639a      	str	r2, [r3, #56]	; 0x38
 80013c6:	4a0e      	ldr	r2, [pc, #56]	; (8001400 <HAL_I2C_MspInit+0x10c>)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80013cc:	2200      	movs	r2, #0
 80013ce:	2100      	movs	r1, #0
 80013d0:	201f      	movs	r0, #31
 80013d2:	f000 fb6c 	bl	8001aae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80013d6:	201f      	movs	r0, #31
 80013d8:	f000 fb85 	bl	8001ae6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80013dc:	2200      	movs	r2, #0
 80013de:	2100      	movs	r1, #0
 80013e0:	2020      	movs	r0, #32
 80013e2:	f000 fb64 	bl	8001aae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80013e6:	2020      	movs	r0, #32
 80013e8:	f000 fb7d 	bl	8001ae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013ec:	bf00      	nop
 80013ee:	3728      	adds	r7, #40	; 0x28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40005400 	.word	0x40005400
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40020400 	.word	0x40020400
 8001400:	2000037c 	.word	0x2000037c
 8001404:	40026010 	.word	0x40026010

08001408 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08c      	sub	sp, #48	; 0x30
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 031c 	add.w	r3, r7, #28
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a69      	ldr	r2, [pc, #420]	; (80015cc <HAL_UART_MspInit+0x1c4>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d164      	bne.n	80014f4 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
 800142e:	4b68      	ldr	r3, [pc, #416]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001432:	4a67      	ldr	r2, [pc, #412]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001434:	f043 0310 	orr.w	r3, r3, #16
 8001438:	6453      	str	r3, [r2, #68]	; 0x44
 800143a:	4b65      	ldr	r3, [pc, #404]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143e:	f003 0310 	and.w	r3, r3, #16
 8001442:	61bb      	str	r3, [r7, #24]
 8001444:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
 800144a:	4b61      	ldr	r3, [pc, #388]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a60      	ldr	r2, [pc, #384]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b5e      	ldr	r3, [pc, #376]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	617b      	str	r3, [r7, #20]
 8001460:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001462:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001468:	2302      	movs	r3, #2
 800146a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001470:	2303      	movs	r3, #3
 8001472:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001474:	2307      	movs	r3, #7
 8001476:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001478:	f107 031c 	add.w	r3, r7, #28
 800147c:	4619      	mov	r1, r3
 800147e:	4855      	ldr	r0, [pc, #340]	; (80015d4 <HAL_UART_MspInit+0x1cc>)
 8001480:	f000 ff5c 	bl	800233c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001484:	4b54      	ldr	r3, [pc, #336]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 8001486:	4a55      	ldr	r2, [pc, #340]	; (80015dc <HAL_UART_MspInit+0x1d4>)
 8001488:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800148a:	4b53      	ldr	r3, [pc, #332]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 800148c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001490:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001492:	4b51      	ldr	r3, [pc, #324]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001498:	4b4f      	ldr	r3, [pc, #316]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800149e:	4b4e      	ldr	r3, [pc, #312]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014a4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014a6:	4b4c      	ldr	r3, [pc, #304]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ac:	4b4a      	ldr	r3, [pc, #296]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80014b2:	4b49      	ldr	r3, [pc, #292]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014b8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014ba:	4b47      	ldr	r3, [pc, #284]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014bc:	2200      	movs	r2, #0
 80014be:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014c0:	4b45      	ldr	r3, [pc, #276]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80014c6:	4844      	ldr	r0, [pc, #272]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014c8:	f000 fb28 	bl	8001b1c <HAL_DMA_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80014d2:	f7ff fee1 	bl	8001298 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a3f      	ldr	r2, [pc, #252]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014da:	639a      	str	r2, [r3, #56]	; 0x38
 80014dc:	4a3e      	ldr	r2, [pc, #248]	; (80015d8 <HAL_UART_MspInit+0x1d0>)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2100      	movs	r1, #0
 80014e6:	2025      	movs	r0, #37	; 0x25
 80014e8:	f000 fae1 	bl	8001aae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80014ec:	2025      	movs	r0, #37	; 0x25
 80014ee:	f000 fafa 	bl	8001ae6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014f2:	e067      	b.n	80015c4 <HAL_UART_MspInit+0x1bc>
  else if(huart->Instance==USART2)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a39      	ldr	r2, [pc, #228]	; (80015e0 <HAL_UART_MspInit+0x1d8>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d162      	bne.n	80015c4 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b33      	ldr	r3, [pc, #204]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	4a32      	ldr	r2, [pc, #200]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001508:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800150c:	6413      	str	r3, [r2, #64]	; 0x40
 800150e:	4b30      	ldr	r3, [pc, #192]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b2c      	ldr	r3, [pc, #176]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a2b      	ldr	r2, [pc, #172]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b29      	ldr	r3, [pc, #164]	; (80015d0 <HAL_UART_MspInit+0x1c8>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001536:	230c      	movs	r3, #12
 8001538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153a:	2302      	movs	r3, #2
 800153c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001542:	2303      	movs	r3, #3
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001546:	2307      	movs	r3, #7
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154a:	f107 031c 	add.w	r3, r7, #28
 800154e:	4619      	mov	r1, r3
 8001550:	4820      	ldr	r0, [pc, #128]	; (80015d4 <HAL_UART_MspInit+0x1cc>)
 8001552:	f000 fef3 	bl	800233c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001556:	4b23      	ldr	r3, [pc, #140]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 8001558:	4a23      	ldr	r2, [pc, #140]	; (80015e8 <HAL_UART_MspInit+0x1e0>)
 800155a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800155c:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 800155e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001562:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001564:	4b1f      	ldr	r3, [pc, #124]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800156a:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 800156c:	2200      	movs	r2, #0
 800156e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001570:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 8001572:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001576:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 800157a:	2200      	movs	r2, #0
 800157c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800157e:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001584:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 8001586:	f44f 7280 	mov.w	r2, #256	; 0x100
 800158a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800158c:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 800158e:	2200      	movs	r2, #0
 8001590:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001592:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 8001594:	2200      	movs	r2, #0
 8001596:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001598:	4812      	ldr	r0, [pc, #72]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 800159a:	f000 fabf 	bl	8001b1c <HAL_DMA_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 80015a4:	f7ff fe78 	bl	8001298 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a0e      	ldr	r2, [pc, #56]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 80015ac:	639a      	str	r2, [r3, #56]	; 0x38
 80015ae:	4a0d      	ldr	r2, [pc, #52]	; (80015e4 <HAL_UART_MspInit+0x1dc>)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	2026      	movs	r0, #38	; 0x26
 80015ba:	f000 fa78 	bl	8001aae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015be:	2026      	movs	r0, #38	; 0x26
 80015c0:	f000 fa91 	bl	8001ae6 <HAL_NVIC_EnableIRQ>
}
 80015c4:	bf00      	nop
 80015c6:	3730      	adds	r7, #48	; 0x30
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40011000 	.word	0x40011000
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40020000 	.word	0x40020000
 80015d8:	200002d8 	.word	0x200002d8
 80015dc:	40026440 	.word	0x40026440
 80015e0:	40004400 	.word	0x40004400
 80015e4:	20000278 	.word	0x20000278
 80015e8:	40026088 	.word	0x40026088

080015ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <NMI_Handler+0x4>

080015f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <HardFault_Handler+0x4>

080015f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <MemManage_Handler+0x4>

080015fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001602:	e7fe      	b.n	8001602 <BusFault_Handler+0x4>

08001604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001608:	e7fe      	b.n	8001608 <UsageFault_Handler+0x4>

0800160a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001638:	f000 f91a 	bl	8001870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}

08001640 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001644:	2001      	movs	r0, #1
 8001646:	f001 f847 	bl	80026d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}

0800164e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001652:	2002      	movs	r0, #2
 8001654:	f001 f840 	bl	80026d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	bd80      	pop	{r7, pc}

0800165c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001660:	4802      	ldr	r0, [pc, #8]	; (800166c <DMA1_Stream0_IRQHandler+0x10>)
 8001662:	f000 fbf3 	bl	8001e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	2000037c 	.word	0x2000037c

08001670 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001674:	4802      	ldr	r0, [pc, #8]	; (8001680 <DMA1_Stream5_IRQHandler+0x10>)
 8001676:	f000 fbe9 	bl	8001e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000278 	.word	0x20000278

08001684 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001688:	4802      	ldr	r0, [pc, #8]	; (8001694 <I2C1_EV_IRQHandler+0x10>)
 800168a:	f001 fca5 	bl	8002fd8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200001c8 	.word	0x200001c8

08001698 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800169c:	4802      	ldr	r0, [pc, #8]	; (80016a8 <I2C1_ER_IRQHandler+0x10>)
 800169e:	f001 fe0c 	bl	80032ba <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200001c8 	.word	0x200001c8

080016ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016b0:	4802      	ldr	r0, [pc, #8]	; (80016bc <USART1_IRQHandler+0x10>)
 80016b2:	f004 f9e7 	bl	8005a84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000338 	.word	0x20000338

080016c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016c4:	4802      	ldr	r0, [pc, #8]	; (80016d0 <USART2_IRQHandler+0x10>)
 80016c6:	f004 f9dd 	bl	8005a84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000220 	.word	0x20000220

080016d4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80016d8:	4802      	ldr	r0, [pc, #8]	; (80016e4 <DMA2_Stream2_IRQHandler+0x10>)
 80016da:	f000 fbb7 	bl	8001e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200002d8 	.word	0x200002d8

080016e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f0:	4a14      	ldr	r2, [pc, #80]	; (8001744 <_sbrk+0x5c>)
 80016f2:	4b15      	ldr	r3, [pc, #84]	; (8001748 <_sbrk+0x60>)
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016fc:	4b13      	ldr	r3, [pc, #76]	; (800174c <_sbrk+0x64>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d102      	bne.n	800170a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <_sbrk+0x64>)
 8001706:	4a12      	ldr	r2, [pc, #72]	; (8001750 <_sbrk+0x68>)
 8001708:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800170a:	4b10      	ldr	r3, [pc, #64]	; (800174c <_sbrk+0x64>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	429a      	cmp	r2, r3
 8001716:	d207      	bcs.n	8001728 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001718:	f005 f9f6 	bl	8006b08 <__errno>
 800171c:	4603      	mov	r3, r0
 800171e:	220c      	movs	r2, #12
 8001720:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001722:	f04f 33ff 	mov.w	r3, #4294967295
 8001726:	e009      	b.n	800173c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800172e:	4b07      	ldr	r3, [pc, #28]	; (800174c <_sbrk+0x64>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	4a05      	ldr	r2, [pc, #20]	; (800174c <_sbrk+0x64>)
 8001738:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800173a:	68fb      	ldr	r3, [r7, #12]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3718      	adds	r7, #24
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20020000 	.word	0x20020000
 8001748:	00000400 	.word	0x00000400
 800174c:	20000144 	.word	0x20000144
 8001750:	200003f0 	.word	0x200003f0

08001754 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <SystemInit+0x20>)
 800175a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800175e:	4a05      	ldr	r2, [pc, #20]	; (8001774 <SystemInit+0x20>)
 8001760:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001764:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001778:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800177c:	480d      	ldr	r0, [pc, #52]	; (80017b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800177e:	490e      	ldr	r1, [pc, #56]	; (80017b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001780:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001784:	e002      	b.n	800178c <LoopCopyDataInit>

08001786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178a:	3304      	adds	r3, #4

0800178c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800178c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001790:	d3f9      	bcc.n	8001786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001792:	4a0b      	ldr	r2, [pc, #44]	; (80017c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001794:	4c0b      	ldr	r4, [pc, #44]	; (80017c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001798:	e001      	b.n	800179e <LoopFillZerobss>

0800179a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800179c:	3204      	adds	r2, #4

0800179e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a0:	d3fb      	bcc.n	800179a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80017a2:	f7ff ffd7 	bl	8001754 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017a6:	f005 f9b5 	bl	8006b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017aa:	f7ff fb0b 	bl	8000dc4 <main>
  bx  lr    
 80017ae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80017b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b8:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 80017bc:	080074a0 	.word	0x080074a0
  ldr r2, =_sbss
 80017c0:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 80017c4:	200003f0 	.word	0x200003f0

080017c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c8:	e7fe      	b.n	80017c8 <ADC_IRQHandler>
	...

080017cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d0:	4b0e      	ldr	r3, [pc, #56]	; (800180c <HAL_Init+0x40>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a0d      	ldr	r2, [pc, #52]	; (800180c <HAL_Init+0x40>)
 80017d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017dc:	4b0b      	ldr	r3, [pc, #44]	; (800180c <HAL_Init+0x40>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a0a      	ldr	r2, [pc, #40]	; (800180c <HAL_Init+0x40>)
 80017e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e8:	4b08      	ldr	r3, [pc, #32]	; (800180c <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a07      	ldr	r2, [pc, #28]	; (800180c <HAL_Init+0x40>)
 80017ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f4:	2003      	movs	r0, #3
 80017f6:	f000 f94f 	bl	8001a98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017fa:	2000      	movs	r0, #0
 80017fc:	f000 f808 	bl	8001810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001800:	f7ff fd50 	bl	80012a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40023c00 	.word	0x40023c00

08001810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001818:	4b12      	ldr	r3, [pc, #72]	; (8001864 <HAL_InitTick+0x54>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b12      	ldr	r3, [pc, #72]	; (8001868 <HAL_InitTick+0x58>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	4619      	mov	r1, r3
 8001822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001826:	fbb3 f3f1 	udiv	r3, r3, r1
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f000 f967 	bl	8001b02 <HAL_SYSTICK_Config>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e00e      	b.n	800185c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b0f      	cmp	r3, #15
 8001842:	d80a      	bhi.n	800185a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001844:	2200      	movs	r2, #0
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	f000 f92f 	bl	8001aae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001850:	4a06      	ldr	r2, [pc, #24]	; (800186c <HAL_InitTick+0x5c>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001856:	2300      	movs	r3, #0
 8001858:	e000      	b.n	800185c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200000a8 	.word	0x200000a8
 8001868:	200000b0 	.word	0x200000b0
 800186c:	200000ac 	.word	0x200000ac

08001870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <HAL_IncTick+0x20>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	4b06      	ldr	r3, [pc, #24]	; (8001894 <HAL_IncTick+0x24>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4413      	add	r3, r2
 8001880:	4a04      	ldr	r2, [pc, #16]	; (8001894 <HAL_IncTick+0x24>)
 8001882:	6013      	str	r3, [r2, #0]
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	200000b0 	.word	0x200000b0
 8001894:	200003dc 	.word	0x200003dc

08001898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return uwTick;
 800189c:	4b03      	ldr	r3, [pc, #12]	; (80018ac <HAL_GetTick+0x14>)
 800189e:	681b      	ldr	r3, [r3, #0]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	200003dc 	.word	0x200003dc

080018b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b8:	f7ff ffee 	bl	8001898 <HAL_GetTick>
 80018bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c8:	d005      	beq.n	80018d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ca:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_Delay+0x44>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4413      	add	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018d6:	bf00      	nop
 80018d8:	f7ff ffde 	bl	8001898 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d8f7      	bhi.n	80018d8 <HAL_Delay+0x28>
  {
  }
}
 80018e8:	bf00      	nop
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200000b0 	.word	0x200000b0

080018f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190e:	68ba      	ldr	r2, [r7, #8]
 8001910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001914:	4013      	ands	r3, r2
 8001916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192a:	4a04      	ldr	r2, [pc, #16]	; (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	60d3      	str	r3, [r2, #12]
}
 8001930:	bf00      	nop
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <__NVIC_GetPriorityGrouping+0x18>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	0a1b      	lsrs	r3, r3, #8
 800194a:	f003 0307 	and.w	r3, r3, #7
}
 800194e:	4618      	mov	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	2b00      	cmp	r3, #0
 800196c:	db0b      	blt.n	8001986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	f003 021f 	and.w	r2, r3, #31
 8001974:	4907      	ldr	r1, [pc, #28]	; (8001994 <__NVIC_EnableIRQ+0x38>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	2001      	movs	r0, #1
 800197e:	fa00 f202 	lsl.w	r2, r0, r2
 8001982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000e100 	.word	0xe000e100

08001998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	6039      	str	r1, [r7, #0]
 80019a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	db0a      	blt.n	80019c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	490c      	ldr	r1, [pc, #48]	; (80019e4 <__NVIC_SetPriority+0x4c>)
 80019b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b6:	0112      	lsls	r2, r2, #4
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	440b      	add	r3, r1
 80019bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c0:	e00a      	b.n	80019d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4908      	ldr	r1, [pc, #32]	; (80019e8 <__NVIC_SetPriority+0x50>)
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	3b04      	subs	r3, #4
 80019d0:	0112      	lsls	r2, r2, #4
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	440b      	add	r3, r1
 80019d6:	761a      	strb	r2, [r3, #24]
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	e000e100 	.word	0xe000e100
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b089      	sub	sp, #36	; 0x24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	f1c3 0307 	rsb	r3, r3, #7
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	bf28      	it	cs
 8001a0a:	2304      	movcs	r3, #4
 8001a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3304      	adds	r3, #4
 8001a12:	2b06      	cmp	r3, #6
 8001a14:	d902      	bls.n	8001a1c <NVIC_EncodePriority+0x30>
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	3b03      	subs	r3, #3
 8001a1a:	e000      	b.n	8001a1e <NVIC_EncodePriority+0x32>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a20:	f04f 32ff 	mov.w	r2, #4294967295
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43da      	mvns	r2, r3
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	401a      	ands	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3e:	43d9      	mvns	r1, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a44:	4313      	orrs	r3, r2
         );
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3724      	adds	r7, #36	; 0x24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
	...

08001a54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a64:	d301      	bcc.n	8001a6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a66:	2301      	movs	r3, #1
 8001a68:	e00f      	b.n	8001a8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a6a:	4a0a      	ldr	r2, [pc, #40]	; (8001a94 <SysTick_Config+0x40>)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a72:	210f      	movs	r1, #15
 8001a74:	f04f 30ff 	mov.w	r0, #4294967295
 8001a78:	f7ff ff8e 	bl	8001998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a7c:	4b05      	ldr	r3, [pc, #20]	; (8001a94 <SysTick_Config+0x40>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a82:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <SysTick_Config+0x40>)
 8001a84:	2207      	movs	r2, #7
 8001a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	e000e010 	.word	0xe000e010

08001a98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff ff29 	bl	80018f8 <__NVIC_SetPriorityGrouping>
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b086      	sub	sp, #24
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	607a      	str	r2, [r7, #4]
 8001aba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac0:	f7ff ff3e 	bl	8001940 <__NVIC_GetPriorityGrouping>
 8001ac4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	68b9      	ldr	r1, [r7, #8]
 8001aca:	6978      	ldr	r0, [r7, #20]
 8001acc:	f7ff ff8e 	bl	80019ec <NVIC_EncodePriority>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff5d 	bl	8001998 <__NVIC_SetPriority>
}
 8001ade:	bf00      	nop
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4603      	mov	r3, r0
 8001aee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff31 	bl	800195c <__NVIC_EnableIRQ>
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ffa2 	bl	8001a54 <SysTick_Config>
 8001b10:	4603      	mov	r3, r0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b28:	f7ff feb6 	bl	8001898 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e099      	b.n	8001c6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 0201 	bic.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b58:	e00f      	b.n	8001b7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b5a:	f7ff fe9d 	bl	8001898 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b05      	cmp	r3, #5
 8001b66:	d908      	bls.n	8001b7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2203      	movs	r2, #3
 8001b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e078      	b.n	8001c6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1e8      	bne.n	8001b5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b90:	697a      	ldr	r2, [r7, #20]
 8001b92:	4b38      	ldr	r3, [pc, #224]	; (8001c74 <HAL_DMA_Init+0x158>)
 8001b94:	4013      	ands	r3, r2
 8001b96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ba6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d107      	bne.n	8001be4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f023 0307 	bic.w	r3, r3, #7
 8001bfa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c00:	697a      	ldr	r2, [r7, #20]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	d117      	bne.n	8001c3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c12:	697a      	ldr	r2, [r7, #20]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d00e      	beq.n	8001c3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 fb0f 	bl	8002244 <DMA_CheckFifoParam>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d008      	beq.n	8001c3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2240      	movs	r2, #64	; 0x40
 8001c30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e016      	b.n	8001c6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 fac6 	bl	80021d8 <DMA_CalcBaseAndBitshift>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c54:	223f      	movs	r2, #63	; 0x3f
 8001c56:	409a      	lsls	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	f010803f 	.word	0xf010803f

08001c78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c86:	2300      	movs	r3, #0
 8001c88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d101      	bne.n	8001c9e <HAL_DMA_Start_IT+0x26>
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	e040      	b.n	8001d20 <HAL_DMA_Start_IT+0xa8>
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d12f      	bne.n	8001d12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	68b9      	ldr	r1, [r7, #8]
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	f000 fa58 	bl	800217c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cd0:	223f      	movs	r2, #63	; 0x3f
 8001cd2:	409a      	lsls	r2, r3
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0216 	orr.w	r2, r2, #22
 8001ce6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d007      	beq.n	8001d00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f042 0208 	orr.w	r2, r2, #8
 8001cfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f042 0201 	orr.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	e005      	b.n	8001d1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d34:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d36:	f7ff fdaf 	bl	8001898 <HAL_GetTick>
 8001d3a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d008      	beq.n	8001d5a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2280      	movs	r2, #128	; 0x80
 8001d4c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e052      	b.n	8001e00 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0216 	bic.w	r2, r2, #22
 8001d68:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	695a      	ldr	r2, [r3, #20]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d78:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d103      	bne.n	8001d8a <HAL_DMA_Abort+0x62>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d007      	beq.n	8001d9a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 0208 	bic.w	r2, r2, #8
 8001d98:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 0201 	bic.w	r2, r2, #1
 8001da8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001daa:	e013      	b.n	8001dd4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dac:	f7ff fd74 	bl	8001898 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b05      	cmp	r3, #5
 8001db8:	d90c      	bls.n	8001dd4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2203      	movs	r2, #3
 8001dc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e015      	b.n	8001e00 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1e4      	bne.n	8001dac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de6:	223f      	movs	r2, #63	; 0x3f
 8001de8:	409a      	lsls	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d004      	beq.n	8001e26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2280      	movs	r2, #128	; 0x80
 8001e20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e00c      	b.n	8001e40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2205      	movs	r2, #5
 8001e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0201 	bic.w	r2, r2, #1
 8001e3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e58:	4b92      	ldr	r3, [pc, #584]	; (80020a4 <HAL_DMA_IRQHandler+0x258>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a92      	ldr	r2, [pc, #584]	; (80020a8 <HAL_DMA_IRQHandler+0x25c>)
 8001e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e62:	0a9b      	lsrs	r3, r3, #10
 8001e64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e76:	2208      	movs	r2, #8
 8001e78:	409a      	lsls	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d01a      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d013      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 0204 	bic.w	r2, r2, #4
 8001e9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea4:	2208      	movs	r2, #8
 8001ea6:	409a      	lsls	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb0:	f043 0201 	orr.w	r2, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	409a      	lsls	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d012      	beq.n	8001eee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00b      	beq.n	8001eee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eda:	2201      	movs	r2, #1
 8001edc:	409a      	lsls	r2, r3
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee6:	f043 0202 	orr.w	r2, r3, #2
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef2:	2204      	movs	r2, #4
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d012      	beq.n	8001f24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00b      	beq.n	8001f24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f10:	2204      	movs	r2, #4
 8001f12:	409a      	lsls	r2, r3
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1c:	f043 0204 	orr.w	r2, r3, #4
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f28:	2210      	movs	r2, #16
 8001f2a:	409a      	lsls	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d043      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d03c      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f46:	2210      	movs	r2, #16
 8001f48:	409a      	lsls	r2, r3
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d018      	beq.n	8001f8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d108      	bne.n	8001f7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d024      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	4798      	blx	r3
 8001f7a:	e01f      	b.n	8001fbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d01b      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	4798      	blx	r3
 8001f8c:	e016      	b.n	8001fbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d107      	bne.n	8001fac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f022 0208 	bic.w	r2, r2, #8
 8001faa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc0:	2220      	movs	r2, #32
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f000 808e 	beq.w	80020ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 8086 	beq.w	80020ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b05      	cmp	r3, #5
 8001ff4:	d136      	bne.n	8002064 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0216 	bic.w	r2, r2, #22
 8002004:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695a      	ldr	r2, [r3, #20]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002014:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	d103      	bne.n	8002026 <HAL_DMA_IRQHandler+0x1da>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002022:	2b00      	cmp	r3, #0
 8002024:	d007      	beq.n	8002036 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0208 	bic.w	r2, r2, #8
 8002034:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203a:	223f      	movs	r2, #63	; 0x3f
 800203c:	409a      	lsls	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2201      	movs	r2, #1
 8002046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002056:	2b00      	cmp	r3, #0
 8002058:	d07d      	beq.n	8002156 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	4798      	blx	r3
        }
        return;
 8002062:	e078      	b.n	8002156 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d01c      	beq.n	80020ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d108      	bne.n	8002092 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002084:	2b00      	cmp	r3, #0
 8002086:	d030      	beq.n	80020ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	4798      	blx	r3
 8002090:	e02b      	b.n	80020ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002096:	2b00      	cmp	r3, #0
 8002098:	d027      	beq.n	80020ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	4798      	blx	r3
 80020a2:	e022      	b.n	80020ea <HAL_DMA_IRQHandler+0x29e>
 80020a4:	200000a8 	.word	0x200000a8
 80020a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10f      	bne.n	80020da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 0210 	bic.w	r2, r2, #16
 80020c8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d032      	beq.n	8002158 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d022      	beq.n	8002144 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2205      	movs	r2, #5
 8002102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	3301      	adds	r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	429a      	cmp	r2, r3
 8002120:	d307      	bcc.n	8002132 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1f2      	bne.n	8002116 <HAL_DMA_IRQHandler+0x2ca>
 8002130:	e000      	b.n	8002134 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002132:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	4798      	blx	r3
 8002154:	e000      	b.n	8002158 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002156:	bf00      	nop
    }
  }
}
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop

08002160 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800216e:	b2db      	uxtb	r3, r3
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
 8002188:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002198:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	2b40      	cmp	r3, #64	; 0x40
 80021a8:	d108      	bne.n	80021bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68ba      	ldr	r2, [r7, #8]
 80021b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021ba:	e007      	b.n	80021cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	60da      	str	r2, [r3, #12]
}
 80021cc:	bf00      	nop
 80021ce:	3714      	adds	r7, #20
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	3b10      	subs	r3, #16
 80021e8:	4a14      	ldr	r2, [pc, #80]	; (800223c <DMA_CalcBaseAndBitshift+0x64>)
 80021ea:	fba2 2303 	umull	r2, r3, r2, r3
 80021ee:	091b      	lsrs	r3, r3, #4
 80021f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021f2:	4a13      	ldr	r2, [pc, #76]	; (8002240 <DMA_CalcBaseAndBitshift+0x68>)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4413      	add	r3, r2
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	461a      	mov	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2b03      	cmp	r3, #3
 8002204:	d909      	bls.n	800221a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800220e:	f023 0303 	bic.w	r3, r3, #3
 8002212:	1d1a      	adds	r2, r3, #4
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	659a      	str	r2, [r3, #88]	; 0x58
 8002218:	e007      	b.n	800222a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002222:	f023 0303 	bic.w	r3, r3, #3
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800222e:	4618      	mov	r0, r3
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	aaaaaaab 	.word	0xaaaaaaab
 8002240:	08007454 	.word	0x08007454

08002244 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800224c:	2300      	movs	r3, #0
 800224e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d11f      	bne.n	800229e <DMA_CheckFifoParam+0x5a>
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	2b03      	cmp	r3, #3
 8002262:	d856      	bhi.n	8002312 <DMA_CheckFifoParam+0xce>
 8002264:	a201      	add	r2, pc, #4	; (adr r2, 800226c <DMA_CheckFifoParam+0x28>)
 8002266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800226a:	bf00      	nop
 800226c:	0800227d 	.word	0x0800227d
 8002270:	0800228f 	.word	0x0800228f
 8002274:	0800227d 	.word	0x0800227d
 8002278:	08002313 	.word	0x08002313
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002280:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d046      	beq.n	8002316 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800228c:	e043      	b.n	8002316 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002292:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002296:	d140      	bne.n	800231a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800229c:	e03d      	b.n	800231a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	699b      	ldr	r3, [r3, #24]
 80022a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022a6:	d121      	bne.n	80022ec <DMA_CheckFifoParam+0xa8>
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d837      	bhi.n	800231e <DMA_CheckFifoParam+0xda>
 80022ae:	a201      	add	r2, pc, #4	; (adr r2, 80022b4 <DMA_CheckFifoParam+0x70>)
 80022b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b4:	080022c5 	.word	0x080022c5
 80022b8:	080022cb 	.word	0x080022cb
 80022bc:	080022c5 	.word	0x080022c5
 80022c0:	080022dd 	.word	0x080022dd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	73fb      	strb	r3, [r7, #15]
      break;
 80022c8:	e030      	b.n	800232c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d025      	beq.n	8002322 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022da:	e022      	b.n	8002322 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022e4:	d11f      	bne.n	8002326 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022ea:	e01c      	b.n	8002326 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d903      	bls.n	80022fa <DMA_CheckFifoParam+0xb6>
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	2b03      	cmp	r3, #3
 80022f6:	d003      	beq.n	8002300 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022f8:	e018      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	73fb      	strb	r3, [r7, #15]
      break;
 80022fe:	e015      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002304:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00e      	beq.n	800232a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	73fb      	strb	r3, [r7, #15]
      break;
 8002310:	e00b      	b.n	800232a <DMA_CheckFifoParam+0xe6>
      break;
 8002312:	bf00      	nop
 8002314:	e00a      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      break;
 8002316:	bf00      	nop
 8002318:	e008      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      break;
 800231a:	bf00      	nop
 800231c:	e006      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      break;
 800231e:	bf00      	nop
 8002320:	e004      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      break;
 8002322:	bf00      	nop
 8002324:	e002      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      break;   
 8002326:	bf00      	nop
 8002328:	e000      	b.n	800232c <DMA_CheckFifoParam+0xe8>
      break;
 800232a:	bf00      	nop
    }
  } 
  
  return status; 
 800232c:	7bfb      	ldrb	r3, [r7, #15]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3714      	adds	r7, #20
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop

0800233c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800233c:	b480      	push	{r7}
 800233e:	b089      	sub	sp, #36	; 0x24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800234e:	2300      	movs	r3, #0
 8002350:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002352:	2300      	movs	r3, #0
 8002354:	61fb      	str	r3, [r7, #28]
 8002356:	e16b      	b.n	8002630 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002358:	2201      	movs	r2, #1
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	4013      	ands	r3, r2
 800236a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	429a      	cmp	r2, r3
 8002372:	f040 815a 	bne.w	800262a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f003 0303 	and.w	r3, r3, #3
 800237e:	2b01      	cmp	r3, #1
 8002380:	d005      	beq.n	800238e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800238a:	2b02      	cmp	r3, #2
 800238c:	d130      	bne.n	80023f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	2203      	movs	r2, #3
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4013      	ands	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	fa02 f303 	lsl.w	r3, r2, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023c4:	2201      	movs	r2, #1
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	4013      	ands	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	091b      	lsrs	r3, r3, #4
 80023da:	f003 0201 	and.w	r2, r3, #1
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	d017      	beq.n	800242c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	2203      	movs	r2, #3
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4013      	ands	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4313      	orrs	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d123      	bne.n	8002480 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	08da      	lsrs	r2, r3, #3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3208      	adds	r2, #8
 8002440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002444:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	f003 0307 	and.w	r3, r3, #7
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	220f      	movs	r2, #15
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	691a      	ldr	r2, [r3, #16]
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	08da      	lsrs	r2, r3, #3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3208      	adds	r2, #8
 800247a:	69b9      	ldr	r1, [r7, #24]
 800247c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	2203      	movs	r2, #3
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4013      	ands	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 0203 	and.w	r2, r3, #3
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 80b4 	beq.w	800262a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	4b60      	ldr	r3, [pc, #384]	; (8002648 <HAL_GPIO_Init+0x30c>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ca:	4a5f      	ldr	r2, [pc, #380]	; (8002648 <HAL_GPIO_Init+0x30c>)
 80024cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024d0:	6453      	str	r3, [r2, #68]	; 0x44
 80024d2:	4b5d      	ldr	r3, [pc, #372]	; (8002648 <HAL_GPIO_Init+0x30c>)
 80024d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024de:	4a5b      	ldr	r2, [pc, #364]	; (800264c <HAL_GPIO_Init+0x310>)
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	089b      	lsrs	r3, r3, #2
 80024e4:	3302      	adds	r3, #2
 80024e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	f003 0303 	and.w	r3, r3, #3
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	220f      	movs	r2, #15
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	43db      	mvns	r3, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4013      	ands	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a52      	ldr	r2, [pc, #328]	; (8002650 <HAL_GPIO_Init+0x314>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d02b      	beq.n	8002562 <HAL_GPIO_Init+0x226>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a51      	ldr	r2, [pc, #324]	; (8002654 <HAL_GPIO_Init+0x318>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d025      	beq.n	800255e <HAL_GPIO_Init+0x222>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a50      	ldr	r2, [pc, #320]	; (8002658 <HAL_GPIO_Init+0x31c>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d01f      	beq.n	800255a <HAL_GPIO_Init+0x21e>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a4f      	ldr	r2, [pc, #316]	; (800265c <HAL_GPIO_Init+0x320>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d019      	beq.n	8002556 <HAL_GPIO_Init+0x21a>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a4e      	ldr	r2, [pc, #312]	; (8002660 <HAL_GPIO_Init+0x324>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <HAL_GPIO_Init+0x216>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a4d      	ldr	r2, [pc, #308]	; (8002664 <HAL_GPIO_Init+0x328>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00d      	beq.n	800254e <HAL_GPIO_Init+0x212>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a4c      	ldr	r2, [pc, #304]	; (8002668 <HAL_GPIO_Init+0x32c>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d007      	beq.n	800254a <HAL_GPIO_Init+0x20e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a4b      	ldr	r2, [pc, #300]	; (800266c <HAL_GPIO_Init+0x330>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d101      	bne.n	8002546 <HAL_GPIO_Init+0x20a>
 8002542:	2307      	movs	r3, #7
 8002544:	e00e      	b.n	8002564 <HAL_GPIO_Init+0x228>
 8002546:	2308      	movs	r3, #8
 8002548:	e00c      	b.n	8002564 <HAL_GPIO_Init+0x228>
 800254a:	2306      	movs	r3, #6
 800254c:	e00a      	b.n	8002564 <HAL_GPIO_Init+0x228>
 800254e:	2305      	movs	r3, #5
 8002550:	e008      	b.n	8002564 <HAL_GPIO_Init+0x228>
 8002552:	2304      	movs	r3, #4
 8002554:	e006      	b.n	8002564 <HAL_GPIO_Init+0x228>
 8002556:	2303      	movs	r3, #3
 8002558:	e004      	b.n	8002564 <HAL_GPIO_Init+0x228>
 800255a:	2302      	movs	r3, #2
 800255c:	e002      	b.n	8002564 <HAL_GPIO_Init+0x228>
 800255e:	2301      	movs	r3, #1
 8002560:	e000      	b.n	8002564 <HAL_GPIO_Init+0x228>
 8002562:	2300      	movs	r3, #0
 8002564:	69fa      	ldr	r2, [r7, #28]
 8002566:	f002 0203 	and.w	r2, r2, #3
 800256a:	0092      	lsls	r2, r2, #2
 800256c:	4093      	lsls	r3, r2
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	4313      	orrs	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002574:	4935      	ldr	r1, [pc, #212]	; (800264c <HAL_GPIO_Init+0x310>)
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	089b      	lsrs	r3, r3, #2
 800257a:	3302      	adds	r3, #2
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002582:	4b3b      	ldr	r3, [pc, #236]	; (8002670 <HAL_GPIO_Init+0x334>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	43db      	mvns	r3, r3
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	4013      	ands	r3, r2
 8002590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025a6:	4a32      	ldr	r2, [pc, #200]	; (8002670 <HAL_GPIO_Init+0x334>)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80025ac:	4b30      	ldr	r3, [pc, #192]	; (8002670 <HAL_GPIO_Init+0x334>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	43db      	mvns	r3, r3
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	4013      	ands	r3, r2
 80025ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025d0:	4a27      	ldr	r2, [pc, #156]	; (8002670 <HAL_GPIO_Init+0x334>)
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025d6:	4b26      	ldr	r3, [pc, #152]	; (8002670 <HAL_GPIO_Init+0x334>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	43db      	mvns	r3, r3
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	4013      	ands	r3, r2
 80025e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025f2:	69ba      	ldr	r2, [r7, #24]
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025fa:	4a1d      	ldr	r2, [pc, #116]	; (8002670 <HAL_GPIO_Init+0x334>)
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002600:	4b1b      	ldr	r3, [pc, #108]	; (8002670 <HAL_GPIO_Init+0x334>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	43db      	mvns	r3, r3
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	4013      	ands	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800261c:	69ba      	ldr	r2, [r7, #24]
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4313      	orrs	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002624:	4a12      	ldr	r2, [pc, #72]	; (8002670 <HAL_GPIO_Init+0x334>)
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	3301      	adds	r3, #1
 800262e:	61fb      	str	r3, [r7, #28]
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	2b0f      	cmp	r3, #15
 8002634:	f67f ae90 	bls.w	8002358 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002638:	bf00      	nop
 800263a:	bf00      	nop
 800263c:	3724      	adds	r7, #36	; 0x24
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800
 800264c:	40013800 	.word	0x40013800
 8002650:	40020000 	.word	0x40020000
 8002654:	40020400 	.word	0x40020400
 8002658:	40020800 	.word	0x40020800
 800265c:	40020c00 	.word	0x40020c00
 8002660:	40021000 	.word	0x40021000
 8002664:	40021400 	.word	0x40021400
 8002668:	40021800 	.word	0x40021800
 800266c:	40021c00 	.word	0x40021c00
 8002670:	40013c00 	.word	0x40013c00

08002674 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	691a      	ldr	r2, [r3, #16]
 8002684:	887b      	ldrh	r3, [r7, #2]
 8002686:	4013      	ands	r3, r2
 8002688:	2b00      	cmp	r3, #0
 800268a:	d002      	beq.n	8002692 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800268c:	2301      	movs	r3, #1
 800268e:	73fb      	strb	r3, [r7, #15]
 8002690:	e001      	b.n	8002696 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002692:	2300      	movs	r3, #0
 8002694:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002696:	7bfb      	ldrb	r3, [r7, #15]
}
 8002698:	4618      	mov	r0, r3
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	807b      	strh	r3, [r7, #2]
 80026b0:	4613      	mov	r3, r2
 80026b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026b4:	787b      	ldrb	r3, [r7, #1]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026ba:	887a      	ldrh	r2, [r7, #2]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026c0:	e003      	b.n	80026ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026c2:	887b      	ldrh	r3, [r7, #2]
 80026c4:	041a      	lsls	r2, r3, #16
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	619a      	str	r2, [r3, #24]
}
 80026ca:	bf00      	nop
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
	...

080026d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026e4:	695a      	ldr	r2, [r3, #20]
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	4013      	ands	r3, r2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d006      	beq.n	80026fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026ee:	4a05      	ldr	r2, [pc, #20]	; (8002704 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026f0:	88fb      	ldrh	r3, [r7, #6]
 80026f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fe fb22 	bl	8000d40 <HAL_GPIO_EXTI_Callback>
  }
}
 80026fc:	bf00      	nop
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40013c00 	.word	0x40013c00

08002708 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e12b      	b.n	8002972 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d106      	bne.n	8002734 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7fe fde0 	bl	80012f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2224      	movs	r2, #36	; 0x24
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0201 	bic.w	r2, r2, #1
 800274a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800275a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800276a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800276c:	f003 f852 	bl	8005814 <HAL_RCC_GetPCLK1Freq>
 8002770:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	4a81      	ldr	r2, [pc, #516]	; (800297c <HAL_I2C_Init+0x274>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d807      	bhi.n	800278c <HAL_I2C_Init+0x84>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4a80      	ldr	r2, [pc, #512]	; (8002980 <HAL_I2C_Init+0x278>)
 8002780:	4293      	cmp	r3, r2
 8002782:	bf94      	ite	ls
 8002784:	2301      	movls	r3, #1
 8002786:	2300      	movhi	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	e006      	b.n	800279a <HAL_I2C_Init+0x92>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4a7d      	ldr	r2, [pc, #500]	; (8002984 <HAL_I2C_Init+0x27c>)
 8002790:	4293      	cmp	r3, r2
 8002792:	bf94      	ite	ls
 8002794:	2301      	movls	r3, #1
 8002796:	2300      	movhi	r3, #0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e0e7      	b.n	8002972 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4a78      	ldr	r2, [pc, #480]	; (8002988 <HAL_I2C_Init+0x280>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	0c9b      	lsrs	r3, r3, #18
 80027ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	430a      	orrs	r2, r1
 80027c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	4a6a      	ldr	r2, [pc, #424]	; (800297c <HAL_I2C_Init+0x274>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d802      	bhi.n	80027dc <HAL_I2C_Init+0xd4>
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	3301      	adds	r3, #1
 80027da:	e009      	b.n	80027f0 <HAL_I2C_Init+0xe8>
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027e2:	fb02 f303 	mul.w	r3, r2, r3
 80027e6:	4a69      	ldr	r2, [pc, #420]	; (800298c <HAL_I2C_Init+0x284>)
 80027e8:	fba2 2303 	umull	r2, r3, r2, r3
 80027ec:	099b      	lsrs	r3, r3, #6
 80027ee:	3301      	adds	r3, #1
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	6812      	ldr	r2, [r2, #0]
 80027f4:	430b      	orrs	r3, r1
 80027f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002802:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	495c      	ldr	r1, [pc, #368]	; (800297c <HAL_I2C_Init+0x274>)
 800280c:	428b      	cmp	r3, r1
 800280e:	d819      	bhi.n	8002844 <HAL_I2C_Init+0x13c>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	1e59      	subs	r1, r3, #1
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	fbb1 f3f3 	udiv	r3, r1, r3
 800281e:	1c59      	adds	r1, r3, #1
 8002820:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002824:	400b      	ands	r3, r1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00a      	beq.n	8002840 <HAL_I2C_Init+0x138>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	1e59      	subs	r1, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	fbb1 f3f3 	udiv	r3, r1, r3
 8002838:	3301      	adds	r3, #1
 800283a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800283e:	e051      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 8002840:	2304      	movs	r3, #4
 8002842:	e04f      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d111      	bne.n	8002870 <HAL_I2C_Init+0x168>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	1e58      	subs	r0, r3, #1
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6859      	ldr	r1, [r3, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	440b      	add	r3, r1
 800285a:	fbb0 f3f3 	udiv	r3, r0, r3
 800285e:	3301      	adds	r3, #1
 8002860:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002864:	2b00      	cmp	r3, #0
 8002866:	bf0c      	ite	eq
 8002868:	2301      	moveq	r3, #1
 800286a:	2300      	movne	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	e012      	b.n	8002896 <HAL_I2C_Init+0x18e>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1e58      	subs	r0, r3, #1
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6859      	ldr	r1, [r3, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	0099      	lsls	r1, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	fbb0 f3f3 	udiv	r3, r0, r3
 8002886:	3301      	adds	r3, #1
 8002888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800288c:	2b00      	cmp	r3, #0
 800288e:	bf0c      	ite	eq
 8002890:	2301      	moveq	r3, #1
 8002892:	2300      	movne	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <HAL_I2C_Init+0x196>
 800289a:	2301      	movs	r3, #1
 800289c:	e022      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10e      	bne.n	80028c4 <HAL_I2C_Init+0x1bc>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1e58      	subs	r0, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6859      	ldr	r1, [r3, #4]
 80028ae:	460b      	mov	r3, r1
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	440b      	add	r3, r1
 80028b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80028b8:	3301      	adds	r3, #1
 80028ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028c2:	e00f      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	1e58      	subs	r0, r3, #1
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6859      	ldr	r1, [r3, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	440b      	add	r3, r1
 80028d2:	0099      	lsls	r1, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028da:	3301      	adds	r3, #1
 80028dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	6809      	ldr	r1, [r1, #0]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69da      	ldr	r2, [r3, #28]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	431a      	orrs	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002912:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	6911      	ldr	r1, [r2, #16]
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	68d2      	ldr	r2, [r2, #12]
 800291e:	4311      	orrs	r1, r2
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	430b      	orrs	r3, r1
 8002926:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	695a      	ldr	r2, [r3, #20]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	000186a0 	.word	0x000186a0
 8002980:	001e847f 	.word	0x001e847f
 8002984:	003d08ff 	.word	0x003d08ff
 8002988:	431bde83 	.word	0x431bde83
 800298c:	10624dd3 	.word	0x10624dd3

08002990 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af02      	add	r7, sp, #8
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	461a      	mov	r2, r3
 800299c:	460b      	mov	r3, r1
 800299e:	817b      	strh	r3, [r7, #10]
 80029a0:	4613      	mov	r3, r2
 80029a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029a4:	f7fe ff78 	bl	8001898 <HAL_GetTick>
 80029a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b20      	cmp	r3, #32
 80029b4:	f040 80e0 	bne.w	8002b78 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	2319      	movs	r3, #25
 80029be:	2201      	movs	r2, #1
 80029c0:	4970      	ldr	r1, [pc, #448]	; (8002b84 <HAL_I2C_Master_Transmit+0x1f4>)
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f002 f8dc 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029ce:	2302      	movs	r3, #2
 80029d0:	e0d3      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_I2C_Master_Transmit+0x50>
 80029dc:	2302      	movs	r3, #2
 80029de:	e0cc      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ea>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d007      	beq.n	8002a06 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 0201 	orr.w	r2, r2, #1
 8002a04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a14:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2221      	movs	r2, #33	; 0x21
 8002a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2210      	movs	r2, #16
 8002a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	893a      	ldrh	r2, [r7, #8]
 8002a36:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4a50      	ldr	r2, [pc, #320]	; (8002b88 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a46:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a48:	8979      	ldrh	r1, [r7, #10]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	6a3a      	ldr	r2, [r7, #32]
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f001 fe9e 	bl	8004790 <I2C_MasterRequestWrite>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e08d      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a5e:	2300      	movs	r3, #0
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a74:	e066      	b.n	8002b44 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	6a39      	ldr	r1, [r7, #32]
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f002 f956 	bl	8004d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00d      	beq.n	8002aa2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	2b04      	cmp	r3, #4
 8002a8c:	d107      	bne.n	8002a9e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a9c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e06b      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa6:	781a      	ldrb	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d11b      	bne.n	8002b18 <HAL_I2C_Master_Transmit+0x188>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d017      	beq.n	8002b18 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aec:	781a      	ldrb	r2, [r3, #0]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	3b01      	subs	r3, #1
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b10:	3b01      	subs	r3, #1
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	6a39      	ldr	r1, [r7, #32]
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f002 f946 	bl	8004dae <I2C_WaitOnBTFFlagUntilTimeout>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00d      	beq.n	8002b44 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d107      	bne.n	8002b40 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b3e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e01a      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d194      	bne.n	8002a76 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	e000      	b.n	8002b7a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b78:	2302      	movs	r3, #2
  }
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3718      	adds	r7, #24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	00100002 	.word	0x00100002
 8002b88:	ffff0000 	.word	0xffff0000

08002b8c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08c      	sub	sp, #48	; 0x30
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	607a      	str	r2, [r7, #4]
 8002b96:	461a      	mov	r2, r3
 8002b98:	460b      	mov	r3, r1
 8002b9a:	817b      	strh	r3, [r7, #10]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ba0:	f7fe fe7a 	bl	8001898 <HAL_GetTick>
 8002ba4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	f040 820b 	bne.w	8002fca <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	2319      	movs	r3, #25
 8002bba:	2201      	movs	r2, #1
 8002bbc:	497c      	ldr	r1, [pc, #496]	; (8002db0 <HAL_I2C_Master_Receive+0x224>)
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f001 ffde 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	e1fe      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_I2C_Master_Receive+0x50>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e1f7      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d007      	beq.n	8002c02 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f042 0201 	orr.w	r2, r2, #1
 8002c00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2222      	movs	r2, #34	; 0x22
 8002c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2210      	movs	r2, #16
 8002c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	893a      	ldrh	r2, [r7, #8]
 8002c32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	4a5c      	ldr	r2, [pc, #368]	; (8002db4 <HAL_I2C_Master_Receive+0x228>)
 8002c42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c44:	8979      	ldrh	r1, [r7, #10]
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f001 fe22 	bl	8004894 <I2C_MasterRequestRead>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e1b8      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d113      	bne.n	8002c8a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c62:	2300      	movs	r3, #0
 8002c64:	623b      	str	r3, [r7, #32]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	623b      	str	r3, [r7, #32]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	623b      	str	r3, [r7, #32]
 8002c76:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	e18c      	b.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d11b      	bne.n	8002cca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ca0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	61fb      	str	r3, [r7, #28]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	61fb      	str	r3, [r7, #28]
 8002cb6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	e16c      	b.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d11b      	bne.n	8002d0a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ce0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	61bb      	str	r3, [r7, #24]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	61bb      	str	r3, [r7, #24]
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	e14c      	b.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	617b      	str	r3, [r7, #20]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	695b      	ldr	r3, [r3, #20]
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	617b      	str	r3, [r7, #20]
 8002d2e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002d30:	e138      	b.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d36:	2b03      	cmp	r3, #3
 8002d38:	f200 80f1 	bhi.w	8002f1e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d123      	bne.n	8002d8c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f002 f8a3 	bl	8004e94 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e139      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	691a      	ldr	r2, [r3, #16]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6a:	1c5a      	adds	r2, r3, #1
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	3b01      	subs	r3, #1
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d8a:	e10b      	b.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d14e      	bne.n	8002e32 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	4906      	ldr	r1, [pc, #24]	; (8002db8 <HAL_I2C_Master_Receive+0x22c>)
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f001 feee 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d008      	beq.n	8002dbc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e10e      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
 8002dae:	bf00      	nop
 8002db0:	00100002 	.word	0x00100002
 8002db4:	ffff0000 	.word	0xffff0000
 8002db8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	691a      	ldr	r2, [r3, #16]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd6:	b2d2      	uxtb	r2, r2
 8002dd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dde:	1c5a      	adds	r2, r3, #1
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	3b01      	subs	r3, #1
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	691a      	ldr	r2, [r3, #16]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e30:	e0b8      	b.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e38:	2200      	movs	r2, #0
 8002e3a:	4966      	ldr	r1, [pc, #408]	; (8002fd4 <HAL_I2C_Master_Receive+0x448>)
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f001 fe9f 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e0bf      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	691a      	ldr	r2, [r3, #16]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6e:	1c5a      	adds	r2, r3, #1
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	2200      	movs	r2, #0
 8002e96:	494f      	ldr	r1, [pc, #316]	; (8002fd4 <HAL_I2C_Master_Receive+0x448>)
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f001 fe71 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e091      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691a      	ldr	r2, [r3, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eca:	1c5a      	adds	r2, r3, #1
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	691a      	ldr	r2, [r3, #16]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	b2d2      	uxtb	r2, r2
 8002ef6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f06:	3b01      	subs	r3, #1
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f1c:	e042      	b.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f001 ffb6 	bl	8004e94 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e04c      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	691a      	ldr	r2, [r3, #16]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d118      	bne.n	8002fa4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	691a      	ldr	r2, [r3, #16]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7c:	b2d2      	uxtb	r2, r2
 8002f7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f47f aec2 	bne.w	8002d32 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	e000      	b.n	8002fcc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002fca:	2302      	movs	r3, #2
  }
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3728      	adds	r7, #40	; 0x28
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	00010004 	.word	0x00010004

08002fd8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b088      	sub	sp, #32
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ff8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003000:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003002:	7bfb      	ldrb	r3, [r7, #15]
 8003004:	2b10      	cmp	r3, #16
 8003006:	d003      	beq.n	8003010 <HAL_I2C_EV_IRQHandler+0x38>
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	2b40      	cmp	r3, #64	; 0x40
 800300c:	f040 80c1 	bne.w	8003192 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10d      	bne.n	8003046 <HAL_I2C_EV_IRQHandler+0x6e>
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003030:	d003      	beq.n	800303a <HAL_I2C_EV_IRQHandler+0x62>
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003038:	d101      	bne.n	800303e <HAL_I2C_EV_IRQHandler+0x66>
 800303a:	2301      	movs	r3, #1
 800303c:	e000      	b.n	8003040 <HAL_I2C_EV_IRQHandler+0x68>
 800303e:	2300      	movs	r3, #0
 8003040:	2b01      	cmp	r3, #1
 8003042:	f000 8132 	beq.w	80032aa <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00c      	beq.n	800306a <HAL_I2C_EV_IRQHandler+0x92>
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	0a5b      	lsrs	r3, r3, #9
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b00      	cmp	r3, #0
 800305a:	d006      	beq.n	800306a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f001 ff9e 	bl	8004f9e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 fd79 	bl	8003b5a <I2C_Master_SB>
 8003068:	e092      	b.n	8003190 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	08db      	lsrs	r3, r3, #3
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d009      	beq.n	800308a <HAL_I2C_EV_IRQHandler+0xb2>
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	0a5b      	lsrs	r3, r3, #9
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 fdef 	bl	8003c66 <I2C_Master_ADD10>
 8003088:	e082      	b.n	8003190 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	085b      	lsrs	r3, r3, #1
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d009      	beq.n	80030aa <HAL_I2C_EV_IRQHandler+0xd2>
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	0a5b      	lsrs	r3, r3, #9
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fe09 	bl	8003cba <I2C_Master_ADDR>
 80030a8:	e072      	b.n	8003190 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	089b      	lsrs	r3, r3, #2
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d03b      	beq.n	800312e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030c4:	f000 80f3 	beq.w	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	09db      	lsrs	r3, r3, #7
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00f      	beq.n	80030f4 <HAL_I2C_EV_IRQHandler+0x11c>
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	0a9b      	lsrs	r3, r3, #10
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d009      	beq.n	80030f4 <HAL_I2C_EV_IRQHandler+0x11c>
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	089b      	lsrs	r3, r3, #2
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d103      	bne.n	80030f4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f9f3 	bl	80034d8 <I2C_MasterTransmit_TXE>
 80030f2:	e04d      	b.n	8003190 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	089b      	lsrs	r3, r3, #2
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80d6 	beq.w	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	0a5b      	lsrs	r3, r3, #9
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 80cf 	beq.w	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003110:	7bbb      	ldrb	r3, [r7, #14]
 8003112:	2b21      	cmp	r3, #33	; 0x21
 8003114:	d103      	bne.n	800311e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fa7a 	bl	8003610 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800311c:	e0c7      	b.n	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	2b40      	cmp	r3, #64	; 0x40
 8003122:	f040 80c4 	bne.w	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 fae8 	bl	80036fc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800312c:	e0bf      	b.n	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003138:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800313c:	f000 80b7 	beq.w	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	099b      	lsrs	r3, r3, #6
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00f      	beq.n	800316c <HAL_I2C_EV_IRQHandler+0x194>
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	0a9b      	lsrs	r3, r3, #10
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b00      	cmp	r3, #0
 8003156:	d009      	beq.n	800316c <HAL_I2C_EV_IRQHandler+0x194>
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	089b      	lsrs	r3, r3, #2
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b00      	cmp	r3, #0
 8003162:	d103      	bne.n	800316c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f000 fb5d 	bl	8003824 <I2C_MasterReceive_RXNE>
 800316a:	e011      	b.n	8003190 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	089b      	lsrs	r3, r3, #2
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 809a 	beq.w	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	0a5b      	lsrs	r3, r3, #9
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	f000 8093 	beq.w	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 fbfc 	bl	8003986 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800318e:	e08e      	b.n	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
 8003190:	e08d      	b.n	80032ae <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d004      	beq.n	80031a4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	61fb      	str	r3, [r7, #28]
 80031a2:	e007      	b.n	80031b4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	085b      	lsrs	r3, r3, #1
 80031b8:	f003 0301 	and.w	r3, r3, #1
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d012      	beq.n	80031e6 <HAL_I2C_EV_IRQHandler+0x20e>
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	0a5b      	lsrs	r3, r3, #9
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00c      	beq.n	80031e6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d003      	beq.n	80031dc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80031dc:	69b9      	ldr	r1, [r7, #24]
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 ffba 	bl	8004158 <I2C_Slave_ADDR>
 80031e4:	e066      	b.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d009      	beq.n	8003206 <HAL_I2C_EV_IRQHandler+0x22e>
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	0a5b      	lsrs	r3, r3, #9
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 fff4 	bl	80041ec <I2C_Slave_STOPF>
 8003204:	e056      	b.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003206:	7bbb      	ldrb	r3, [r7, #14]
 8003208:	2b21      	cmp	r3, #33	; 0x21
 800320a:	d002      	beq.n	8003212 <HAL_I2C_EV_IRQHandler+0x23a>
 800320c:	7bbb      	ldrb	r3, [r7, #14]
 800320e:	2b29      	cmp	r3, #41	; 0x29
 8003210:	d125      	bne.n	800325e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	09db      	lsrs	r3, r3, #7
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00f      	beq.n	800323e <HAL_I2C_EV_IRQHandler+0x266>
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	0a9b      	lsrs	r3, r3, #10
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b00      	cmp	r3, #0
 8003228:	d009      	beq.n	800323e <HAL_I2C_EV_IRQHandler+0x266>
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	089b      	lsrs	r3, r3, #2
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b00      	cmp	r3, #0
 8003234:	d103      	bne.n	800323e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fed0 	bl	8003fdc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800323c:	e039      	b.n	80032b2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	089b      	lsrs	r3, r3, #2
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d033      	beq.n	80032b2 <HAL_I2C_EV_IRQHandler+0x2da>
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	0a5b      	lsrs	r3, r3, #9
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d02d      	beq.n	80032b2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f000 fefd 	bl	8004056 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800325c:	e029      	b.n	80032b2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	099b      	lsrs	r3, r3, #6
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00f      	beq.n	800328a <HAL_I2C_EV_IRQHandler+0x2b2>
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	0a9b      	lsrs	r3, r3, #10
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d009      	beq.n	800328a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	089b      	lsrs	r3, r3, #2
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d103      	bne.n	800328a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 ff08 	bl	8004098 <I2C_SlaveReceive_RXNE>
 8003288:	e014      	b.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	089b      	lsrs	r3, r3, #2
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00e      	beq.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	0a5b      	lsrs	r3, r3, #9
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d008      	beq.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 ff36 	bl	8004114 <I2C_SlaveReceive_BTF>
 80032a8:	e004      	b.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80032aa:	bf00      	nop
 80032ac:	e002      	b.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032ae:	bf00      	nop
 80032b0:	e000      	b.n	80032b4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032b2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80032b4:	3720      	adds	r7, #32
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b08a      	sub	sp, #40	; 0x28
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80032d2:	2300      	movs	r3, #0
 80032d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032dc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	0a1b      	lsrs	r3, r3, #8
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00e      	beq.n	8003308 <HAL_I2C_ER_IRQHandler+0x4e>
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	0a1b      	lsrs	r3, r3, #8
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d008      	beq.n	8003308 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80032f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f8:	f043 0301 	orr.w	r3, r3, #1
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003306:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	0a5b      	lsrs	r3, r3, #9
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00e      	beq.n	8003332 <HAL_I2C_ER_IRQHandler+0x78>
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	0a1b      	lsrs	r3, r3, #8
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b00      	cmp	r3, #0
 800331e:	d008      	beq.n	8003332 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	f043 0302 	orr.w	r3, r3, #2
 8003326:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003330:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	0a9b      	lsrs	r3, r3, #10
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d03f      	beq.n	80033be <HAL_I2C_ER_IRQHandler+0x104>
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	0a1b      	lsrs	r3, r3, #8
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d039      	beq.n	80033be <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800334a:	7efb      	ldrb	r3, [r7, #27]
 800334c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003352:	b29b      	uxth	r3, r3
 8003354:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800335c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003364:	7ebb      	ldrb	r3, [r7, #26]
 8003366:	2b20      	cmp	r3, #32
 8003368:	d112      	bne.n	8003390 <HAL_I2C_ER_IRQHandler+0xd6>
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10f      	bne.n	8003390 <HAL_I2C_ER_IRQHandler+0xd6>
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b21      	cmp	r3, #33	; 0x21
 8003374:	d008      	beq.n	8003388 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003376:	7cfb      	ldrb	r3, [r7, #19]
 8003378:	2b29      	cmp	r3, #41	; 0x29
 800337a:	d005      	beq.n	8003388 <HAL_I2C_ER_IRQHandler+0xce>
 800337c:	7cfb      	ldrb	r3, [r7, #19]
 800337e:	2b28      	cmp	r3, #40	; 0x28
 8003380:	d106      	bne.n	8003390 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2b21      	cmp	r3, #33	; 0x21
 8003386:	d103      	bne.n	8003390 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f001 f85f 	bl	800444c <I2C_Slave_AF>
 800338e:	e016      	b.n	80033be <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003398:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800339a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339c:	f043 0304 	orr.w	r3, r3, #4
 80033a0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80033a2:	7efb      	ldrb	r3, [r7, #27]
 80033a4:	2b10      	cmp	r3, #16
 80033a6:	d002      	beq.n	80033ae <HAL_I2C_ER_IRQHandler+0xf4>
 80033a8:	7efb      	ldrb	r3, [r7, #27]
 80033aa:	2b40      	cmp	r3, #64	; 0x40
 80033ac:	d107      	bne.n	80033be <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033bc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	0adb      	lsrs	r3, r3, #11
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00e      	beq.n	80033e8 <HAL_I2C_ER_IRQHandler+0x12e>
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	0a1b      	lsrs	r3, r3, #8
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d008      	beq.n	80033e8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	f043 0308 	orr.w	r3, r3, #8
 80033dc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80033e6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80033e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d008      	beq.n	8003400 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f001 f896 	bl	800452c <I2C_ITError>
  }
}
 8003400:	bf00      	nop
 8003402:	3728      	adds	r7, #40	; 0x28
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	70fb      	strb	r3, [r7, #3]
 8003464:	4613      	mov	r3, r2
 8003466:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034e6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034ee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d150      	bne.n	80035a0 <I2C_MasterTransmit_TXE+0xc8>
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	2b21      	cmp	r3, #33	; 0x21
 8003502:	d14d      	bne.n	80035a0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b08      	cmp	r3, #8
 8003508:	d01d      	beq.n	8003546 <I2C_MasterTransmit_TXE+0x6e>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b20      	cmp	r3, #32
 800350e:	d01a      	beq.n	8003546 <I2C_MasterTransmit_TXE+0x6e>
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003516:	d016      	beq.n	8003546 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003526:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2211      	movs	r2, #17
 800352c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7ff ff62 	bl	8003408 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003544:	e060      	b.n	8003608 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003554:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003564:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b40      	cmp	r3, #64	; 0x40
 800357e:	d107      	bne.n	8003590 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7ff ff7d 	bl	8003488 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800358e:	e03b      	b.n	8003608 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f7ff ff35 	bl	8003408 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800359e:	e033      	b.n	8003608 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	2b21      	cmp	r3, #33	; 0x21
 80035a4:	d005      	beq.n	80035b2 <I2C_MasterTransmit_TXE+0xda>
 80035a6:	7bbb      	ldrb	r3, [r7, #14]
 80035a8:	2b40      	cmp	r3, #64	; 0x40
 80035aa:	d12d      	bne.n	8003608 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
 80035ae:	2b22      	cmp	r3, #34	; 0x22
 80035b0:	d12a      	bne.n	8003608 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d108      	bne.n	80035ce <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ca:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80035cc:	e01c      	b.n	8003608 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b40      	cmp	r3, #64	; 0x40
 80035d8:	d103      	bne.n	80035e2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f88e 	bl	80036fc <I2C_MemoryTransmit_TXE_BTF>
}
 80035e0:	e012      	b.n	8003608 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e6:	781a      	ldrb	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f2:	1c5a      	adds	r2, r3, #1
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	3b01      	subs	r3, #1
 8003600:	b29a      	uxth	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003606:	e7ff      	b.n	8003608 <I2C_MasterTransmit_TXE+0x130>
 8003608:	bf00      	nop
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b21      	cmp	r3, #33	; 0x21
 8003628:	d164      	bne.n	80036f4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800362e:	b29b      	uxth	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	d012      	beq.n	800365a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	781a      	ldrb	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003644:	1c5a      	adds	r2, r3, #1
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800364e:	b29b      	uxth	r3, r3
 8003650:	3b01      	subs	r3, #1
 8003652:	b29a      	uxth	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003658:	e04c      	b.n	80036f4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b08      	cmp	r3, #8
 800365e:	d01d      	beq.n	800369c <I2C_MasterTransmit_BTF+0x8c>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2b20      	cmp	r3, #32
 8003664:	d01a      	beq.n	800369c <I2C_MasterTransmit_BTF+0x8c>
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800366c:	d016      	beq.n	800369c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800367c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2211      	movs	r2, #17
 8003682:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2220      	movs	r2, #32
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f7ff feb7 	bl	8003408 <HAL_I2C_MasterTxCpltCallback>
}
 800369a:	e02b      	b.n	80036f4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80036aa:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ba:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2220      	movs	r2, #32
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b40      	cmp	r3, #64	; 0x40
 80036d4:	d107      	bne.n	80036e6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7ff fed2 	bl	8003488 <HAL_I2C_MemTxCpltCallback>
}
 80036e4:	e006      	b.n	80036f4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f7ff fe8a 	bl	8003408 <HAL_I2C_MasterTxCpltCallback>
}
 80036f4:	bf00      	nop
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800370a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003710:	2b00      	cmp	r3, #0
 8003712:	d11d      	bne.n	8003750 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003718:	2b01      	cmp	r3, #1
 800371a:	d10b      	bne.n	8003734 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003720:	b2da      	uxtb	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800372c:	1c9a      	adds	r2, r3, #2
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003732:	e073      	b.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003738:	b29b      	uxth	r3, r3
 800373a:	121b      	asrs	r3, r3, #8
 800373c:	b2da      	uxtb	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800374e:	e065      	b.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003754:	2b01      	cmp	r3, #1
 8003756:	d10b      	bne.n	8003770 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800375c:	b2da      	uxtb	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800376e:	e055      	b.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003774:	2b02      	cmp	r3, #2
 8003776:	d151      	bne.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2b22      	cmp	r3, #34	; 0x22
 800377c:	d10d      	bne.n	800379a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800378c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003798:	e040      	b.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379e:	b29b      	uxth	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d015      	beq.n	80037d0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80037a4:	7bfb      	ldrb	r3, [r7, #15]
 80037a6:	2b21      	cmp	r3, #33	; 0x21
 80037a8:	d112      	bne.n	80037d0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ae:	781a      	ldrb	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ba:	1c5a      	adds	r2, r3, #1
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	3b01      	subs	r3, #1
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80037ce:	e025      	b.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d120      	bne.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80037da:	7bfb      	ldrb	r3, [r7, #15]
 80037dc:	2b21      	cmp	r3, #33	; 0x21
 80037de:	d11d      	bne.n	800381c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80037ee:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037fe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2220      	movs	r2, #32
 800380a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7ff fe36 	bl	8003488 <HAL_I2C_MemTxCpltCallback>
}
 800381c:	bf00      	nop
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b22      	cmp	r3, #34	; 0x22
 8003836:	f040 80a2 	bne.w	800397e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800383e:	b29b      	uxth	r3, r3
 8003840:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2b03      	cmp	r3, #3
 8003846:	d921      	bls.n	800388c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	691a      	ldr	r2, [r3, #16]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003864:	b29b      	uxth	r3, r3
 8003866:	3b01      	subs	r3, #1
 8003868:	b29a      	uxth	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b03      	cmp	r3, #3
 8003876:	f040 8082 	bne.w	800397e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003888:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800388a:	e078      	b.n	800397e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003890:	2b02      	cmp	r3, #2
 8003892:	d074      	beq.n	800397e <I2C_MasterReceive_RXNE+0x15a>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d002      	beq.n	80038a0 <I2C_MasterReceive_RXNE+0x7c>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d16e      	bne.n	800397e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f001 fac5 	bl	8004e30 <I2C_WaitOnSTOPRequestThroughIT>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d142      	bne.n	8003932 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038ba:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80038ca:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691a      	ldr	r2, [r3, #16]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	3b01      	subs	r3, #1
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2220      	movs	r2, #32
 80038f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b40      	cmp	r3, #64	; 0x40
 8003904:	d10a      	bne.n	800391c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fdc1 	bl	800349c <HAL_I2C_MemRxCpltCallback>
}
 800391a:	e030      	b.n	800397e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2212      	movs	r2, #18
 8003928:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7ff fd76 	bl	800341c <HAL_I2C_MasterRxCpltCallback>
}
 8003930:	e025      	b.n	800397e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003940:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	691a      	ldr	r2, [r3, #16]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	b2d2      	uxtb	r2, r2
 800394e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395e:	b29b      	uxth	r3, r3
 8003960:	3b01      	subs	r3, #1
 8003962:	b29a      	uxth	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2220      	movs	r2, #32
 800396c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f7ff fd99 	bl	80034b0 <HAL_I2C_ErrorCallback>
}
 800397e:	bf00      	nop
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b084      	sub	sp, #16
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003992:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b04      	cmp	r3, #4
 800399c:	d11b      	bne.n	80039d6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039ac:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	b2d2      	uxtb	r2, r2
 80039ba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	3b01      	subs	r3, #1
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80039d4:	e0bd      	b.n	8003b52 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039da:	b29b      	uxth	r3, r3
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d129      	bne.n	8003a34 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039ee:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	d00a      	beq.n	8003a0c <I2C_MasterReceive_BTF+0x86>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d007      	beq.n	8003a0c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a0a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	691a      	ldr	r2, [r3, #16]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	1c5a      	adds	r2, r3, #1
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003a32:	e08e      	b.n	8003b52 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d176      	bne.n	8003b2c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d002      	beq.n	8003a4a <I2C_MasterReceive_BTF+0xc4>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2b10      	cmp	r3, #16
 8003a48:	d108      	bne.n	8003a5c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a58:	601a      	str	r2, [r3, #0]
 8003a5a:	e019      	b.n	8003a90 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2b04      	cmp	r3, #4
 8003a60:	d002      	beq.n	8003a68 <I2C_MasterReceive_BTF+0xe2>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d108      	bne.n	8003a7a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	e00a      	b.n	8003a90 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2b10      	cmp	r3, #16
 8003a7e:	d007      	beq.n	8003a90 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a8e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	691a      	ldr	r2, [r3, #16]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9a:	b2d2      	uxtb	r2, r2
 8003a9c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	691a      	ldr	r2, [r3, #16]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac0:	b2d2      	uxtb	r2, r2
 8003ac2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac8:	1c5a      	adds	r2, r3, #1
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003aea:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b40      	cmp	r3, #64	; 0x40
 8003afe:	d10a      	bne.n	8003b16 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7ff fcc4 	bl	800349c <HAL_I2C_MemRxCpltCallback>
}
 8003b14:	e01d      	b.n	8003b52 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2212      	movs	r2, #18
 8003b22:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f7ff fc79 	bl	800341c <HAL_I2C_MasterRxCpltCallback>
}
 8003b2a:	e012      	b.n	8003b52 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	691a      	ldr	r2, [r3, #16]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	b2d2      	uxtb	r2, r2
 8003b38:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	1c5a      	adds	r2, r3, #1
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003b52:	bf00      	nop
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b40      	cmp	r3, #64	; 0x40
 8003b6c:	d117      	bne.n	8003b9e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d109      	bne.n	8003b8a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b86:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003b88:	e067      	b.n	8003c5a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	f043 0301 	orr.w	r3, r3, #1
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	611a      	str	r2, [r3, #16]
}
 8003b9c:	e05d      	b.n	8003c5a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ba6:	d133      	bne.n	8003c10 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b21      	cmp	r3, #33	; 0x21
 8003bb2:	d109      	bne.n	8003bc8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	461a      	mov	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bc4:	611a      	str	r2, [r3, #16]
 8003bc6:	e008      	b.n	8003bda <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	f043 0301 	orr.w	r3, r3, #1
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d004      	beq.n	8003bec <I2C_Master_SB+0x92>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d108      	bne.n	8003bfe <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d032      	beq.n	8003c5a <I2C_Master_SB+0x100>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d02d      	beq.n	8003c5a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c0c:	605a      	str	r2, [r3, #4]
}
 8003c0e:	e024      	b.n	8003c5a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10e      	bne.n	8003c36 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	11db      	asrs	r3, r3, #7
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	f003 0306 	and.w	r3, r3, #6
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	f063 030f 	orn	r3, r3, #15
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	611a      	str	r2, [r3, #16]
}
 8003c34:	e011      	b.n	8003c5a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d10d      	bne.n	8003c5a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	11db      	asrs	r3, r3, #7
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	f003 0306 	and.w	r3, r3, #6
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	f063 030e 	orn	r3, r3, #14
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	611a      	str	r2, [r3, #16]
}
 8003c5a:	bf00      	nop
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b083      	sub	sp, #12
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d004      	beq.n	8003c8c <I2C_Master_ADD10+0x26>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d108      	bne.n	8003c9e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00c      	beq.n	8003cae <I2C_Master_ADD10+0x48>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d007      	beq.n	8003cae <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cac:	605a      	str	r2, [r3, #4]
  }
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr

08003cba <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003cba:	b480      	push	{r7}
 8003cbc:	b091      	sub	sp, #68	; 0x44
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cc8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b22      	cmp	r3, #34	; 0x22
 8003ce2:	f040 8169 	bne.w	8003fb8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10f      	bne.n	8003d0e <I2C_Master_ADDR+0x54>
 8003cee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003cf2:	2b40      	cmp	r3, #64	; 0x40
 8003cf4:	d10b      	bne.n	8003d0e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	633b      	str	r3, [r7, #48]	; 0x30
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	633b      	str	r3, [r7, #48]	; 0x30
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	633b      	str	r3, [r7, #48]	; 0x30
 8003d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d0c:	e160      	b.n	8003fd0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d11d      	bne.n	8003d52 <I2C_Master_ADDR+0x98>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003d1e:	d118      	bne.n	8003d52 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d20:	2300      	movs	r3, #0
 8003d22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d44:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d4a:	1c5a      	adds	r2, r3, #1
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	651a      	str	r2, [r3, #80]	; 0x50
 8003d50:	e13e      	b.n	8003fd0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d113      	bne.n	8003d84 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d70:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	e115      	b.n	8003fb0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	f040 808a 	bne.w	8003ea4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d92:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d96:	d137      	bne.n	8003e08 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003da6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003db2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003db6:	d113      	bne.n	8003de0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dc6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dc8:	2300      	movs	r3, #0
 8003dca:	627b      	str	r3, [r7, #36]	; 0x24
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	627b      	str	r3, [r7, #36]	; 0x24
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dde:	e0e7      	b.n	8003fb0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de0:	2300      	movs	r3, #0
 8003de2:	623b      	str	r3, [r7, #32]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	623b      	str	r3, [r7, #32]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	623b      	str	r3, [r7, #32]
 8003df4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	e0d3      	b.n	8003fb0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	d02e      	beq.n	8003e6c <I2C_Master_ADDR+0x1b2>
 8003e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e10:	2b20      	cmp	r3, #32
 8003e12:	d02b      	beq.n	8003e6c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e16:	2b12      	cmp	r3, #18
 8003e18:	d102      	bne.n	8003e20 <I2C_Master_ADDR+0x166>
 8003e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d125      	bne.n	8003e6c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	d00e      	beq.n	8003e44 <I2C_Master_ADDR+0x18a>
 8003e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d00b      	beq.n	8003e44 <I2C_Master_ADDR+0x18a>
 8003e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e2e:	2b10      	cmp	r3, #16
 8003e30:	d008      	beq.n	8003e44 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e40:	601a      	str	r2, [r3, #0]
 8003e42:	e007      	b.n	8003e54 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e52:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e54:	2300      	movs	r3, #0
 8003e56:	61fb      	str	r3, [r7, #28]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	61fb      	str	r3, [r7, #28]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	61fb      	str	r3, [r7, #28]
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	e0a1      	b.n	8003fb0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e7a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	61bb      	str	r3, [r7, #24]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	61bb      	str	r3, [r7, #24]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	61bb      	str	r3, [r7, #24]
 8003e90:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	e085      	b.n	8003fb0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d14d      	bne.n	8003f4a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d016      	beq.n	8003ee2 <I2C_Master_ADDR+0x228>
 8003eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d013      	beq.n	8003ee2 <I2C_Master_ADDR+0x228>
 8003eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ebc:	2b10      	cmp	r3, #16
 8003ebe:	d010      	beq.n	8003ee2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ece:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ede:	601a      	str	r2, [r3, #0]
 8003ee0:	e007      	b.n	8003ef2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ef0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003efc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f00:	d117      	bne.n	8003f32 <I2C_Master_ADDR+0x278>
 8003f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f04:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f08:	d00b      	beq.n	8003f22 <I2C_Master_ADDR+0x268>
 8003f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d008      	beq.n	8003f22 <I2C_Master_ADDR+0x268>
 8003f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f12:	2b08      	cmp	r3, #8
 8003f14:	d005      	beq.n	8003f22 <I2C_Master_ADDR+0x268>
 8003f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f18:	2b10      	cmp	r3, #16
 8003f1a:	d002      	beq.n	8003f22 <I2C_Master_ADDR+0x268>
 8003f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f1e:	2b20      	cmp	r3, #32
 8003f20:	d107      	bne.n	8003f32 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f30:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f32:	2300      	movs	r3, #0
 8003f34:	617b      	str	r3, [r7, #20]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	e032      	b.n	8003fb0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f58:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f68:	d117      	bne.n	8003f9a <I2C_Master_ADDR+0x2e0>
 8003f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f6c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f70:	d00b      	beq.n	8003f8a <I2C_Master_ADDR+0x2d0>
 8003f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d008      	beq.n	8003f8a <I2C_Master_ADDR+0x2d0>
 8003f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d005      	beq.n	8003f8a <I2C_Master_ADDR+0x2d0>
 8003f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f80:	2b10      	cmp	r3, #16
 8003f82:	d002      	beq.n	8003f8a <I2C_Master_ADDR+0x2d0>
 8003f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	d107      	bne.n	8003f9a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f98:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	613b      	str	r3, [r7, #16]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	613b      	str	r3, [r7, #16]
 8003fae:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003fb6:	e00b      	b.n	8003fd0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	60fb      	str	r3, [r7, #12]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	60fb      	str	r3, [r7, #12]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
}
 8003fce:	e7ff      	b.n	8003fd0 <I2C_Master_ADDR+0x316>
 8003fd0:	bf00      	nop
 8003fd2:	3744      	adds	r7, #68	; 0x44
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fea:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d02b      	beq.n	800404e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	781a      	ldrb	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004010:	b29b      	uxth	r3, r3
 8004012:	3b01      	subs	r3, #1
 8004014:	b29a      	uxth	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800401e:	b29b      	uxth	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	d114      	bne.n	800404e <I2C_SlaveTransmit_TXE+0x72>
 8004024:	7bfb      	ldrb	r3, [r7, #15]
 8004026:	2b29      	cmp	r3, #41	; 0x29
 8004028:	d111      	bne.n	800404e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004038:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2221      	movs	r2, #33	; 0x21
 800403e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2228      	movs	r2, #40	; 0x28
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7ff f9f1 	bl	8003430 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800404e:	bf00      	nop
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004056:	b480      	push	{r7}
 8004058:	b083      	sub	sp, #12
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004062:	b29b      	uxth	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	d011      	beq.n	800408c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406c:	781a      	ldrb	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	1c5a      	adds	r2, r3, #1
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004082:	b29b      	uxth	r3, r3
 8004084:	3b01      	subs	r3, #1
 8004086:	b29a      	uxth	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d02c      	beq.n	800410c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	691a      	ldr	r2, [r3, #16]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040bc:	b2d2      	uxtb	r2, r2
 80040be:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	3b01      	subs	r3, #1
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d114      	bne.n	800410c <I2C_SlaveReceive_RXNE+0x74>
 80040e2:	7bfb      	ldrb	r3, [r7, #15]
 80040e4:	2b2a      	cmp	r3, #42	; 0x2a
 80040e6:	d111      	bne.n	800410c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040f6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2222      	movs	r2, #34	; 0x22
 80040fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2228      	movs	r2, #40	; 0x28
 8004102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff f99c 	bl	8003444 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800410c:	bf00      	nop
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d012      	beq.n	800414c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	691a      	ldr	r2, [r3, #16]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004130:	b2d2      	uxtb	r2, r2
 8004132:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	1c5a      	adds	r2, r3, #1
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004162:	2300      	movs	r3, #0
 8004164:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800416c:	b2db      	uxtb	r3, r3
 800416e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004172:	2b28      	cmp	r3, #40	; 0x28
 8004174:	d127      	bne.n	80041c6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004184:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	089b      	lsrs	r3, r3, #2
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004192:	2301      	movs	r3, #1
 8004194:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	09db      	lsrs	r3, r3, #7
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d103      	bne.n	80041aa <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	81bb      	strh	r3, [r7, #12]
 80041a8:	e002      	b.n	80041b0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80041b8:	89ba      	ldrh	r2, [r7, #12]
 80041ba:	7bfb      	ldrb	r3, [r7, #15]
 80041bc:	4619      	mov	r1, r3
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7ff f94a 	bl	8003458 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80041c4:	e00e      	b.n	80041e4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c6:	2300      	movs	r3, #0
 80041c8:	60bb      	str	r3, [r7, #8]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	60bb      	str	r3, [r7, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	60bb      	str	r3, [r7, #8]
 80041da:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041fa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800420a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800420c:	2300      	movs	r3, #0
 800420e:	60bb      	str	r3, [r7, #8]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0201 	orr.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004238:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004244:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004248:	d172      	bne.n	8004330 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800424a:	7bfb      	ldrb	r3, [r7, #15]
 800424c:	2b22      	cmp	r3, #34	; 0x22
 800424e:	d002      	beq.n	8004256 <I2C_Slave_STOPF+0x6a>
 8004250:	7bfb      	ldrb	r3, [r7, #15]
 8004252:	2b2a      	cmp	r3, #42	; 0x2a
 8004254:	d135      	bne.n	80042c2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	b29a      	uxth	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d005      	beq.n	800427a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	f043 0204 	orr.w	r2, r3, #4
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004288:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800428e:	4618      	mov	r0, r3
 8004290:	f7fd ff66 	bl	8002160 <HAL_DMA_GetState>
 8004294:	4603      	mov	r3, r0
 8004296:	2b01      	cmp	r3, #1
 8004298:	d049      	beq.n	800432e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429e:	4a69      	ldr	r2, [pc, #420]	; (8004444 <I2C_Slave_STOPF+0x258>)
 80042a0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fd fdae 	bl	8001e08 <HAL_DMA_Abort_IT>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d03d      	beq.n	800432e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042bc:	4610      	mov	r0, r2
 80042be:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80042c0:	e035      	b.n	800432e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d005      	beq.n	80042e6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	f043 0204 	orr.w	r2, r3, #4
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7fd ff30 	bl	8002160 <HAL_DMA_GetState>
 8004300:	4603      	mov	r3, r0
 8004302:	2b01      	cmp	r3, #1
 8004304:	d014      	beq.n	8004330 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800430a:	4a4e      	ldr	r2, [pc, #312]	; (8004444 <I2C_Slave_STOPF+0x258>)
 800430c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004312:	4618      	mov	r0, r3
 8004314:	f7fd fd78 	bl	8001e08 <HAL_DMA_Abort_IT>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d008      	beq.n	8004330 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004322:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004328:	4610      	mov	r0, r2
 800432a:	4798      	blx	r3
 800432c:	e000      	b.n	8004330 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800432e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d03e      	beq.n	80043b8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b04      	cmp	r3, #4
 8004346:	d112      	bne.n	800436e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	691a      	ldr	r2, [r3, #16]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004364:	b29b      	uxth	r3, r3
 8004366:	3b01      	subs	r3, #1
 8004368:	b29a      	uxth	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b40      	cmp	r3, #64	; 0x40
 800437a:	d112      	bne.n	80043a2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691a      	ldr	r2, [r3, #16]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004398:	b29b      	uxth	r3, r3
 800439a:	3b01      	subs	r3, #1
 800439c:	b29a      	uxth	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d005      	beq.n	80043b8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	f043 0204 	orr.w	r2, r3, #4
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d003      	beq.n	80043c8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f8b3 	bl	800452c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80043c6:	e039      	b.n	800443c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
 80043ca:	2b2a      	cmp	r3, #42	; 0x2a
 80043cc:	d109      	bne.n	80043e2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2228      	movs	r2, #40	; 0x28
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f7ff f831 	bl	8003444 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b28      	cmp	r3, #40	; 0x28
 80043ec:	d111      	bne.n	8004412 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a15      	ldr	r2, [pc, #84]	; (8004448 <I2C_Slave_STOPF+0x25c>)
 80043f2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7ff f832 	bl	8003474 <HAL_I2C_ListenCpltCallback>
}
 8004410:	e014      	b.n	800443c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004416:	2b22      	cmp	r3, #34	; 0x22
 8004418:	d002      	beq.n	8004420 <I2C_Slave_STOPF+0x234>
 800441a:	7bfb      	ldrb	r3, [r7, #15]
 800441c:	2b22      	cmp	r3, #34	; 0x22
 800441e:	d10d      	bne.n	800443c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7ff f804 	bl	8003444 <HAL_I2C_SlaveRxCpltCallback>
}
 800443c:	bf00      	nop
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	08004a31 	.word	0x08004a31
 8004448:	ffff0000 	.word	0xffff0000

0800444c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800445a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004460:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2b08      	cmp	r3, #8
 8004466:	d002      	beq.n	800446e <I2C_Slave_AF+0x22>
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	2b20      	cmp	r3, #32
 800446c:	d129      	bne.n	80044c2 <I2C_Slave_AF+0x76>
 800446e:	7bfb      	ldrb	r3, [r7, #15]
 8004470:	2b28      	cmp	r3, #40	; 0x28
 8004472:	d126      	bne.n	80044c2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a2c      	ldr	r2, [pc, #176]	; (8004528 <I2C_Slave_AF+0xdc>)
 8004478:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004488:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004492:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044a2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2220      	movs	r2, #32
 80044ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f7fe ffda 	bl	8003474 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80044c0:	e02e      	b.n	8004520 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	2b21      	cmp	r3, #33	; 0x21
 80044c6:	d126      	bne.n	8004516 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a17      	ldr	r2, [pc, #92]	; (8004528 <I2C_Slave_AF+0xdc>)
 80044cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2221      	movs	r2, #33	; 0x21
 80044d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2220      	movs	r2, #32
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044f2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044fc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800450c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f7fe ff8e 	bl	8003430 <HAL_I2C_SlaveTxCpltCallback>
}
 8004514:	e004      	b.n	8004520 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800451e:	615a      	str	r2, [r3, #20]
}
 8004520:	bf00      	nop
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	ffff0000 	.word	0xffff0000

0800452c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800453a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004542:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004544:	7bbb      	ldrb	r3, [r7, #14]
 8004546:	2b10      	cmp	r3, #16
 8004548:	d002      	beq.n	8004550 <I2C_ITError+0x24>
 800454a:	7bbb      	ldrb	r3, [r7, #14]
 800454c:	2b40      	cmp	r3, #64	; 0x40
 800454e:	d10a      	bne.n	8004566 <I2C_ITError+0x3a>
 8004550:	7bfb      	ldrb	r3, [r7, #15]
 8004552:	2b22      	cmp	r3, #34	; 0x22
 8004554:	d107      	bne.n	8004566 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004564:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800456c:	2b28      	cmp	r3, #40	; 0x28
 800456e:	d107      	bne.n	8004580 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2228      	movs	r2, #40	; 0x28
 800457a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800457e:	e015      	b.n	80045ac <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800458a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800458e:	d00a      	beq.n	80045a6 <I2C_ITError+0x7a>
 8004590:	7bfb      	ldrb	r3, [r7, #15]
 8004592:	2b60      	cmp	r3, #96	; 0x60
 8004594:	d007      	beq.n	80045a6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2220      	movs	r2, #32
 800459a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045ba:	d162      	bne.n	8004682 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045ca:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d020      	beq.n	800461c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045de:	4a6a      	ldr	r2, [pc, #424]	; (8004788 <I2C_ITError+0x25c>)
 80045e0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fd fc0e 	bl	8001e08 <HAL_DMA_Abort_IT>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 8089 	beq.w	8004706 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0201 	bic.w	r2, r2, #1
 8004602:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004616:	4610      	mov	r0, r2
 8004618:	4798      	blx	r3
 800461a:	e074      	b.n	8004706 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004620:	4a59      	ldr	r2, [pc, #356]	; (8004788 <I2C_ITError+0x25c>)
 8004622:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004628:	4618      	mov	r0, r3
 800462a:	f7fd fbed 	bl	8001e08 <HAL_DMA_Abort_IT>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d068      	beq.n	8004706 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800463e:	2b40      	cmp	r3, #64	; 0x40
 8004640:	d10b      	bne.n	800465a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464c:	b2d2      	uxtb	r2, r2
 800464e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0201 	bic.w	r2, r2, #1
 8004668:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004676:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800467c:	4610      	mov	r0, r2
 800467e:	4798      	blx	r3
 8004680:	e041      	b.n	8004706 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b60      	cmp	r3, #96	; 0x60
 800468c:	d125      	bne.n	80046da <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2220      	movs	r2, #32
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a6:	2b40      	cmp	r3, #64	; 0x40
 80046a8:	d10b      	bne.n	80046c2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	691a      	ldr	r2, [r3, #16]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b4:	b2d2      	uxtb	r2, r2
 80046b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0201 	bic.w	r2, r2, #1
 80046d0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7fe fef6 	bl	80034c4 <HAL_I2C_AbortCpltCallback>
 80046d8:	e015      	b.n	8004706 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e4:	2b40      	cmp	r3, #64	; 0x40
 80046e6:	d10b      	bne.n	8004700 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	691a      	ldr	r2, [r3, #16]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f2:	b2d2      	uxtb	r2, r2
 80046f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7fe fed5 	bl	80034b0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10e      	bne.n	8004734 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800471c:	2b00      	cmp	r3, #0
 800471e:	d109      	bne.n	8004734 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004726:	2b00      	cmp	r3, #0
 8004728:	d104      	bne.n	8004734 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004742:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800474a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	2b04      	cmp	r3, #4
 8004756:	d113      	bne.n	8004780 <I2C_ITError+0x254>
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	2b28      	cmp	r3, #40	; 0x28
 800475c:	d110      	bne.n	8004780 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a0a      	ldr	r2, [pc, #40]	; (800478c <I2C_ITError+0x260>)
 8004762:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2220      	movs	r2, #32
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fe fe7a 	bl	8003474 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004780:	bf00      	nop
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	08004a31 	.word	0x08004a31
 800478c:	ffff0000 	.word	0xffff0000

08004790 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b088      	sub	sp, #32
 8004794:	af02      	add	r7, sp, #8
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	607a      	str	r2, [r7, #4]
 800479a:	603b      	str	r3, [r7, #0]
 800479c:	460b      	mov	r3, r1
 800479e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	2b08      	cmp	r3, #8
 80047aa:	d006      	beq.n	80047ba <I2C_MasterRequestWrite+0x2a>
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d003      	beq.n	80047ba <I2C_MasterRequestWrite+0x2a>
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80047b8:	d108      	bne.n	80047cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047c8:	601a      	str	r2, [r3, #0]
 80047ca:	e00b      	b.n	80047e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d0:	2b12      	cmp	r3, #18
 80047d2:	d107      	bne.n	80047e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f000 f9c5 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00d      	beq.n	8004818 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004806:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800480a:	d103      	bne.n	8004814 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004812:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e035      	b.n	8004884 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004820:	d108      	bne.n	8004834 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004822:	897b      	ldrh	r3, [r7, #10]
 8004824:	b2db      	uxtb	r3, r3
 8004826:	461a      	mov	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004830:	611a      	str	r2, [r3, #16]
 8004832:	e01b      	b.n	800486c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004834:	897b      	ldrh	r3, [r7, #10]
 8004836:	11db      	asrs	r3, r3, #7
 8004838:	b2db      	uxtb	r3, r3
 800483a:	f003 0306 	and.w	r3, r3, #6
 800483e:	b2db      	uxtb	r3, r3
 8004840:	f063 030f 	orn	r3, r3, #15
 8004844:	b2da      	uxtb	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	490e      	ldr	r1, [pc, #56]	; (800488c <I2C_MasterRequestWrite+0xfc>)
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 f9eb 	bl	8004c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e010      	b.n	8004884 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004862:	897b      	ldrh	r3, [r7, #10]
 8004864:	b2da      	uxtb	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	4907      	ldr	r1, [pc, #28]	; (8004890 <I2C_MasterRequestWrite+0x100>)
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f9db 	bl	8004c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e000      	b.n	8004884 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3718      	adds	r7, #24
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	00010008 	.word	0x00010008
 8004890:	00010002 	.word	0x00010002

08004894 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b088      	sub	sp, #32
 8004898:	af02      	add	r7, sp, #8
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	607a      	str	r2, [r7, #4]
 800489e:	603b      	str	r3, [r7, #0]
 80048a0:	460b      	mov	r3, r1
 80048a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048b8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b08      	cmp	r3, #8
 80048be:	d006      	beq.n	80048ce <I2C_MasterRequestRead+0x3a>
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d003      	beq.n	80048ce <I2C_MasterRequestRead+0x3a>
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048cc:	d108      	bne.n	80048e0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	e00b      	b.n	80048f8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e4:	2b11      	cmp	r3, #17
 80048e6:	d107      	bne.n	80048f8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	9300      	str	r3, [sp, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 f93b 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00d      	beq.n	800492c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800491a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800491e:	d103      	bne.n	8004928 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004926:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e079      	b.n	8004a20 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004934:	d108      	bne.n	8004948 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004936:	897b      	ldrh	r3, [r7, #10]
 8004938:	b2db      	uxtb	r3, r3
 800493a:	f043 0301 	orr.w	r3, r3, #1
 800493e:	b2da      	uxtb	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	611a      	str	r2, [r3, #16]
 8004946:	e05f      	b.n	8004a08 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004948:	897b      	ldrh	r3, [r7, #10]
 800494a:	11db      	asrs	r3, r3, #7
 800494c:	b2db      	uxtb	r3, r3
 800494e:	f003 0306 	and.w	r3, r3, #6
 8004952:	b2db      	uxtb	r3, r3
 8004954:	f063 030f 	orn	r3, r3, #15
 8004958:	b2da      	uxtb	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	4930      	ldr	r1, [pc, #192]	; (8004a28 <I2C_MasterRequestRead+0x194>)
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 f961 	bl	8004c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e054      	b.n	8004a20 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004976:	897b      	ldrh	r3, [r7, #10]
 8004978:	b2da      	uxtb	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	4929      	ldr	r1, [pc, #164]	; (8004a2c <I2C_MasterRequestRead+0x198>)
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 f951 	bl	8004c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e044      	b.n	8004a20 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004996:	2300      	movs	r3, #0
 8004998:	613b      	str	r3, [r7, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049ba:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f8d9 	bl	8004b80 <I2C_WaitOnFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00d      	beq.n	80049f0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049e2:	d103      	bne.n	80049ec <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049ea:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e017      	b.n	8004a20 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80049f0:	897b      	ldrh	r3, [r7, #10]
 80049f2:	11db      	asrs	r3, r3, #7
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	f003 0306 	and.w	r3, r3, #6
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	f063 030e 	orn	r3, r3, #14
 8004a00:	b2da      	uxtb	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	4907      	ldr	r1, [pc, #28]	; (8004a2c <I2C_MasterRequestRead+0x198>)
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f90d 	bl	8004c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e000      	b.n	8004a20 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	00010008 	.word	0x00010008
 8004a2c:	00010002 	.word	0x00010002

08004a30 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b086      	sub	sp, #24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a40:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a48:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a4a:	4b4b      	ldr	r3, [pc, #300]	; (8004b78 <I2C_DMAAbort+0x148>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	08db      	lsrs	r3, r3, #3
 8004a50:	4a4a      	ldr	r2, [pc, #296]	; (8004b7c <I2C_DMAAbort+0x14c>)
 8004a52:	fba2 2303 	umull	r2, r3, r2, r3
 8004a56:	0a1a      	lsrs	r2, r3, #8
 8004a58:	4613      	mov	r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	4413      	add	r3, r2
 8004a5e:	00da      	lsls	r2, r3, #3
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d106      	bne.n	8004a78 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	f043 0220 	orr.w	r2, r3, #32
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004a76:	e00a      	b.n	8004a8e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a8c:	d0ea      	beq.n	8004a64 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d003      	beq.n	8004aae <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aaa:	2200      	movs	r2, #0
 8004aac:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004abc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d003      	beq.n	8004ae4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0201 	bic.w	r2, r2, #1
 8004af2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b60      	cmp	r3, #96	; 0x60
 8004afe:	d10e      	bne.n	8004b1e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	2200      	movs	r2, #0
 8004b14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b16:	6978      	ldr	r0, [r7, #20]
 8004b18:	f7fe fcd4 	bl	80034c4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b1c:	e027      	b.n	8004b6e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b1e:	7cfb      	ldrb	r3, [r7, #19]
 8004b20:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b24:	2b28      	cmp	r3, #40	; 0x28
 8004b26:	d117      	bne.n	8004b58 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0201 	orr.w	r2, r2, #1
 8004b36:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b46:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2228      	movs	r2, #40	; 0x28
 8004b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004b56:	e007      	b.n	8004b68 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2220      	movs	r2, #32
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004b68:	6978      	ldr	r0, [r7, #20]
 8004b6a:	f7fe fca1 	bl	80034b0 <HAL_I2C_ErrorCallback>
}
 8004b6e:	bf00      	nop
 8004b70:	3718      	adds	r7, #24
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	200000a8 	.word	0x200000a8
 8004b7c:	14f8b589 	.word	0x14f8b589

08004b80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	603b      	str	r3, [r7, #0]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b90:	e025      	b.n	8004bde <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b98:	d021      	beq.n	8004bde <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b9a:	f7fc fe7d 	bl	8001898 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	683a      	ldr	r2, [r7, #0]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d302      	bcc.n	8004bb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d116      	bne.n	8004bde <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2220      	movs	r2, #32
 8004bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	f043 0220 	orr.w	r2, r3, #32
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e023      	b.n	8004c26 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	0c1b      	lsrs	r3, r3, #16
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d10d      	bne.n	8004c04 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	43da      	mvns	r2, r3
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	bf0c      	ite	eq
 8004bfa:	2301      	moveq	r3, #1
 8004bfc:	2300      	movne	r3, #0
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	461a      	mov	r2, r3
 8004c02:	e00c      	b.n	8004c1e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	43da      	mvns	r2, r3
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bf0c      	ite	eq
 8004c16:	2301      	moveq	r3, #1
 8004c18:	2300      	movne	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	79fb      	ldrb	r3, [r7, #7]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d0b6      	beq.n	8004b92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	60f8      	str	r0, [r7, #12]
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	607a      	str	r2, [r7, #4]
 8004c3a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c3c:	e051      	b.n	8004ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c4c:	d123      	bne.n	8004c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c5c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c66:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2220      	movs	r2, #32
 8004c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	f043 0204 	orr.w	r2, r3, #4
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e046      	b.n	8004d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c9c:	d021      	beq.n	8004ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c9e:	f7fc fdfb 	bl	8001898 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d302      	bcc.n	8004cb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d116      	bne.n	8004ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cce:	f043 0220 	orr.w	r2, r3, #32
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e020      	b.n	8004d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	0c1b      	lsrs	r3, r3, #16
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d10c      	bne.n	8004d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	43da      	mvns	r2, r3
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	bf14      	ite	ne
 8004cfe:	2301      	movne	r3, #1
 8004d00:	2300      	moveq	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	e00b      	b.n	8004d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	43da      	mvns	r2, r3
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	4013      	ands	r3, r2
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	bf14      	ite	ne
 8004d18:	2301      	movne	r3, #1
 8004d1a:	2300      	moveq	r3, #0
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d18d      	bne.n	8004c3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004d22:	2300      	movs	r3, #0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d38:	e02d      	b.n	8004d96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f000 f900 	bl	8004f40 <I2C_IsAcknowledgeFailed>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e02d      	b.n	8004da6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d50:	d021      	beq.n	8004d96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d52:	f7fc fda1 	bl	8001898 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d302      	bcc.n	8004d68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d116      	bne.n	8004d96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2220      	movs	r2, #32
 8004d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	f043 0220 	orr.w	r2, r3, #32
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e007      	b.n	8004da6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da0:	2b80      	cmp	r3, #128	; 0x80
 8004da2:	d1ca      	bne.n	8004d3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b084      	sub	sp, #16
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004dba:	e02d      	b.n	8004e18 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f000 f8bf 	bl	8004f40 <I2C_IsAcknowledgeFailed>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e02d      	b.n	8004e28 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd2:	d021      	beq.n	8004e18 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dd4:	f7fc fd60 	bl	8001898 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d302      	bcc.n	8004dea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d116      	bne.n	8004e18 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e04:	f043 0220 	orr.w	r2, r3, #32
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e007      	b.n	8004e28 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	f003 0304 	and.w	r3, r3, #4
 8004e22:	2b04      	cmp	r3, #4
 8004e24:	d1ca      	bne.n	8004dbc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e3c:	4b13      	ldr	r3, [pc, #76]	; (8004e8c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	08db      	lsrs	r3, r3, #3
 8004e42:	4a13      	ldr	r2, [pc, #76]	; (8004e90 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004e44:	fba2 2303 	umull	r2, r3, r2, r3
 8004e48:	0a1a      	lsrs	r2, r3, #8
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4413      	add	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	3b01      	subs	r3, #1
 8004e56:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d107      	bne.n	8004e6e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e62:	f043 0220 	orr.w	r2, r3, #32
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e008      	b.n	8004e80 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e7c:	d0e9      	beq.n	8004e52 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	200000a8 	.word	0x200000a8
 8004e90:	14f8b589 	.word	0x14f8b589

08004e94 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ea0:	e042      	b.n	8004f28 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	695b      	ldr	r3, [r3, #20]
 8004ea8:	f003 0310 	and.w	r3, r3, #16
 8004eac:	2b10      	cmp	r3, #16
 8004eae:	d119      	bne.n	8004ee4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f06f 0210 	mvn.w	r2, #16
 8004eb8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e029      	b.n	8004f38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ee4:	f7fc fcd8 	bl	8001898 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d302      	bcc.n	8004efa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d116      	bne.n	8004f28 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2220      	movs	r2, #32
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	f043 0220 	orr.w	r2, r3, #32
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e007      	b.n	8004f38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f32:	2b40      	cmp	r3, #64	; 0x40
 8004f34:	d1b5      	bne.n	8004ea2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f56:	d11b      	bne.n	8004f90 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f60:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2220      	movs	r2, #32
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7c:	f043 0204 	orr.w	r2, r3, #4
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e000      	b.n	8004f92 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr

08004f9e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004faa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004fae:	d103      	bne.n	8004fb8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004fb6:	e007      	b.n	8004fc8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fbc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004fc0:	d102      	bne.n	8004fc8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2208      	movs	r2, #8
 8004fc6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e264      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d075      	beq.n	80050de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ff2:	4ba3      	ldr	r3, [pc, #652]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 030c 	and.w	r3, r3, #12
 8004ffa:	2b04      	cmp	r3, #4
 8004ffc:	d00c      	beq.n	8005018 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ffe:	4ba0      	ldr	r3, [pc, #640]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005006:	2b08      	cmp	r3, #8
 8005008:	d112      	bne.n	8005030 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800500a:	4b9d      	ldr	r3, [pc, #628]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005012:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005016:	d10b      	bne.n	8005030 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005018:	4b99      	ldr	r3, [pc, #612]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d05b      	beq.n	80050dc <HAL_RCC_OscConfig+0x108>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d157      	bne.n	80050dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e23f      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005038:	d106      	bne.n	8005048 <HAL_RCC_OscConfig+0x74>
 800503a:	4b91      	ldr	r3, [pc, #580]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a90      	ldr	r2, [pc, #576]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005044:	6013      	str	r3, [r2, #0]
 8005046:	e01d      	b.n	8005084 <HAL_RCC_OscConfig+0xb0>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005050:	d10c      	bne.n	800506c <HAL_RCC_OscConfig+0x98>
 8005052:	4b8b      	ldr	r3, [pc, #556]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a8a      	ldr	r2, [pc, #552]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005058:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800505c:	6013      	str	r3, [r2, #0]
 800505e:	4b88      	ldr	r3, [pc, #544]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a87      	ldr	r2, [pc, #540]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005068:	6013      	str	r3, [r2, #0]
 800506a:	e00b      	b.n	8005084 <HAL_RCC_OscConfig+0xb0>
 800506c:	4b84      	ldr	r3, [pc, #528]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a83      	ldr	r2, [pc, #524]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005076:	6013      	str	r3, [r2, #0]
 8005078:	4b81      	ldr	r3, [pc, #516]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a80      	ldr	r2, [pc, #512]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 800507e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d013      	beq.n	80050b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800508c:	f7fc fc04 	bl	8001898 <HAL_GetTick>
 8005090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005094:	f7fc fc00 	bl	8001898 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b64      	cmp	r3, #100	; 0x64
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e204      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050a6:	4b76      	ldr	r3, [pc, #472]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0f0      	beq.n	8005094 <HAL_RCC_OscConfig+0xc0>
 80050b2:	e014      	b.n	80050de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b4:	f7fc fbf0 	bl	8001898 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ba:	e008      	b.n	80050ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050bc:	f7fc fbec 	bl	8001898 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b64      	cmp	r3, #100	; 0x64
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e1f0      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ce:	4b6c      	ldr	r3, [pc, #432]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f0      	bne.n	80050bc <HAL_RCC_OscConfig+0xe8>
 80050da:	e000      	b.n	80050de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0302 	and.w	r3, r3, #2
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d063      	beq.n	80051b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050ea:	4b65      	ldr	r3, [pc, #404]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f003 030c 	and.w	r3, r3, #12
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00b      	beq.n	800510e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050f6:	4b62      	ldr	r3, [pc, #392]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050fe:	2b08      	cmp	r3, #8
 8005100:	d11c      	bne.n	800513c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005102:	4b5f      	ldr	r3, [pc, #380]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d116      	bne.n	800513c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800510e:	4b5c      	ldr	r3, [pc, #368]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0302 	and.w	r3, r3, #2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d005      	beq.n	8005126 <HAL_RCC_OscConfig+0x152>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d001      	beq.n	8005126 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e1c4      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005126:	4b56      	ldr	r3, [pc, #344]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	4952      	ldr	r1, [pc, #328]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005136:	4313      	orrs	r3, r2
 8005138:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800513a:	e03a      	b.n	80051b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d020      	beq.n	8005186 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005144:	4b4f      	ldr	r3, [pc, #316]	; (8005284 <HAL_RCC_OscConfig+0x2b0>)
 8005146:	2201      	movs	r2, #1
 8005148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514a:	f7fc fba5 	bl	8001898 <HAL_GetTick>
 800514e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005150:	e008      	b.n	8005164 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005152:	f7fc fba1 	bl	8001898 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d901      	bls.n	8005164 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e1a5      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005164:	4b46      	ldr	r3, [pc, #280]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0302 	and.w	r3, r3, #2
 800516c:	2b00      	cmp	r3, #0
 800516e:	d0f0      	beq.n	8005152 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005170:	4b43      	ldr	r3, [pc, #268]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	4940      	ldr	r1, [pc, #256]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005180:	4313      	orrs	r3, r2
 8005182:	600b      	str	r3, [r1, #0]
 8005184:	e015      	b.n	80051b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005186:	4b3f      	ldr	r3, [pc, #252]	; (8005284 <HAL_RCC_OscConfig+0x2b0>)
 8005188:	2200      	movs	r2, #0
 800518a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800518c:	f7fc fb84 	bl	8001898 <HAL_GetTick>
 8005190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005192:	e008      	b.n	80051a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005194:	f7fc fb80 	bl	8001898 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e184      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051a6:	4b36      	ldr	r3, [pc, #216]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1f0      	bne.n	8005194 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d030      	beq.n	8005220 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d016      	beq.n	80051f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051c6:	4b30      	ldr	r3, [pc, #192]	; (8005288 <HAL_RCC_OscConfig+0x2b4>)
 80051c8:	2201      	movs	r2, #1
 80051ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051cc:	f7fc fb64 	bl	8001898 <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051d4:	f7fc fb60 	bl	8001898 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e164      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051e6:	4b26      	ldr	r3, [pc, #152]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 80051e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0f0      	beq.n	80051d4 <HAL_RCC_OscConfig+0x200>
 80051f2:	e015      	b.n	8005220 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051f4:	4b24      	ldr	r3, [pc, #144]	; (8005288 <HAL_RCC_OscConfig+0x2b4>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051fa:	f7fc fb4d 	bl	8001898 <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005200:	e008      	b.n	8005214 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005202:	f7fc fb49 	bl	8001898 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d901      	bls.n	8005214 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e14d      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005214:	4b1a      	ldr	r3, [pc, #104]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005216:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1f0      	bne.n	8005202 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0304 	and.w	r3, r3, #4
 8005228:	2b00      	cmp	r3, #0
 800522a:	f000 80a0 	beq.w	800536e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800522e:	2300      	movs	r3, #0
 8005230:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005232:	4b13      	ldr	r3, [pc, #76]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10f      	bne.n	800525e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800523e:	2300      	movs	r3, #0
 8005240:	60bb      	str	r3, [r7, #8]
 8005242:	4b0f      	ldr	r3, [pc, #60]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005246:	4a0e      	ldr	r2, [pc, #56]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800524c:	6413      	str	r3, [r2, #64]	; 0x40
 800524e:	4b0c      	ldr	r3, [pc, #48]	; (8005280 <HAL_RCC_OscConfig+0x2ac>)
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005256:	60bb      	str	r3, [r7, #8]
 8005258:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800525a:	2301      	movs	r3, #1
 800525c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800525e:	4b0b      	ldr	r3, [pc, #44]	; (800528c <HAL_RCC_OscConfig+0x2b8>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005266:	2b00      	cmp	r3, #0
 8005268:	d121      	bne.n	80052ae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800526a:	4b08      	ldr	r3, [pc, #32]	; (800528c <HAL_RCC_OscConfig+0x2b8>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a07      	ldr	r2, [pc, #28]	; (800528c <HAL_RCC_OscConfig+0x2b8>)
 8005270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005274:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005276:	f7fc fb0f 	bl	8001898 <HAL_GetTick>
 800527a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800527c:	e011      	b.n	80052a2 <HAL_RCC_OscConfig+0x2ce>
 800527e:	bf00      	nop
 8005280:	40023800 	.word	0x40023800
 8005284:	42470000 	.word	0x42470000
 8005288:	42470e80 	.word	0x42470e80
 800528c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005290:	f7fc fb02 	bl	8001898 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b02      	cmp	r3, #2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e106      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a2:	4b85      	ldr	r3, [pc, #532]	; (80054b8 <HAL_RCC_OscConfig+0x4e4>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0f0      	beq.n	8005290 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d106      	bne.n	80052c4 <HAL_RCC_OscConfig+0x2f0>
 80052b6:	4b81      	ldr	r3, [pc, #516]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ba:	4a80      	ldr	r2, [pc, #512]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052bc:	f043 0301 	orr.w	r3, r3, #1
 80052c0:	6713      	str	r3, [r2, #112]	; 0x70
 80052c2:	e01c      	b.n	80052fe <HAL_RCC_OscConfig+0x32a>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	2b05      	cmp	r3, #5
 80052ca:	d10c      	bne.n	80052e6 <HAL_RCC_OscConfig+0x312>
 80052cc:	4b7b      	ldr	r3, [pc, #492]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d0:	4a7a      	ldr	r2, [pc, #488]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052d2:	f043 0304 	orr.w	r3, r3, #4
 80052d6:	6713      	str	r3, [r2, #112]	; 0x70
 80052d8:	4b78      	ldr	r3, [pc, #480]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052dc:	4a77      	ldr	r2, [pc, #476]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052de:	f043 0301 	orr.w	r3, r3, #1
 80052e2:	6713      	str	r3, [r2, #112]	; 0x70
 80052e4:	e00b      	b.n	80052fe <HAL_RCC_OscConfig+0x32a>
 80052e6:	4b75      	ldr	r3, [pc, #468]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ea:	4a74      	ldr	r2, [pc, #464]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052ec:	f023 0301 	bic.w	r3, r3, #1
 80052f0:	6713      	str	r3, [r2, #112]	; 0x70
 80052f2:	4b72      	ldr	r3, [pc, #456]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f6:	4a71      	ldr	r2, [pc, #452]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80052f8:	f023 0304 	bic.w	r3, r3, #4
 80052fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d015      	beq.n	8005332 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005306:	f7fc fac7 	bl	8001898 <HAL_GetTick>
 800530a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800530c:	e00a      	b.n	8005324 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800530e:	f7fc fac3 	bl	8001898 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	f241 3288 	movw	r2, #5000	; 0x1388
 800531c:	4293      	cmp	r3, r2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e0c5      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005324:	4b65      	ldr	r3, [pc, #404]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 8005326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d0ee      	beq.n	800530e <HAL_RCC_OscConfig+0x33a>
 8005330:	e014      	b.n	800535c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005332:	f7fc fab1 	bl	8001898 <HAL_GetTick>
 8005336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005338:	e00a      	b.n	8005350 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800533a:	f7fc faad 	bl	8001898 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	f241 3288 	movw	r2, #5000	; 0x1388
 8005348:	4293      	cmp	r3, r2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e0af      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005350:	4b5a      	ldr	r3, [pc, #360]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 8005352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1ee      	bne.n	800533a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800535c:	7dfb      	ldrb	r3, [r7, #23]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d105      	bne.n	800536e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005362:	4b56      	ldr	r3, [pc, #344]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 8005364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005366:	4a55      	ldr	r2, [pc, #340]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 8005368:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800536c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	2b00      	cmp	r3, #0
 8005374:	f000 809b 	beq.w	80054ae <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005378:	4b50      	ldr	r3, [pc, #320]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 030c 	and.w	r3, r3, #12
 8005380:	2b08      	cmp	r3, #8
 8005382:	d05c      	beq.n	800543e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	2b02      	cmp	r3, #2
 800538a:	d141      	bne.n	8005410 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800538c:	4b4c      	ldr	r3, [pc, #304]	; (80054c0 <HAL_RCC_OscConfig+0x4ec>)
 800538e:	2200      	movs	r2, #0
 8005390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005392:	f7fc fa81 	bl	8001898 <HAL_GetTick>
 8005396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005398:	e008      	b.n	80053ac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800539a:	f7fc fa7d 	bl	8001898 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e081      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ac:	4b43      	ldr	r3, [pc, #268]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1f0      	bne.n	800539a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69da      	ldr	r2, [r3, #28]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	431a      	orrs	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c6:	019b      	lsls	r3, r3, #6
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ce:	085b      	lsrs	r3, r3, #1
 80053d0:	3b01      	subs	r3, #1
 80053d2:	041b      	lsls	r3, r3, #16
 80053d4:	431a      	orrs	r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	061b      	lsls	r3, r3, #24
 80053dc:	4937      	ldr	r1, [pc, #220]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053e2:	4b37      	ldr	r3, [pc, #220]	; (80054c0 <HAL_RCC_OscConfig+0x4ec>)
 80053e4:	2201      	movs	r2, #1
 80053e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e8:	f7fc fa56 	bl	8001898 <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053f0:	f7fc fa52 	bl	8001898 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e056      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005402:	4b2e      	ldr	r3, [pc, #184]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0f0      	beq.n	80053f0 <HAL_RCC_OscConfig+0x41c>
 800540e:	e04e      	b.n	80054ae <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005410:	4b2b      	ldr	r3, [pc, #172]	; (80054c0 <HAL_RCC_OscConfig+0x4ec>)
 8005412:	2200      	movs	r2, #0
 8005414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005416:	f7fc fa3f 	bl	8001898 <HAL_GetTick>
 800541a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800541c:	e008      	b.n	8005430 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800541e:	f7fc fa3b 	bl	8001898 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b02      	cmp	r3, #2
 800542a:	d901      	bls.n	8005430 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e03f      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005430:	4b22      	ldr	r3, [pc, #136]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1f0      	bne.n	800541e <HAL_RCC_OscConfig+0x44a>
 800543c:	e037      	b.n	80054ae <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e032      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800544a:	4b1c      	ldr	r3, [pc, #112]	; (80054bc <HAL_RCC_OscConfig+0x4e8>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d028      	beq.n	80054aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005462:	429a      	cmp	r2, r3
 8005464:	d121      	bne.n	80054aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005470:	429a      	cmp	r2, r3
 8005472:	d11a      	bne.n	80054aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800547a:	4013      	ands	r3, r2
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005480:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005482:	4293      	cmp	r3, r2
 8005484:	d111      	bne.n	80054aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005490:	085b      	lsrs	r3, r3, #1
 8005492:	3b01      	subs	r3, #1
 8005494:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005496:	429a      	cmp	r2, r3
 8005498:	d107      	bne.n	80054aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d001      	beq.n	80054ae <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e000      	b.n	80054b0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40007000 	.word	0x40007000
 80054bc:	40023800 	.word	0x40023800
 80054c0:	42470060 	.word	0x42470060

080054c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e0cc      	b.n	8005672 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054d8:	4b68      	ldr	r3, [pc, #416]	; (800567c <HAL_RCC_ClockConfig+0x1b8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0307 	and.w	r3, r3, #7
 80054e0:	683a      	ldr	r2, [r7, #0]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d90c      	bls.n	8005500 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054e6:	4b65      	ldr	r3, [pc, #404]	; (800567c <HAL_RCC_ClockConfig+0x1b8>)
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	b2d2      	uxtb	r2, r2
 80054ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ee:	4b63      	ldr	r3, [pc, #396]	; (800567c <HAL_RCC_ClockConfig+0x1b8>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d001      	beq.n	8005500 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e0b8      	b.n	8005672 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d020      	beq.n	800554e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0304 	and.w	r3, r3, #4
 8005514:	2b00      	cmp	r3, #0
 8005516:	d005      	beq.n	8005524 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005518:	4b59      	ldr	r3, [pc, #356]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	4a58      	ldr	r2, [pc, #352]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 800551e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005522:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b00      	cmp	r3, #0
 800552e:	d005      	beq.n	800553c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005530:	4b53      	ldr	r3, [pc, #332]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	4a52      	ldr	r2, [pc, #328]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005536:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800553a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800553c:	4b50      	ldr	r3, [pc, #320]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	494d      	ldr	r1, [pc, #308]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 800554a:	4313      	orrs	r3, r2
 800554c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b00      	cmp	r3, #0
 8005558:	d044      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d107      	bne.n	8005572 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005562:	4b47      	ldr	r3, [pc, #284]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d119      	bne.n	80055a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e07f      	b.n	8005672 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b02      	cmp	r3, #2
 8005578:	d003      	beq.n	8005582 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800557e:	2b03      	cmp	r3, #3
 8005580:	d107      	bne.n	8005592 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005582:	4b3f      	ldr	r3, [pc, #252]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d109      	bne.n	80055a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e06f      	b.n	8005672 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005592:	4b3b      	ldr	r3, [pc, #236]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0302 	and.w	r3, r3, #2
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e067      	b.n	8005672 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055a2:	4b37      	ldr	r3, [pc, #220]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f023 0203 	bic.w	r2, r3, #3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	4934      	ldr	r1, [pc, #208]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 80055b0:	4313      	orrs	r3, r2
 80055b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055b4:	f7fc f970 	bl	8001898 <HAL_GetTick>
 80055b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055ba:	e00a      	b.n	80055d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055bc:	f7fc f96c 	bl	8001898 <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d901      	bls.n	80055d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e04f      	b.n	8005672 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055d2:	4b2b      	ldr	r3, [pc, #172]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f003 020c 	and.w	r2, r3, #12
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d1eb      	bne.n	80055bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055e4:	4b25      	ldr	r3, [pc, #148]	; (800567c <HAL_RCC_ClockConfig+0x1b8>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0307 	and.w	r3, r3, #7
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d20c      	bcs.n	800560c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055f2:	4b22      	ldr	r3, [pc, #136]	; (800567c <HAL_RCC_ClockConfig+0x1b8>)
 80055f4:	683a      	ldr	r2, [r7, #0]
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055fa:	4b20      	ldr	r3, [pc, #128]	; (800567c <HAL_RCC_ClockConfig+0x1b8>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0307 	and.w	r3, r3, #7
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	429a      	cmp	r2, r3
 8005606:	d001      	beq.n	800560c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e032      	b.n	8005672 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	d008      	beq.n	800562a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005618:	4b19      	ldr	r3, [pc, #100]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	4916      	ldr	r1, [pc, #88]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005626:	4313      	orrs	r3, r2
 8005628:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 0308 	and.w	r3, r3, #8
 8005632:	2b00      	cmp	r3, #0
 8005634:	d009      	beq.n	800564a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005636:	4b12      	ldr	r3, [pc, #72]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	00db      	lsls	r3, r3, #3
 8005644:	490e      	ldr	r1, [pc, #56]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005646:	4313      	orrs	r3, r2
 8005648:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800564a:	f000 f821 	bl	8005690 <HAL_RCC_GetSysClockFreq>
 800564e:	4602      	mov	r2, r0
 8005650:	4b0b      	ldr	r3, [pc, #44]	; (8005680 <HAL_RCC_ClockConfig+0x1bc>)
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	091b      	lsrs	r3, r3, #4
 8005656:	f003 030f 	and.w	r3, r3, #15
 800565a:	490a      	ldr	r1, [pc, #40]	; (8005684 <HAL_RCC_ClockConfig+0x1c0>)
 800565c:	5ccb      	ldrb	r3, [r1, r3]
 800565e:	fa22 f303 	lsr.w	r3, r2, r3
 8005662:	4a09      	ldr	r2, [pc, #36]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 8005664:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005666:	4b09      	ldr	r3, [pc, #36]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f7fc f8d0 	bl	8001810 <HAL_InitTick>

  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	40023c00 	.word	0x40023c00
 8005680:	40023800 	.word	0x40023800
 8005684:	0800743c 	.word	0x0800743c
 8005688:	200000a8 	.word	0x200000a8
 800568c:	200000ac 	.word	0x200000ac

08005690 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005690:	b5b0      	push	{r4, r5, r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005696:	2100      	movs	r1, #0
 8005698:	6079      	str	r1, [r7, #4]
 800569a:	2100      	movs	r1, #0
 800569c:	60f9      	str	r1, [r7, #12]
 800569e:	2100      	movs	r1, #0
 80056a0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80056a2:	2100      	movs	r1, #0
 80056a4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056a6:	4952      	ldr	r1, [pc, #328]	; (80057f0 <HAL_RCC_GetSysClockFreq+0x160>)
 80056a8:	6889      	ldr	r1, [r1, #8]
 80056aa:	f001 010c 	and.w	r1, r1, #12
 80056ae:	2908      	cmp	r1, #8
 80056b0:	d00d      	beq.n	80056ce <HAL_RCC_GetSysClockFreq+0x3e>
 80056b2:	2908      	cmp	r1, #8
 80056b4:	f200 8094 	bhi.w	80057e0 <HAL_RCC_GetSysClockFreq+0x150>
 80056b8:	2900      	cmp	r1, #0
 80056ba:	d002      	beq.n	80056c2 <HAL_RCC_GetSysClockFreq+0x32>
 80056bc:	2904      	cmp	r1, #4
 80056be:	d003      	beq.n	80056c8 <HAL_RCC_GetSysClockFreq+0x38>
 80056c0:	e08e      	b.n	80057e0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056c2:	4b4c      	ldr	r3, [pc, #304]	; (80057f4 <HAL_RCC_GetSysClockFreq+0x164>)
 80056c4:	60bb      	str	r3, [r7, #8]
       break;
 80056c6:	e08e      	b.n	80057e6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056c8:	4b4b      	ldr	r3, [pc, #300]	; (80057f8 <HAL_RCC_GetSysClockFreq+0x168>)
 80056ca:	60bb      	str	r3, [r7, #8]
      break;
 80056cc:	e08b      	b.n	80057e6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056ce:	4948      	ldr	r1, [pc, #288]	; (80057f0 <HAL_RCC_GetSysClockFreq+0x160>)
 80056d0:	6849      	ldr	r1, [r1, #4]
 80056d2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80056d6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056d8:	4945      	ldr	r1, [pc, #276]	; (80057f0 <HAL_RCC_GetSysClockFreq+0x160>)
 80056da:	6849      	ldr	r1, [r1, #4]
 80056dc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80056e0:	2900      	cmp	r1, #0
 80056e2:	d024      	beq.n	800572e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056e4:	4942      	ldr	r1, [pc, #264]	; (80057f0 <HAL_RCC_GetSysClockFreq+0x160>)
 80056e6:	6849      	ldr	r1, [r1, #4]
 80056e8:	0989      	lsrs	r1, r1, #6
 80056ea:	4608      	mov	r0, r1
 80056ec:	f04f 0100 	mov.w	r1, #0
 80056f0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80056f4:	f04f 0500 	mov.w	r5, #0
 80056f8:	ea00 0204 	and.w	r2, r0, r4
 80056fc:	ea01 0305 	and.w	r3, r1, r5
 8005700:	493d      	ldr	r1, [pc, #244]	; (80057f8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005702:	fb01 f003 	mul.w	r0, r1, r3
 8005706:	2100      	movs	r1, #0
 8005708:	fb01 f102 	mul.w	r1, r1, r2
 800570c:	1844      	adds	r4, r0, r1
 800570e:	493a      	ldr	r1, [pc, #232]	; (80057f8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005710:	fba2 0101 	umull	r0, r1, r2, r1
 8005714:	1863      	adds	r3, r4, r1
 8005716:	4619      	mov	r1, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	461a      	mov	r2, r3
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	f7fa fdbe 	bl	80002a0 <__aeabi_uldivmod>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	4613      	mov	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	e04a      	b.n	80057c4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800572e:	4b30      	ldr	r3, [pc, #192]	; (80057f0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	099b      	lsrs	r3, r3, #6
 8005734:	461a      	mov	r2, r3
 8005736:	f04f 0300 	mov.w	r3, #0
 800573a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800573e:	f04f 0100 	mov.w	r1, #0
 8005742:	ea02 0400 	and.w	r4, r2, r0
 8005746:	ea03 0501 	and.w	r5, r3, r1
 800574a:	4620      	mov	r0, r4
 800574c:	4629      	mov	r1, r5
 800574e:	f04f 0200 	mov.w	r2, #0
 8005752:	f04f 0300 	mov.w	r3, #0
 8005756:	014b      	lsls	r3, r1, #5
 8005758:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800575c:	0142      	lsls	r2, r0, #5
 800575e:	4610      	mov	r0, r2
 8005760:	4619      	mov	r1, r3
 8005762:	1b00      	subs	r0, r0, r4
 8005764:	eb61 0105 	sbc.w	r1, r1, r5
 8005768:	f04f 0200 	mov.w	r2, #0
 800576c:	f04f 0300 	mov.w	r3, #0
 8005770:	018b      	lsls	r3, r1, #6
 8005772:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005776:	0182      	lsls	r2, r0, #6
 8005778:	1a12      	subs	r2, r2, r0
 800577a:	eb63 0301 	sbc.w	r3, r3, r1
 800577e:	f04f 0000 	mov.w	r0, #0
 8005782:	f04f 0100 	mov.w	r1, #0
 8005786:	00d9      	lsls	r1, r3, #3
 8005788:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800578c:	00d0      	lsls	r0, r2, #3
 800578e:	4602      	mov	r2, r0
 8005790:	460b      	mov	r3, r1
 8005792:	1912      	adds	r2, r2, r4
 8005794:	eb45 0303 	adc.w	r3, r5, r3
 8005798:	f04f 0000 	mov.w	r0, #0
 800579c:	f04f 0100 	mov.w	r1, #0
 80057a0:	0299      	lsls	r1, r3, #10
 80057a2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80057a6:	0290      	lsls	r0, r2, #10
 80057a8:	4602      	mov	r2, r0
 80057aa:	460b      	mov	r3, r1
 80057ac:	4610      	mov	r0, r2
 80057ae:	4619      	mov	r1, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	461a      	mov	r2, r3
 80057b4:	f04f 0300 	mov.w	r3, #0
 80057b8:	f7fa fd72 	bl	80002a0 <__aeabi_uldivmod>
 80057bc:	4602      	mov	r2, r0
 80057be:	460b      	mov	r3, r1
 80057c0:	4613      	mov	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80057c4:	4b0a      	ldr	r3, [pc, #40]	; (80057f0 <HAL_RCC_GetSysClockFreq+0x160>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	0c1b      	lsrs	r3, r3, #16
 80057ca:	f003 0303 	and.w	r3, r3, #3
 80057ce:	3301      	adds	r3, #1
 80057d0:	005b      	lsls	r3, r3, #1
 80057d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057dc:	60bb      	str	r3, [r7, #8]
      break;
 80057de:	e002      	b.n	80057e6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057e0:	4b04      	ldr	r3, [pc, #16]	; (80057f4 <HAL_RCC_GetSysClockFreq+0x164>)
 80057e2:	60bb      	str	r3, [r7, #8]
      break;
 80057e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057e6:	68bb      	ldr	r3, [r7, #8]
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bdb0      	pop	{r4, r5, r7, pc}
 80057f0:	40023800 	.word	0x40023800
 80057f4:	00f42400 	.word	0x00f42400
 80057f8:	017d7840 	.word	0x017d7840

080057fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005800:	4b03      	ldr	r3, [pc, #12]	; (8005810 <HAL_RCC_GetHCLKFreq+0x14>)
 8005802:	681b      	ldr	r3, [r3, #0]
}
 8005804:	4618      	mov	r0, r3
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	200000a8 	.word	0x200000a8

08005814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005818:	f7ff fff0 	bl	80057fc <HAL_RCC_GetHCLKFreq>
 800581c:	4602      	mov	r2, r0
 800581e:	4b05      	ldr	r3, [pc, #20]	; (8005834 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	0a9b      	lsrs	r3, r3, #10
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	4903      	ldr	r1, [pc, #12]	; (8005838 <HAL_RCC_GetPCLK1Freq+0x24>)
 800582a:	5ccb      	ldrb	r3, [r1, r3]
 800582c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005830:	4618      	mov	r0, r3
 8005832:	bd80      	pop	{r7, pc}
 8005834:	40023800 	.word	0x40023800
 8005838:	0800744c 	.word	0x0800744c

0800583c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005840:	f7ff ffdc 	bl	80057fc <HAL_RCC_GetHCLKFreq>
 8005844:	4602      	mov	r2, r0
 8005846:	4b05      	ldr	r3, [pc, #20]	; (800585c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	0b5b      	lsrs	r3, r3, #13
 800584c:	f003 0307 	and.w	r3, r3, #7
 8005850:	4903      	ldr	r1, [pc, #12]	; (8005860 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005852:	5ccb      	ldrb	r3, [r1, r3]
 8005854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005858:	4618      	mov	r0, r3
 800585a:	bd80      	pop	{r7, pc}
 800585c:	40023800 	.word	0x40023800
 8005860:	0800744c 	.word	0x0800744c

08005864 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e03f      	b.n	80058f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d106      	bne.n	8005890 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7fb fdbc 	bl	8001408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2224      	movs	r2, #36	; 0x24
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68da      	ldr	r2, [r3, #12]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 ff65 	bl	8006778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	691a      	ldr	r2, [r3, #16]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	695a      	ldr	r2, [r3, #20]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2220      	movs	r2, #32
 80058e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2220      	movs	r2, #32
 80058f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3708      	adds	r7, #8
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058fe:	b580      	push	{r7, lr}
 8005900:	b08a      	sub	sp, #40	; 0x28
 8005902:	af02      	add	r7, sp, #8
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	603b      	str	r3, [r7, #0]
 800590a:	4613      	mov	r3, r2
 800590c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800590e:	2300      	movs	r3, #0
 8005910:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b20      	cmp	r3, #32
 800591c:	d17c      	bne.n	8005a18 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d002      	beq.n	800592a <HAL_UART_Transmit+0x2c>
 8005924:	88fb      	ldrh	r3, [r7, #6]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e075      	b.n	8005a1a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <HAL_UART_Transmit+0x3e>
 8005938:	2302      	movs	r3, #2
 800593a:	e06e      	b.n	8005a1a <HAL_UART_Transmit+0x11c>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2221      	movs	r2, #33	; 0x21
 800594e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005952:	f7fb ffa1 	bl	8001898 <HAL_GetTick>
 8005956:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	88fa      	ldrh	r2, [r7, #6]
 800595c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	88fa      	ldrh	r2, [r7, #6]
 8005962:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800596c:	d108      	bne.n	8005980 <HAL_UART_Transmit+0x82>
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d104      	bne.n	8005980 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005976:	2300      	movs	r3, #0
 8005978:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	61bb      	str	r3, [r7, #24]
 800597e:	e003      	b.n	8005988 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005984:	2300      	movs	r3, #0
 8005986:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005990:	e02a      	b.n	80059e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	2200      	movs	r2, #0
 800599a:	2180      	movs	r1, #128	; 0x80
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 fc21 	bl	80061e4 <UART_WaitOnFlagUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e036      	b.n	8005a1a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d10b      	bne.n	80059ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	881b      	ldrh	r3, [r3, #0]
 80059b6:	461a      	mov	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	3302      	adds	r3, #2
 80059c6:	61bb      	str	r3, [r7, #24]
 80059c8:	e007      	b.n	80059da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	781a      	ldrb	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	3301      	adds	r3, #1
 80059d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059de:	b29b      	uxth	r3, r3
 80059e0:	3b01      	subs	r3, #1
 80059e2:	b29a      	uxth	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1cf      	bne.n	8005992 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	2200      	movs	r2, #0
 80059fa:	2140      	movs	r1, #64	; 0x40
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 fbf1 	bl	80061e4 <UART_WaitOnFlagUntilTimeout>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e006      	b.n	8005a1a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2220      	movs	r2, #32
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a14:	2300      	movs	r3, #0
 8005a16:	e000      	b.n	8005a1a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a18:	2302      	movs	r3, #2
  }
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3720      	adds	r7, #32
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b084      	sub	sp, #16
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	60f8      	str	r0, [r7, #12]
 8005a2a:	60b9      	str	r1, [r7, #8]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b20      	cmp	r3, #32
 8005a3a:	d11d      	bne.n	8005a78 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d002      	beq.n	8005a48 <HAL_UART_Receive_DMA+0x26>
 8005a42:	88fb      	ldrh	r3, [r7, #6]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e016      	b.n	8005a7a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d101      	bne.n	8005a5a <HAL_UART_Receive_DMA+0x38>
 8005a56:	2302      	movs	r3, #2
 8005a58:	e00f      	b.n	8005a7a <HAL_UART_Receive_DMA+0x58>
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005a68:	88fb      	ldrh	r3, [r7, #6]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	68b9      	ldr	r1, [r7, #8]
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 fc26 	bl	80062c0 <UART_Start_Receive_DMA>
 8005a74:	4603      	mov	r3, r0
 8005a76:	e000      	b.n	8005a7a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005a78:	2302      	movs	r3, #2
  }
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
	...

08005a84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b0ba      	sub	sp, #232	; 0xe8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aba:	f003 030f 	and.w	r3, r3, #15
 8005abe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005ac2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10f      	bne.n	8005aea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ace:	f003 0320 	and.w	r3, r3, #32
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d009      	beq.n	8005aea <HAL_UART_IRQHandler+0x66>
 8005ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 fd8d 	bl	8006602 <UART_Receive_IT>
      return;
 8005ae8:	e256      	b.n	8005f98 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005aea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f000 80de 	beq.w	8005cb0 <HAL_UART_IRQHandler+0x22c>
 8005af4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005af8:	f003 0301 	and.w	r3, r3, #1
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d106      	bne.n	8005b0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b04:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f000 80d1 	beq.w	8005cb0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00b      	beq.n	8005b32 <HAL_UART_IRQHandler+0xae>
 8005b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d005      	beq.n	8005b32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2a:	f043 0201 	orr.w	r2, r3, #1
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b36:	f003 0304 	and.w	r3, r3, #4
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00b      	beq.n	8005b56 <HAL_UART_IRQHandler+0xd2>
 8005b3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d005      	beq.n	8005b56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	f043 0202 	orr.w	r2, r3, #2
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00b      	beq.n	8005b7a <HAL_UART_IRQHandler+0xf6>
 8005b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d005      	beq.n	8005b7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	f043 0204 	orr.w	r2, r3, #4
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d011      	beq.n	8005baa <HAL_UART_IRQHandler+0x126>
 8005b86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b8a:	f003 0320 	and.w	r3, r3, #32
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d105      	bne.n	8005b9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d005      	beq.n	8005baa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba2:	f043 0208 	orr.w	r2, r3, #8
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f000 81ed 	beq.w	8005f8e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bb8:	f003 0320 	and.w	r3, r3, #32
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d008      	beq.n	8005bd2 <HAL_UART_IRQHandler+0x14e>
 8005bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bc4:	f003 0320 	and.w	r3, r3, #32
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 fd18 	bl	8006602 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bdc:	2b40      	cmp	r3, #64	; 0x40
 8005bde:	bf0c      	ite	eq
 8005be0:	2301      	moveq	r3, #1
 8005be2:	2300      	movne	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bee:	f003 0308 	and.w	r3, r3, #8
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d103      	bne.n	8005bfe <HAL_UART_IRQHandler+0x17a>
 8005bf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d04f      	beq.n	8005c9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 fc20 	bl	8006444 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c0e:	2b40      	cmp	r3, #64	; 0x40
 8005c10:	d141      	bne.n	8005c96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3314      	adds	r3, #20
 8005c18:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005c20:	e853 3f00 	ldrex	r3, [r3]
 8005c24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005c28:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005c2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	3314      	adds	r3, #20
 8005c3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005c3e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005c42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005c4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005c4e:	e841 2300 	strex	r3, r2, [r1]
 8005c52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005c56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1d9      	bne.n	8005c12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d013      	beq.n	8005c8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6a:	4a7d      	ldr	r2, [pc, #500]	; (8005e60 <HAL_UART_IRQHandler+0x3dc>)
 8005c6c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fc f8c8 	bl	8001e08 <HAL_DMA_Abort_IT>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d016      	beq.n	8005cac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c88:	4610      	mov	r0, r2
 8005c8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c8c:	e00e      	b.n	8005cac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f99a 	bl	8005fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c94:	e00a      	b.n	8005cac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f996 	bl	8005fc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c9c:	e006      	b.n	8005cac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f992 	bl	8005fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005caa:	e170      	b.n	8005f8e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cac:	bf00      	nop
    return;
 8005cae:	e16e      	b.n	8005f8e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	f040 814a 	bne.w	8005f4e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cbe:	f003 0310 	and.w	r3, r3, #16
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 8143 	beq.w	8005f4e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ccc:	f003 0310 	and.w	r3, r3, #16
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 813c 	beq.w	8005f4e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60bb      	str	r3, [r7, #8]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	60bb      	str	r3, [r7, #8]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	60bb      	str	r3, [r7, #8]
 8005cea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf6:	2b40      	cmp	r3, #64	; 0x40
 8005cf8:	f040 80b4 	bne.w	8005e64 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 8140 	beq.w	8005f92 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	f080 8139 	bcs.w	8005f92 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005d26:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d2c:	69db      	ldr	r3, [r3, #28]
 8005d2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d32:	f000 8088 	beq.w	8005e46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	330c      	adds	r3, #12
 8005d3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005d4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	330c      	adds	r3, #12
 8005d5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005d62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005d6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1d9      	bne.n	8005d36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	3314      	adds	r3, #20
 8005d88:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d94:	f023 0301 	bic.w	r3, r3, #1
 8005d98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3314      	adds	r3, #20
 8005da2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005da6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005daa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005dae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005db8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1e1      	bne.n	8005d82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	3314      	adds	r3, #20
 8005dc4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005dc8:	e853 3f00 	ldrex	r3, [r3]
 8005dcc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005dce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005dd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	3314      	adds	r3, #20
 8005dde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005de2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005de4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005de8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005df0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e3      	bne.n	8005dbe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	330c      	adds	r3, #12
 8005e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e0e:	e853 3f00 	ldrex	r3, [r3]
 8005e12:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005e14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e16:	f023 0310 	bic.w	r3, r3, #16
 8005e1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	330c      	adds	r3, #12
 8005e24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005e28:	65ba      	str	r2, [r7, #88]	; 0x58
 8005e2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005e2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e30:	e841 2300 	strex	r3, r2, [r1]
 8005e34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005e36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1e3      	bne.n	8005e04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7fb ff71 	bl	8001d28 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	4619      	mov	r1, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 f8c0 	bl	8005fdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e5c:	e099      	b.n	8005f92 <HAL_UART_IRQHandler+0x50e>
 8005e5e:	bf00      	nop
 8005e60:	0800650b 	.word	0x0800650b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 808b 	beq.w	8005f96 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005e80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f000 8086 	beq.w	8005f96 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	330c      	adds	r3, #12
 8005e90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e94:	e853 3f00 	ldrex	r3, [r3]
 8005e98:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ea0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	330c      	adds	r3, #12
 8005eaa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005eae:	647a      	str	r2, [r7, #68]	; 0x44
 8005eb0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005eb4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005eb6:	e841 2300 	strex	r3, r2, [r1]
 8005eba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1e3      	bne.n	8005e8a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3314      	adds	r3, #20
 8005ec8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ecc:	e853 3f00 	ldrex	r3, [r3]
 8005ed0:	623b      	str	r3, [r7, #32]
   return(result);
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	f023 0301 	bic.w	r3, r3, #1
 8005ed8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3314      	adds	r3, #20
 8005ee2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005ee6:	633a      	str	r2, [r7, #48]	; 0x30
 8005ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eee:	e841 2300 	strex	r3, r2, [r1]
 8005ef2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1e3      	bne.n	8005ec2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2220      	movs	r2, #32
 8005efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330c      	adds	r3, #12
 8005f0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	e853 3f00 	ldrex	r3, [r3]
 8005f16:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f023 0310 	bic.w	r3, r3, #16
 8005f1e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	330c      	adds	r3, #12
 8005f28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005f2c:	61fa      	str	r2, [r7, #28]
 8005f2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	69b9      	ldr	r1, [r7, #24]
 8005f32:	69fa      	ldr	r2, [r7, #28]
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	617b      	str	r3, [r7, #20]
   return(result);
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e3      	bne.n	8005f08 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f44:	4619      	mov	r1, r3
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f848 	bl	8005fdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f4c:	e023      	b.n	8005f96 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d009      	beq.n	8005f6e <HAL_UART_IRQHandler+0x4ea>
 8005f5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d003      	beq.n	8005f6e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 fae3 	bl	8006532 <UART_Transmit_IT>
    return;
 8005f6c:	e014      	b.n	8005f98 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00e      	beq.n	8005f98 <HAL_UART_IRQHandler+0x514>
 8005f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d008      	beq.n	8005f98 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 fb23 	bl	80065d2 <UART_EndTransmit_IT>
    return;
 8005f8c:	e004      	b.n	8005f98 <HAL_UART_IRQHandler+0x514>
    return;
 8005f8e:	bf00      	nop
 8005f90:	e002      	b.n	8005f98 <HAL_UART_IRQHandler+0x514>
      return;
 8005f92:	bf00      	nop
 8005f94:	e000      	b.n	8005f98 <HAL_UART_IRQHandler+0x514>
      return;
 8005f96:	bf00      	nop
  }
}
 8005f98:	37e8      	adds	r7, #232	; 0xe8
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop

08005fa0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fd0:	bf00      	nop
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b09c      	sub	sp, #112	; 0x70
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006000:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800600c:	2b00      	cmp	r3, #0
 800600e:	d172      	bne.n	80060f6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006012:	2200      	movs	r2, #0
 8006014:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	330c      	adds	r3, #12
 800601c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006020:	e853 3f00 	ldrex	r3, [r3]
 8006024:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006028:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800602c:	66bb      	str	r3, [r7, #104]	; 0x68
 800602e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	330c      	adds	r3, #12
 8006034:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006036:	65ba      	str	r2, [r7, #88]	; 0x58
 8006038:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800603c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800603e:	e841 2300 	strex	r3, r2, [r1]
 8006042:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006044:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1e5      	bne.n	8006016 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800604a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	3314      	adds	r3, #20
 8006050:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006054:	e853 3f00 	ldrex	r3, [r3]
 8006058:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800605a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800605c:	f023 0301 	bic.w	r3, r3, #1
 8006060:	667b      	str	r3, [r7, #100]	; 0x64
 8006062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3314      	adds	r3, #20
 8006068:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800606a:	647a      	str	r2, [r7, #68]	; 0x44
 800606c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006070:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006072:	e841 2300 	strex	r3, r2, [r1]
 8006076:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e5      	bne.n	800604a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800607e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	3314      	adds	r3, #20
 8006084:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006088:	e853 3f00 	ldrex	r3, [r3]
 800608c:	623b      	str	r3, [r7, #32]
   return(result);
 800608e:	6a3b      	ldr	r3, [r7, #32]
 8006090:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006094:	663b      	str	r3, [r7, #96]	; 0x60
 8006096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	3314      	adds	r3, #20
 800609c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800609e:	633a      	str	r2, [r7, #48]	; 0x30
 80060a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060a6:	e841 2300 	strex	r3, r2, [r1]
 80060aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1e5      	bne.n	800607e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060b4:	2220      	movs	r2, #32
 80060b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d119      	bne.n	80060f6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	330c      	adds	r3, #12
 80060c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	e853 3f00 	ldrex	r3, [r3]
 80060d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f023 0310 	bic.w	r3, r3, #16
 80060d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	330c      	adds	r3, #12
 80060e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80060e2:	61fa      	str	r2, [r7, #28]
 80060e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e6:	69b9      	ldr	r1, [r7, #24]
 80060e8:	69fa      	ldr	r2, [r7, #28]
 80060ea:	e841 2300 	strex	r3, r2, [r1]
 80060ee:	617b      	str	r3, [r7, #20]
   return(result);
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1e5      	bne.n	80060c2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d106      	bne.n	800610c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006100:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006102:	4619      	mov	r1, r3
 8006104:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006106:	f7ff ff69 	bl	8005fdc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800610a:	e002      	b.n	8006112 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800610c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800610e:	f7fa fe3d 	bl	8000d8c <HAL_UART_RxCpltCallback>
}
 8006112:	bf00      	nop
 8006114:	3770      	adds	r7, #112	; 0x70
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006126:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800612c:	2b01      	cmp	r3, #1
 800612e:	d108      	bne.n	8006142 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006134:	085b      	lsrs	r3, r3, #1
 8006136:	b29b      	uxth	r3, r3
 8006138:	4619      	mov	r1, r3
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	f7ff ff4e 	bl	8005fdc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006140:	e002      	b.n	8006148 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006142:	68f8      	ldr	r0, [r7, #12]
 8006144:	f7ff ff36 	bl	8005fb4 <HAL_UART_RxHalfCpltCallback>
}
 8006148:	bf00      	nop
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006158:	2300      	movs	r3, #0
 800615a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006160:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616c:	2b80      	cmp	r3, #128	; 0x80
 800616e:	bf0c      	ite	eq
 8006170:	2301      	moveq	r3, #1
 8006172:	2300      	movne	r3, #0
 8006174:	b2db      	uxtb	r3, r3
 8006176:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b21      	cmp	r3, #33	; 0x21
 8006182:	d108      	bne.n	8006196 <UART_DMAError+0x46>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d005      	beq.n	8006196 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2200      	movs	r2, #0
 800618e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006190:	68b8      	ldr	r0, [r7, #8]
 8006192:	f000 f92f 	bl	80063f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a0:	2b40      	cmp	r3, #64	; 0x40
 80061a2:	bf0c      	ite	eq
 80061a4:	2301      	moveq	r3, #1
 80061a6:	2300      	movne	r3, #0
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b22      	cmp	r3, #34	; 0x22
 80061b6:	d108      	bne.n	80061ca <UART_DMAError+0x7a>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d005      	beq.n	80061ca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	2200      	movs	r2, #0
 80061c2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80061c4:	68b8      	ldr	r0, [r7, #8]
 80061c6:	f000 f93d 	bl	8006444 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ce:	f043 0210 	orr.w	r2, r3, #16
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061d6:	68b8      	ldr	r0, [r7, #8]
 80061d8:	f7ff fef6 	bl	8005fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061dc:	bf00      	nop
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b090      	sub	sp, #64	; 0x40
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	603b      	str	r3, [r7, #0]
 80061f0:	4613      	mov	r3, r2
 80061f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061f4:	e050      	b.n	8006298 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061fc:	d04c      	beq.n	8006298 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80061fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006200:	2b00      	cmp	r3, #0
 8006202:	d007      	beq.n	8006214 <UART_WaitOnFlagUntilTimeout+0x30>
 8006204:	f7fb fb48 	bl	8001898 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006210:	429a      	cmp	r2, r3
 8006212:	d241      	bcs.n	8006298 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	330c      	adds	r3, #12
 800621a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800621e:	e853 3f00 	ldrex	r3, [r3]
 8006222:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006226:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800622a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	330c      	adds	r3, #12
 8006232:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006234:	637a      	str	r2, [r7, #52]	; 0x34
 8006236:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800623a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e5      	bne.n	8006214 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3314      	adds	r3, #20
 800624e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	e853 3f00 	ldrex	r3, [r3]
 8006256:	613b      	str	r3, [r7, #16]
   return(result);
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	f023 0301 	bic.w	r3, r3, #1
 800625e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	3314      	adds	r3, #20
 8006266:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006268:	623a      	str	r2, [r7, #32]
 800626a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626c:	69f9      	ldr	r1, [r7, #28]
 800626e:	6a3a      	ldr	r2, [r7, #32]
 8006270:	e841 2300 	strex	r3, r2, [r1]
 8006274:	61bb      	str	r3, [r7, #24]
   return(result);
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1e5      	bne.n	8006248 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2220      	movs	r2, #32
 8006280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2220      	movs	r2, #32
 8006288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e00f      	b.n	80062b8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	4013      	ands	r3, r2
 80062a2:	68ba      	ldr	r2, [r7, #8]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	bf0c      	ite	eq
 80062a8:	2301      	moveq	r3, #1
 80062aa:	2300      	movne	r3, #0
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	461a      	mov	r2, r3
 80062b0:	79fb      	ldrb	r3, [r7, #7]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d09f      	beq.n	80061f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3740      	adds	r7, #64	; 0x40
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b098      	sub	sp, #96	; 0x60
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	88fa      	ldrh	r2, [r7, #6]
 80062d8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2222      	movs	r2, #34	; 0x22
 80062e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ec:	4a3e      	ldr	r2, [pc, #248]	; (80063e8 <UART_Start_Receive_DMA+0x128>)
 80062ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f4:	4a3d      	ldr	r2, [pc, #244]	; (80063ec <UART_Start_Receive_DMA+0x12c>)
 80062f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fc:	4a3c      	ldr	r2, [pc, #240]	; (80063f0 <UART_Start_Receive_DMA+0x130>)
 80062fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006304:	2200      	movs	r2, #0
 8006306:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006308:	f107 0308 	add.w	r3, r7, #8
 800630c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	3304      	adds	r3, #4
 8006318:	4619      	mov	r1, r3
 800631a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	88fb      	ldrh	r3, [r7, #6]
 8006320:	f7fb fcaa 	bl	8001c78 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006324:	2300      	movs	r3, #0
 8006326:	613b      	str	r3, [r7, #16]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	613b      	str	r3, [r7, #16]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	613b      	str	r3, [r7, #16]
 8006338:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	330c      	adds	r3, #12
 8006348:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800634c:	e853 3f00 	ldrex	r3, [r3]
 8006350:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006352:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006354:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006358:	65bb      	str	r3, [r7, #88]	; 0x58
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	330c      	adds	r3, #12
 8006360:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006362:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006364:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006366:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006368:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006370:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1e5      	bne.n	8006342 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	3314      	adds	r3, #20
 800637c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006380:	e853 3f00 	ldrex	r3, [r3]
 8006384:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006388:	f043 0301 	orr.w	r3, r3, #1
 800638c:	657b      	str	r3, [r7, #84]	; 0x54
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	3314      	adds	r3, #20
 8006394:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006396:	63ba      	str	r2, [r7, #56]	; 0x38
 8006398:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800639c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800639e:	e841 2300 	strex	r3, r2, [r1]
 80063a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1e5      	bne.n	8006376 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	3314      	adds	r3, #20
 80063b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	e853 3f00 	ldrex	r3, [r3]
 80063b8:	617b      	str	r3, [r7, #20]
   return(result);
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063c0:	653b      	str	r3, [r7, #80]	; 0x50
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	3314      	adds	r3, #20
 80063c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80063ca:	627a      	str	r2, [r7, #36]	; 0x24
 80063cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ce:	6a39      	ldr	r1, [r7, #32]
 80063d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063d2:	e841 2300 	strex	r3, r2, [r1]
 80063d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1e5      	bne.n	80063aa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3760      	adds	r7, #96	; 0x60
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	08005ff5 	.word	0x08005ff5
 80063ec:	0800611b 	.word	0x0800611b
 80063f0:	08006151 	.word	0x08006151

080063f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b089      	sub	sp, #36	; 0x24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	330c      	adds	r3, #12
 8006402:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	e853 3f00 	ldrex	r3, [r3]
 800640a:	60bb      	str	r3, [r7, #8]
   return(result);
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006412:	61fb      	str	r3, [r7, #28]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	69fa      	ldr	r2, [r7, #28]
 800641c:	61ba      	str	r2, [r7, #24]
 800641e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006420:	6979      	ldr	r1, [r7, #20]
 8006422:	69ba      	ldr	r2, [r7, #24]
 8006424:	e841 2300 	strex	r3, r2, [r1]
 8006428:	613b      	str	r3, [r7, #16]
   return(result);
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1e5      	bne.n	80063fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2220      	movs	r2, #32
 8006434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006438:	bf00      	nop
 800643a:	3724      	adds	r7, #36	; 0x24
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006444:	b480      	push	{r7}
 8006446:	b095      	sub	sp, #84	; 0x54
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	330c      	adds	r3, #12
 8006452:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006456:	e853 3f00 	ldrex	r3, [r3]
 800645a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800645c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006462:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	330c      	adds	r3, #12
 800646a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800646c:	643a      	str	r2, [r7, #64]	; 0x40
 800646e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006470:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006472:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006474:	e841 2300 	strex	r3, r2, [r1]
 8006478:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800647a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1e5      	bne.n	800644c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	3314      	adds	r3, #20
 8006486:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006488:	6a3b      	ldr	r3, [r7, #32]
 800648a:	e853 3f00 	ldrex	r3, [r3]
 800648e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	f023 0301 	bic.w	r3, r3, #1
 8006496:	64bb      	str	r3, [r7, #72]	; 0x48
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3314      	adds	r3, #20
 800649e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064a8:	e841 2300 	strex	r3, r2, [r1]
 80064ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1e5      	bne.n	8006480 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d119      	bne.n	80064f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	330c      	adds	r3, #12
 80064c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	e853 3f00 	ldrex	r3, [r3]
 80064ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f023 0310 	bic.w	r3, r3, #16
 80064d2:	647b      	str	r3, [r7, #68]	; 0x44
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	330c      	adds	r3, #12
 80064da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064dc:	61ba      	str	r2, [r7, #24]
 80064de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e0:	6979      	ldr	r1, [r7, #20]
 80064e2:	69ba      	ldr	r2, [r7, #24]
 80064e4:	e841 2300 	strex	r3, r2, [r1]
 80064e8:	613b      	str	r3, [r7, #16]
   return(result);
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1e5      	bne.n	80064bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2220      	movs	r2, #32
 80064f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064fe:	bf00      	nop
 8006500:	3754      	adds	r7, #84	; 0x54
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b084      	sub	sp, #16
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006516:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f7ff fd4f 	bl	8005fc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800652a:	bf00      	nop
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006532:	b480      	push	{r7}
 8006534:	b085      	sub	sp, #20
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b21      	cmp	r3, #33	; 0x21
 8006544:	d13e      	bne.n	80065c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800654e:	d114      	bne.n	800657a <UART_Transmit_IT+0x48>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d110      	bne.n	800657a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	881b      	ldrh	r3, [r3, #0]
 8006562:	461a      	mov	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800656c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	1c9a      	adds	r2, r3, #2
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	621a      	str	r2, [r3, #32]
 8006578:	e008      	b.n	800658c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	1c59      	adds	r1, r3, #1
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6211      	str	r1, [r2, #32]
 8006584:	781a      	ldrb	r2, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006590:	b29b      	uxth	r3, r3
 8006592:	3b01      	subs	r3, #1
 8006594:	b29b      	uxth	r3, r3
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	4619      	mov	r1, r3
 800659a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10f      	bne.n	80065c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	e000      	b.n	80065c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065c4:	2302      	movs	r3, #2
  }
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b082      	sub	sp, #8
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68da      	ldr	r2, [r3, #12]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2220      	movs	r2, #32
 80065ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f7ff fcd4 	bl	8005fa0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b08c      	sub	sp, #48	; 0x30
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b22      	cmp	r3, #34	; 0x22
 8006614:	f040 80ab 	bne.w	800676e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006620:	d117      	bne.n	8006652 <UART_Receive_IT+0x50>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d113      	bne.n	8006652 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800662a:	2300      	movs	r3, #0
 800662c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006632:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	b29b      	uxth	r3, r3
 800663c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006640:	b29a      	uxth	r2, r3
 8006642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006644:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664a:	1c9a      	adds	r2, r3, #2
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	629a      	str	r2, [r3, #40]	; 0x28
 8006650:	e026      	b.n	80066a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006656:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006658:	2300      	movs	r3, #0
 800665a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006664:	d007      	beq.n	8006676 <UART_Receive_IT+0x74>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10a      	bne.n	8006684 <UART_Receive_IT+0x82>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d106      	bne.n	8006684 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	b2da      	uxtb	r2, r3
 800667e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006680:	701a      	strb	r2, [r3, #0]
 8006682:	e008      	b.n	8006696 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	b2db      	uxtb	r3, r3
 800668c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006690:	b2da      	uxtb	r2, r3
 8006692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006694:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800669a:	1c5a      	adds	r2, r3, #1
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	4619      	mov	r1, r3
 80066ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d15a      	bne.n	800676a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68da      	ldr	r2, [r3, #12]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0220 	bic.w	r2, r2, #32
 80066c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	695a      	ldr	r2, [r3, #20]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f022 0201 	bic.w	r2, r2, #1
 80066e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d135      	bne.n	8006760 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	330c      	adds	r3, #12
 8006700:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	e853 3f00 	ldrex	r3, [r3]
 8006708:	613b      	str	r3, [r7, #16]
   return(result);
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	f023 0310 	bic.w	r3, r3, #16
 8006710:	627b      	str	r3, [r7, #36]	; 0x24
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	330c      	adds	r3, #12
 8006718:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800671a:	623a      	str	r2, [r7, #32]
 800671c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	69f9      	ldr	r1, [r7, #28]
 8006720:	6a3a      	ldr	r2, [r7, #32]
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	61bb      	str	r3, [r7, #24]
   return(result);
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1e5      	bne.n	80066fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0310 	and.w	r3, r3, #16
 8006738:	2b10      	cmp	r3, #16
 800673a:	d10a      	bne.n	8006752 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800673c:	2300      	movs	r3, #0
 800673e:	60fb      	str	r3, [r7, #12]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	60fb      	str	r3, [r7, #12]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006756:	4619      	mov	r1, r3
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f7ff fc3f 	bl	8005fdc <HAL_UARTEx_RxEventCallback>
 800675e:	e002      	b.n	8006766 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7fa fb13 	bl	8000d8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006766:	2300      	movs	r3, #0
 8006768:	e002      	b.n	8006770 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800676a:	2300      	movs	r3, #0
 800676c:	e000      	b.n	8006770 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800676e:	2302      	movs	r3, #2
  }
}
 8006770:	4618      	mov	r0, r3
 8006772:	3730      	adds	r7, #48	; 0x30
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800677c:	b09f      	sub	sp, #124	; 0x7c
 800677e:	af00      	add	r7, sp, #0
 8006780:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006782:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800678c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800678e:	68d9      	ldr	r1, [r3, #12]
 8006790:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	ea40 0301 	orr.w	r3, r0, r1
 8006798:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800679a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800679c:	689a      	ldr	r2, [r3, #8]
 800679e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	431a      	orrs	r2, r3
 80067a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067a6:	695b      	ldr	r3, [r3, #20]
 80067a8:	431a      	orrs	r2, r3
 80067aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ac:	69db      	ldr	r3, [r3, #28]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80067b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80067bc:	f021 010c 	bic.w	r1, r1, #12
 80067c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80067c6:	430b      	orrs	r3, r1
 80067c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	695b      	ldr	r3, [r3, #20]
 80067d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80067d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067d6:	6999      	ldr	r1, [r3, #24]
 80067d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	ea40 0301 	orr.w	r3, r0, r1
 80067e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	4bc5      	ldr	r3, [pc, #788]	; (8006afc <UART_SetConfig+0x384>)
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d004      	beq.n	80067f6 <UART_SetConfig+0x7e>
 80067ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	4bc3      	ldr	r3, [pc, #780]	; (8006b00 <UART_SetConfig+0x388>)
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d103      	bne.n	80067fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067f6:	f7ff f821 	bl	800583c <HAL_RCC_GetPCLK2Freq>
 80067fa:	6778      	str	r0, [r7, #116]	; 0x74
 80067fc:	e002      	b.n	8006804 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067fe:	f7ff f809 	bl	8005814 <HAL_RCC_GetPCLK1Freq>
 8006802:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800680c:	f040 80b6 	bne.w	800697c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006810:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006812:	461c      	mov	r4, r3
 8006814:	f04f 0500 	mov.w	r5, #0
 8006818:	4622      	mov	r2, r4
 800681a:	462b      	mov	r3, r5
 800681c:	1891      	adds	r1, r2, r2
 800681e:	6439      	str	r1, [r7, #64]	; 0x40
 8006820:	415b      	adcs	r3, r3
 8006822:	647b      	str	r3, [r7, #68]	; 0x44
 8006824:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006828:	1912      	adds	r2, r2, r4
 800682a:	eb45 0303 	adc.w	r3, r5, r3
 800682e:	f04f 0000 	mov.w	r0, #0
 8006832:	f04f 0100 	mov.w	r1, #0
 8006836:	00d9      	lsls	r1, r3, #3
 8006838:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800683c:	00d0      	lsls	r0, r2, #3
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	1911      	adds	r1, r2, r4
 8006844:	6639      	str	r1, [r7, #96]	; 0x60
 8006846:	416b      	adcs	r3, r5
 8006848:	667b      	str	r3, [r7, #100]	; 0x64
 800684a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	461a      	mov	r2, r3
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	1891      	adds	r1, r2, r2
 8006856:	63b9      	str	r1, [r7, #56]	; 0x38
 8006858:	415b      	adcs	r3, r3
 800685a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800685c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006860:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006864:	f7f9 fd1c 	bl	80002a0 <__aeabi_uldivmod>
 8006868:	4602      	mov	r2, r0
 800686a:	460b      	mov	r3, r1
 800686c:	4ba5      	ldr	r3, [pc, #660]	; (8006b04 <UART_SetConfig+0x38c>)
 800686e:	fba3 2302 	umull	r2, r3, r3, r2
 8006872:	095b      	lsrs	r3, r3, #5
 8006874:	011e      	lsls	r6, r3, #4
 8006876:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006878:	461c      	mov	r4, r3
 800687a:	f04f 0500 	mov.w	r5, #0
 800687e:	4622      	mov	r2, r4
 8006880:	462b      	mov	r3, r5
 8006882:	1891      	adds	r1, r2, r2
 8006884:	6339      	str	r1, [r7, #48]	; 0x30
 8006886:	415b      	adcs	r3, r3
 8006888:	637b      	str	r3, [r7, #52]	; 0x34
 800688a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800688e:	1912      	adds	r2, r2, r4
 8006890:	eb45 0303 	adc.w	r3, r5, r3
 8006894:	f04f 0000 	mov.w	r0, #0
 8006898:	f04f 0100 	mov.w	r1, #0
 800689c:	00d9      	lsls	r1, r3, #3
 800689e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80068a2:	00d0      	lsls	r0, r2, #3
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	1911      	adds	r1, r2, r4
 80068aa:	65b9      	str	r1, [r7, #88]	; 0x58
 80068ac:	416b      	adcs	r3, r5
 80068ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80068b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	461a      	mov	r2, r3
 80068b6:	f04f 0300 	mov.w	r3, #0
 80068ba:	1891      	adds	r1, r2, r2
 80068bc:	62b9      	str	r1, [r7, #40]	; 0x28
 80068be:	415b      	adcs	r3, r3
 80068c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80068c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80068ca:	f7f9 fce9 	bl	80002a0 <__aeabi_uldivmod>
 80068ce:	4602      	mov	r2, r0
 80068d0:	460b      	mov	r3, r1
 80068d2:	4b8c      	ldr	r3, [pc, #560]	; (8006b04 <UART_SetConfig+0x38c>)
 80068d4:	fba3 1302 	umull	r1, r3, r3, r2
 80068d8:	095b      	lsrs	r3, r3, #5
 80068da:	2164      	movs	r1, #100	; 0x64
 80068dc:	fb01 f303 	mul.w	r3, r1, r3
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	00db      	lsls	r3, r3, #3
 80068e4:	3332      	adds	r3, #50	; 0x32
 80068e6:	4a87      	ldr	r2, [pc, #540]	; (8006b04 <UART_SetConfig+0x38c>)
 80068e8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ec:	095b      	lsrs	r3, r3, #5
 80068ee:	005b      	lsls	r3, r3, #1
 80068f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068f4:	441e      	add	r6, r3
 80068f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068f8:	4618      	mov	r0, r3
 80068fa:	f04f 0100 	mov.w	r1, #0
 80068fe:	4602      	mov	r2, r0
 8006900:	460b      	mov	r3, r1
 8006902:	1894      	adds	r4, r2, r2
 8006904:	623c      	str	r4, [r7, #32]
 8006906:	415b      	adcs	r3, r3
 8006908:	627b      	str	r3, [r7, #36]	; 0x24
 800690a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800690e:	1812      	adds	r2, r2, r0
 8006910:	eb41 0303 	adc.w	r3, r1, r3
 8006914:	f04f 0400 	mov.w	r4, #0
 8006918:	f04f 0500 	mov.w	r5, #0
 800691c:	00dd      	lsls	r5, r3, #3
 800691e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006922:	00d4      	lsls	r4, r2, #3
 8006924:	4622      	mov	r2, r4
 8006926:	462b      	mov	r3, r5
 8006928:	1814      	adds	r4, r2, r0
 800692a:	653c      	str	r4, [r7, #80]	; 0x50
 800692c:	414b      	adcs	r3, r1
 800692e:	657b      	str	r3, [r7, #84]	; 0x54
 8006930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	461a      	mov	r2, r3
 8006936:	f04f 0300 	mov.w	r3, #0
 800693a:	1891      	adds	r1, r2, r2
 800693c:	61b9      	str	r1, [r7, #24]
 800693e:	415b      	adcs	r3, r3
 8006940:	61fb      	str	r3, [r7, #28]
 8006942:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006946:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800694a:	f7f9 fca9 	bl	80002a0 <__aeabi_uldivmod>
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	4b6c      	ldr	r3, [pc, #432]	; (8006b04 <UART_SetConfig+0x38c>)
 8006954:	fba3 1302 	umull	r1, r3, r3, r2
 8006958:	095b      	lsrs	r3, r3, #5
 800695a:	2164      	movs	r1, #100	; 0x64
 800695c:	fb01 f303 	mul.w	r3, r1, r3
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	00db      	lsls	r3, r3, #3
 8006964:	3332      	adds	r3, #50	; 0x32
 8006966:	4a67      	ldr	r2, [pc, #412]	; (8006b04 <UART_SetConfig+0x38c>)
 8006968:	fba2 2303 	umull	r2, r3, r2, r3
 800696c:	095b      	lsrs	r3, r3, #5
 800696e:	f003 0207 	and.w	r2, r3, #7
 8006972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4432      	add	r2, r6
 8006978:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800697a:	e0b9      	b.n	8006af0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800697c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800697e:	461c      	mov	r4, r3
 8006980:	f04f 0500 	mov.w	r5, #0
 8006984:	4622      	mov	r2, r4
 8006986:	462b      	mov	r3, r5
 8006988:	1891      	adds	r1, r2, r2
 800698a:	6139      	str	r1, [r7, #16]
 800698c:	415b      	adcs	r3, r3
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006994:	1912      	adds	r2, r2, r4
 8006996:	eb45 0303 	adc.w	r3, r5, r3
 800699a:	f04f 0000 	mov.w	r0, #0
 800699e:	f04f 0100 	mov.w	r1, #0
 80069a2:	00d9      	lsls	r1, r3, #3
 80069a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80069a8:	00d0      	lsls	r0, r2, #3
 80069aa:	4602      	mov	r2, r0
 80069ac:	460b      	mov	r3, r1
 80069ae:	eb12 0804 	adds.w	r8, r2, r4
 80069b2:	eb43 0905 	adc.w	r9, r3, r5
 80069b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	4618      	mov	r0, r3
 80069bc:	f04f 0100 	mov.w	r1, #0
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	f04f 0300 	mov.w	r3, #0
 80069c8:	008b      	lsls	r3, r1, #2
 80069ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069ce:	0082      	lsls	r2, r0, #2
 80069d0:	4640      	mov	r0, r8
 80069d2:	4649      	mov	r1, r9
 80069d4:	f7f9 fc64 	bl	80002a0 <__aeabi_uldivmod>
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	4b49      	ldr	r3, [pc, #292]	; (8006b04 <UART_SetConfig+0x38c>)
 80069de:	fba3 2302 	umull	r2, r3, r3, r2
 80069e2:	095b      	lsrs	r3, r3, #5
 80069e4:	011e      	lsls	r6, r3, #4
 80069e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069e8:	4618      	mov	r0, r3
 80069ea:	f04f 0100 	mov.w	r1, #0
 80069ee:	4602      	mov	r2, r0
 80069f0:	460b      	mov	r3, r1
 80069f2:	1894      	adds	r4, r2, r2
 80069f4:	60bc      	str	r4, [r7, #8]
 80069f6:	415b      	adcs	r3, r3
 80069f8:	60fb      	str	r3, [r7, #12]
 80069fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069fe:	1812      	adds	r2, r2, r0
 8006a00:	eb41 0303 	adc.w	r3, r1, r3
 8006a04:	f04f 0400 	mov.w	r4, #0
 8006a08:	f04f 0500 	mov.w	r5, #0
 8006a0c:	00dd      	lsls	r5, r3, #3
 8006a0e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a12:	00d4      	lsls	r4, r2, #3
 8006a14:	4622      	mov	r2, r4
 8006a16:	462b      	mov	r3, r5
 8006a18:	1814      	adds	r4, r2, r0
 8006a1a:	64bc      	str	r4, [r7, #72]	; 0x48
 8006a1c:	414b      	adcs	r3, r1
 8006a1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f04f 0100 	mov.w	r1, #0
 8006a2a:	f04f 0200 	mov.w	r2, #0
 8006a2e:	f04f 0300 	mov.w	r3, #0
 8006a32:	008b      	lsls	r3, r1, #2
 8006a34:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a38:	0082      	lsls	r2, r0, #2
 8006a3a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006a3e:	f7f9 fc2f 	bl	80002a0 <__aeabi_uldivmod>
 8006a42:	4602      	mov	r2, r0
 8006a44:	460b      	mov	r3, r1
 8006a46:	4b2f      	ldr	r3, [pc, #188]	; (8006b04 <UART_SetConfig+0x38c>)
 8006a48:	fba3 1302 	umull	r1, r3, r3, r2
 8006a4c:	095b      	lsrs	r3, r3, #5
 8006a4e:	2164      	movs	r1, #100	; 0x64
 8006a50:	fb01 f303 	mul.w	r3, r1, r3
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	011b      	lsls	r3, r3, #4
 8006a58:	3332      	adds	r3, #50	; 0x32
 8006a5a:	4a2a      	ldr	r2, [pc, #168]	; (8006b04 <UART_SetConfig+0x38c>)
 8006a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a60:	095b      	lsrs	r3, r3, #5
 8006a62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a66:	441e      	add	r6, r3
 8006a68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f04f 0100 	mov.w	r1, #0
 8006a70:	4602      	mov	r2, r0
 8006a72:	460b      	mov	r3, r1
 8006a74:	1894      	adds	r4, r2, r2
 8006a76:	603c      	str	r4, [r7, #0]
 8006a78:	415b      	adcs	r3, r3
 8006a7a:	607b      	str	r3, [r7, #4]
 8006a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a80:	1812      	adds	r2, r2, r0
 8006a82:	eb41 0303 	adc.w	r3, r1, r3
 8006a86:	f04f 0400 	mov.w	r4, #0
 8006a8a:	f04f 0500 	mov.w	r5, #0
 8006a8e:	00dd      	lsls	r5, r3, #3
 8006a90:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a94:	00d4      	lsls	r4, r2, #3
 8006a96:	4622      	mov	r2, r4
 8006a98:	462b      	mov	r3, r5
 8006a9a:	eb12 0a00 	adds.w	sl, r2, r0
 8006a9e:	eb43 0b01 	adc.w	fp, r3, r1
 8006aa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f04f 0100 	mov.w	r1, #0
 8006aac:	f04f 0200 	mov.w	r2, #0
 8006ab0:	f04f 0300 	mov.w	r3, #0
 8006ab4:	008b      	lsls	r3, r1, #2
 8006ab6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006aba:	0082      	lsls	r2, r0, #2
 8006abc:	4650      	mov	r0, sl
 8006abe:	4659      	mov	r1, fp
 8006ac0:	f7f9 fbee 	bl	80002a0 <__aeabi_uldivmod>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	4b0e      	ldr	r3, [pc, #56]	; (8006b04 <UART_SetConfig+0x38c>)
 8006aca:	fba3 1302 	umull	r1, r3, r3, r2
 8006ace:	095b      	lsrs	r3, r3, #5
 8006ad0:	2164      	movs	r1, #100	; 0x64
 8006ad2:	fb01 f303 	mul.w	r3, r1, r3
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	011b      	lsls	r3, r3, #4
 8006ada:	3332      	adds	r3, #50	; 0x32
 8006adc:	4a09      	ldr	r2, [pc, #36]	; (8006b04 <UART_SetConfig+0x38c>)
 8006ade:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae2:	095b      	lsrs	r3, r3, #5
 8006ae4:	f003 020f 	and.w	r2, r3, #15
 8006ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4432      	add	r2, r6
 8006aee:	609a      	str	r2, [r3, #8]
}
 8006af0:	bf00      	nop
 8006af2:	377c      	adds	r7, #124	; 0x7c
 8006af4:	46bd      	mov	sp, r7
 8006af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006afa:	bf00      	nop
 8006afc:	40011000 	.word	0x40011000
 8006b00:	40011400 	.word	0x40011400
 8006b04:	51eb851f 	.word	0x51eb851f

08006b08 <__errno>:
 8006b08:	4b01      	ldr	r3, [pc, #4]	; (8006b10 <__errno+0x8>)
 8006b0a:	6818      	ldr	r0, [r3, #0]
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	200000b4 	.word	0x200000b4

08006b14 <__libc_init_array>:
 8006b14:	b570      	push	{r4, r5, r6, lr}
 8006b16:	4d0d      	ldr	r5, [pc, #52]	; (8006b4c <__libc_init_array+0x38>)
 8006b18:	4c0d      	ldr	r4, [pc, #52]	; (8006b50 <__libc_init_array+0x3c>)
 8006b1a:	1b64      	subs	r4, r4, r5
 8006b1c:	10a4      	asrs	r4, r4, #2
 8006b1e:	2600      	movs	r6, #0
 8006b20:	42a6      	cmp	r6, r4
 8006b22:	d109      	bne.n	8006b38 <__libc_init_array+0x24>
 8006b24:	4d0b      	ldr	r5, [pc, #44]	; (8006b54 <__libc_init_array+0x40>)
 8006b26:	4c0c      	ldr	r4, [pc, #48]	; (8006b58 <__libc_init_array+0x44>)
 8006b28:	f000 fc4e 	bl	80073c8 <_init>
 8006b2c:	1b64      	subs	r4, r4, r5
 8006b2e:	10a4      	asrs	r4, r4, #2
 8006b30:	2600      	movs	r6, #0
 8006b32:	42a6      	cmp	r6, r4
 8006b34:	d105      	bne.n	8006b42 <__libc_init_array+0x2e>
 8006b36:	bd70      	pop	{r4, r5, r6, pc}
 8006b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b3c:	4798      	blx	r3
 8006b3e:	3601      	adds	r6, #1
 8006b40:	e7ee      	b.n	8006b20 <__libc_init_array+0xc>
 8006b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b46:	4798      	blx	r3
 8006b48:	3601      	adds	r6, #1
 8006b4a:	e7f2      	b.n	8006b32 <__libc_init_array+0x1e>
 8006b4c:	08007498 	.word	0x08007498
 8006b50:	08007498 	.word	0x08007498
 8006b54:	08007498 	.word	0x08007498
 8006b58:	0800749c 	.word	0x0800749c

08006b5c <memset>:
 8006b5c:	4402      	add	r2, r0
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d100      	bne.n	8006b66 <memset+0xa>
 8006b64:	4770      	bx	lr
 8006b66:	f803 1b01 	strb.w	r1, [r3], #1
 8006b6a:	e7f9      	b.n	8006b60 <memset+0x4>

08006b6c <siprintf>:
 8006b6c:	b40e      	push	{r1, r2, r3}
 8006b6e:	b500      	push	{lr}
 8006b70:	b09c      	sub	sp, #112	; 0x70
 8006b72:	ab1d      	add	r3, sp, #116	; 0x74
 8006b74:	9002      	str	r0, [sp, #8]
 8006b76:	9006      	str	r0, [sp, #24]
 8006b78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b7c:	4809      	ldr	r0, [pc, #36]	; (8006ba4 <siprintf+0x38>)
 8006b7e:	9107      	str	r1, [sp, #28]
 8006b80:	9104      	str	r1, [sp, #16]
 8006b82:	4909      	ldr	r1, [pc, #36]	; (8006ba8 <siprintf+0x3c>)
 8006b84:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b88:	9105      	str	r1, [sp, #20]
 8006b8a:	6800      	ldr	r0, [r0, #0]
 8006b8c:	9301      	str	r3, [sp, #4]
 8006b8e:	a902      	add	r1, sp, #8
 8006b90:	f000 f868 	bl	8006c64 <_svfiprintf_r>
 8006b94:	9b02      	ldr	r3, [sp, #8]
 8006b96:	2200      	movs	r2, #0
 8006b98:	701a      	strb	r2, [r3, #0]
 8006b9a:	b01c      	add	sp, #112	; 0x70
 8006b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ba0:	b003      	add	sp, #12
 8006ba2:	4770      	bx	lr
 8006ba4:	200000b4 	.word	0x200000b4
 8006ba8:	ffff0208 	.word	0xffff0208

08006bac <__ssputs_r>:
 8006bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bb0:	688e      	ldr	r6, [r1, #8]
 8006bb2:	429e      	cmp	r6, r3
 8006bb4:	4682      	mov	sl, r0
 8006bb6:	460c      	mov	r4, r1
 8006bb8:	4690      	mov	r8, r2
 8006bba:	461f      	mov	r7, r3
 8006bbc:	d838      	bhi.n	8006c30 <__ssputs_r+0x84>
 8006bbe:	898a      	ldrh	r2, [r1, #12]
 8006bc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006bc4:	d032      	beq.n	8006c2c <__ssputs_r+0x80>
 8006bc6:	6825      	ldr	r5, [r4, #0]
 8006bc8:	6909      	ldr	r1, [r1, #16]
 8006bca:	eba5 0901 	sub.w	r9, r5, r1
 8006bce:	6965      	ldr	r5, [r4, #20]
 8006bd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006bd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006bd8:	3301      	adds	r3, #1
 8006bda:	444b      	add	r3, r9
 8006bdc:	106d      	asrs	r5, r5, #1
 8006bde:	429d      	cmp	r5, r3
 8006be0:	bf38      	it	cc
 8006be2:	461d      	movcc	r5, r3
 8006be4:	0553      	lsls	r3, r2, #21
 8006be6:	d531      	bpl.n	8006c4c <__ssputs_r+0xa0>
 8006be8:	4629      	mov	r1, r5
 8006bea:	f000 fb47 	bl	800727c <_malloc_r>
 8006bee:	4606      	mov	r6, r0
 8006bf0:	b950      	cbnz	r0, 8006c08 <__ssputs_r+0x5c>
 8006bf2:	230c      	movs	r3, #12
 8006bf4:	f8ca 3000 	str.w	r3, [sl]
 8006bf8:	89a3      	ldrh	r3, [r4, #12]
 8006bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bfe:	81a3      	strh	r3, [r4, #12]
 8006c00:	f04f 30ff 	mov.w	r0, #4294967295
 8006c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c08:	6921      	ldr	r1, [r4, #16]
 8006c0a:	464a      	mov	r2, r9
 8006c0c:	f000 fabe 	bl	800718c <memcpy>
 8006c10:	89a3      	ldrh	r3, [r4, #12]
 8006c12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006c16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c1a:	81a3      	strh	r3, [r4, #12]
 8006c1c:	6126      	str	r6, [r4, #16]
 8006c1e:	6165      	str	r5, [r4, #20]
 8006c20:	444e      	add	r6, r9
 8006c22:	eba5 0509 	sub.w	r5, r5, r9
 8006c26:	6026      	str	r6, [r4, #0]
 8006c28:	60a5      	str	r5, [r4, #8]
 8006c2a:	463e      	mov	r6, r7
 8006c2c:	42be      	cmp	r6, r7
 8006c2e:	d900      	bls.n	8006c32 <__ssputs_r+0x86>
 8006c30:	463e      	mov	r6, r7
 8006c32:	4632      	mov	r2, r6
 8006c34:	6820      	ldr	r0, [r4, #0]
 8006c36:	4641      	mov	r1, r8
 8006c38:	f000 fab6 	bl	80071a8 <memmove>
 8006c3c:	68a3      	ldr	r3, [r4, #8]
 8006c3e:	6822      	ldr	r2, [r4, #0]
 8006c40:	1b9b      	subs	r3, r3, r6
 8006c42:	4432      	add	r2, r6
 8006c44:	60a3      	str	r3, [r4, #8]
 8006c46:	6022      	str	r2, [r4, #0]
 8006c48:	2000      	movs	r0, #0
 8006c4a:	e7db      	b.n	8006c04 <__ssputs_r+0x58>
 8006c4c:	462a      	mov	r2, r5
 8006c4e:	f000 fb6f 	bl	8007330 <_realloc_r>
 8006c52:	4606      	mov	r6, r0
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d1e1      	bne.n	8006c1c <__ssputs_r+0x70>
 8006c58:	6921      	ldr	r1, [r4, #16]
 8006c5a:	4650      	mov	r0, sl
 8006c5c:	f000 fabe 	bl	80071dc <_free_r>
 8006c60:	e7c7      	b.n	8006bf2 <__ssputs_r+0x46>
	...

08006c64 <_svfiprintf_r>:
 8006c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c68:	4698      	mov	r8, r3
 8006c6a:	898b      	ldrh	r3, [r1, #12]
 8006c6c:	061b      	lsls	r3, r3, #24
 8006c6e:	b09d      	sub	sp, #116	; 0x74
 8006c70:	4607      	mov	r7, r0
 8006c72:	460d      	mov	r5, r1
 8006c74:	4614      	mov	r4, r2
 8006c76:	d50e      	bpl.n	8006c96 <_svfiprintf_r+0x32>
 8006c78:	690b      	ldr	r3, [r1, #16]
 8006c7a:	b963      	cbnz	r3, 8006c96 <_svfiprintf_r+0x32>
 8006c7c:	2140      	movs	r1, #64	; 0x40
 8006c7e:	f000 fafd 	bl	800727c <_malloc_r>
 8006c82:	6028      	str	r0, [r5, #0]
 8006c84:	6128      	str	r0, [r5, #16]
 8006c86:	b920      	cbnz	r0, 8006c92 <_svfiprintf_r+0x2e>
 8006c88:	230c      	movs	r3, #12
 8006c8a:	603b      	str	r3, [r7, #0]
 8006c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c90:	e0d1      	b.n	8006e36 <_svfiprintf_r+0x1d2>
 8006c92:	2340      	movs	r3, #64	; 0x40
 8006c94:	616b      	str	r3, [r5, #20]
 8006c96:	2300      	movs	r3, #0
 8006c98:	9309      	str	r3, [sp, #36]	; 0x24
 8006c9a:	2320      	movs	r3, #32
 8006c9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ca0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ca4:	2330      	movs	r3, #48	; 0x30
 8006ca6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006e50 <_svfiprintf_r+0x1ec>
 8006caa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006cae:	f04f 0901 	mov.w	r9, #1
 8006cb2:	4623      	mov	r3, r4
 8006cb4:	469a      	mov	sl, r3
 8006cb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006cba:	b10a      	cbz	r2, 8006cc0 <_svfiprintf_r+0x5c>
 8006cbc:	2a25      	cmp	r2, #37	; 0x25
 8006cbe:	d1f9      	bne.n	8006cb4 <_svfiprintf_r+0x50>
 8006cc0:	ebba 0b04 	subs.w	fp, sl, r4
 8006cc4:	d00b      	beq.n	8006cde <_svfiprintf_r+0x7a>
 8006cc6:	465b      	mov	r3, fp
 8006cc8:	4622      	mov	r2, r4
 8006cca:	4629      	mov	r1, r5
 8006ccc:	4638      	mov	r0, r7
 8006cce:	f7ff ff6d 	bl	8006bac <__ssputs_r>
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	f000 80aa 	beq.w	8006e2c <_svfiprintf_r+0x1c8>
 8006cd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cda:	445a      	add	r2, fp
 8006cdc:	9209      	str	r2, [sp, #36]	; 0x24
 8006cde:	f89a 3000 	ldrb.w	r3, [sl]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 80a2 	beq.w	8006e2c <_svfiprintf_r+0x1c8>
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f04f 32ff 	mov.w	r2, #4294967295
 8006cee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cf2:	f10a 0a01 	add.w	sl, sl, #1
 8006cf6:	9304      	str	r3, [sp, #16]
 8006cf8:	9307      	str	r3, [sp, #28]
 8006cfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006cfe:	931a      	str	r3, [sp, #104]	; 0x68
 8006d00:	4654      	mov	r4, sl
 8006d02:	2205      	movs	r2, #5
 8006d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d08:	4851      	ldr	r0, [pc, #324]	; (8006e50 <_svfiprintf_r+0x1ec>)
 8006d0a:	f7f9 fa79 	bl	8000200 <memchr>
 8006d0e:	9a04      	ldr	r2, [sp, #16]
 8006d10:	b9d8      	cbnz	r0, 8006d4a <_svfiprintf_r+0xe6>
 8006d12:	06d0      	lsls	r0, r2, #27
 8006d14:	bf44      	itt	mi
 8006d16:	2320      	movmi	r3, #32
 8006d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d1c:	0711      	lsls	r1, r2, #28
 8006d1e:	bf44      	itt	mi
 8006d20:	232b      	movmi	r3, #43	; 0x2b
 8006d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d26:	f89a 3000 	ldrb.w	r3, [sl]
 8006d2a:	2b2a      	cmp	r3, #42	; 0x2a
 8006d2c:	d015      	beq.n	8006d5a <_svfiprintf_r+0xf6>
 8006d2e:	9a07      	ldr	r2, [sp, #28]
 8006d30:	4654      	mov	r4, sl
 8006d32:	2000      	movs	r0, #0
 8006d34:	f04f 0c0a 	mov.w	ip, #10
 8006d38:	4621      	mov	r1, r4
 8006d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d3e:	3b30      	subs	r3, #48	; 0x30
 8006d40:	2b09      	cmp	r3, #9
 8006d42:	d94e      	bls.n	8006de2 <_svfiprintf_r+0x17e>
 8006d44:	b1b0      	cbz	r0, 8006d74 <_svfiprintf_r+0x110>
 8006d46:	9207      	str	r2, [sp, #28]
 8006d48:	e014      	b.n	8006d74 <_svfiprintf_r+0x110>
 8006d4a:	eba0 0308 	sub.w	r3, r0, r8
 8006d4e:	fa09 f303 	lsl.w	r3, r9, r3
 8006d52:	4313      	orrs	r3, r2
 8006d54:	9304      	str	r3, [sp, #16]
 8006d56:	46a2      	mov	sl, r4
 8006d58:	e7d2      	b.n	8006d00 <_svfiprintf_r+0x9c>
 8006d5a:	9b03      	ldr	r3, [sp, #12]
 8006d5c:	1d19      	adds	r1, r3, #4
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	9103      	str	r1, [sp, #12]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	bfbb      	ittet	lt
 8006d66:	425b      	neglt	r3, r3
 8006d68:	f042 0202 	orrlt.w	r2, r2, #2
 8006d6c:	9307      	strge	r3, [sp, #28]
 8006d6e:	9307      	strlt	r3, [sp, #28]
 8006d70:	bfb8      	it	lt
 8006d72:	9204      	strlt	r2, [sp, #16]
 8006d74:	7823      	ldrb	r3, [r4, #0]
 8006d76:	2b2e      	cmp	r3, #46	; 0x2e
 8006d78:	d10c      	bne.n	8006d94 <_svfiprintf_r+0x130>
 8006d7a:	7863      	ldrb	r3, [r4, #1]
 8006d7c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d7e:	d135      	bne.n	8006dec <_svfiprintf_r+0x188>
 8006d80:	9b03      	ldr	r3, [sp, #12]
 8006d82:	1d1a      	adds	r2, r3, #4
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	9203      	str	r2, [sp, #12]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	bfb8      	it	lt
 8006d8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d90:	3402      	adds	r4, #2
 8006d92:	9305      	str	r3, [sp, #20]
 8006d94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006e60 <_svfiprintf_r+0x1fc>
 8006d98:	7821      	ldrb	r1, [r4, #0]
 8006d9a:	2203      	movs	r2, #3
 8006d9c:	4650      	mov	r0, sl
 8006d9e:	f7f9 fa2f 	bl	8000200 <memchr>
 8006da2:	b140      	cbz	r0, 8006db6 <_svfiprintf_r+0x152>
 8006da4:	2340      	movs	r3, #64	; 0x40
 8006da6:	eba0 000a 	sub.w	r0, r0, sl
 8006daa:	fa03 f000 	lsl.w	r0, r3, r0
 8006dae:	9b04      	ldr	r3, [sp, #16]
 8006db0:	4303      	orrs	r3, r0
 8006db2:	3401      	adds	r4, #1
 8006db4:	9304      	str	r3, [sp, #16]
 8006db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dba:	4826      	ldr	r0, [pc, #152]	; (8006e54 <_svfiprintf_r+0x1f0>)
 8006dbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006dc0:	2206      	movs	r2, #6
 8006dc2:	f7f9 fa1d 	bl	8000200 <memchr>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d038      	beq.n	8006e3c <_svfiprintf_r+0x1d8>
 8006dca:	4b23      	ldr	r3, [pc, #140]	; (8006e58 <_svfiprintf_r+0x1f4>)
 8006dcc:	bb1b      	cbnz	r3, 8006e16 <_svfiprintf_r+0x1b2>
 8006dce:	9b03      	ldr	r3, [sp, #12]
 8006dd0:	3307      	adds	r3, #7
 8006dd2:	f023 0307 	bic.w	r3, r3, #7
 8006dd6:	3308      	adds	r3, #8
 8006dd8:	9303      	str	r3, [sp, #12]
 8006dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ddc:	4433      	add	r3, r6
 8006dde:	9309      	str	r3, [sp, #36]	; 0x24
 8006de0:	e767      	b.n	8006cb2 <_svfiprintf_r+0x4e>
 8006de2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006de6:	460c      	mov	r4, r1
 8006de8:	2001      	movs	r0, #1
 8006dea:	e7a5      	b.n	8006d38 <_svfiprintf_r+0xd4>
 8006dec:	2300      	movs	r3, #0
 8006dee:	3401      	adds	r4, #1
 8006df0:	9305      	str	r3, [sp, #20]
 8006df2:	4619      	mov	r1, r3
 8006df4:	f04f 0c0a 	mov.w	ip, #10
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dfe:	3a30      	subs	r2, #48	; 0x30
 8006e00:	2a09      	cmp	r2, #9
 8006e02:	d903      	bls.n	8006e0c <_svfiprintf_r+0x1a8>
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d0c5      	beq.n	8006d94 <_svfiprintf_r+0x130>
 8006e08:	9105      	str	r1, [sp, #20]
 8006e0a:	e7c3      	b.n	8006d94 <_svfiprintf_r+0x130>
 8006e0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e10:	4604      	mov	r4, r0
 8006e12:	2301      	movs	r3, #1
 8006e14:	e7f0      	b.n	8006df8 <_svfiprintf_r+0x194>
 8006e16:	ab03      	add	r3, sp, #12
 8006e18:	9300      	str	r3, [sp, #0]
 8006e1a:	462a      	mov	r2, r5
 8006e1c:	4b0f      	ldr	r3, [pc, #60]	; (8006e5c <_svfiprintf_r+0x1f8>)
 8006e1e:	a904      	add	r1, sp, #16
 8006e20:	4638      	mov	r0, r7
 8006e22:	f3af 8000 	nop.w
 8006e26:	1c42      	adds	r2, r0, #1
 8006e28:	4606      	mov	r6, r0
 8006e2a:	d1d6      	bne.n	8006dda <_svfiprintf_r+0x176>
 8006e2c:	89ab      	ldrh	r3, [r5, #12]
 8006e2e:	065b      	lsls	r3, r3, #25
 8006e30:	f53f af2c 	bmi.w	8006c8c <_svfiprintf_r+0x28>
 8006e34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e36:	b01d      	add	sp, #116	; 0x74
 8006e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e3c:	ab03      	add	r3, sp, #12
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	462a      	mov	r2, r5
 8006e42:	4b06      	ldr	r3, [pc, #24]	; (8006e5c <_svfiprintf_r+0x1f8>)
 8006e44:	a904      	add	r1, sp, #16
 8006e46:	4638      	mov	r0, r7
 8006e48:	f000 f87a 	bl	8006f40 <_printf_i>
 8006e4c:	e7eb      	b.n	8006e26 <_svfiprintf_r+0x1c2>
 8006e4e:	bf00      	nop
 8006e50:	0800745c 	.word	0x0800745c
 8006e54:	08007466 	.word	0x08007466
 8006e58:	00000000 	.word	0x00000000
 8006e5c:	08006bad 	.word	0x08006bad
 8006e60:	08007462 	.word	0x08007462

08006e64 <_printf_common>:
 8006e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e68:	4616      	mov	r6, r2
 8006e6a:	4699      	mov	r9, r3
 8006e6c:	688a      	ldr	r2, [r1, #8]
 8006e6e:	690b      	ldr	r3, [r1, #16]
 8006e70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e74:	4293      	cmp	r3, r2
 8006e76:	bfb8      	it	lt
 8006e78:	4613      	movlt	r3, r2
 8006e7a:	6033      	str	r3, [r6, #0]
 8006e7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e80:	4607      	mov	r7, r0
 8006e82:	460c      	mov	r4, r1
 8006e84:	b10a      	cbz	r2, 8006e8a <_printf_common+0x26>
 8006e86:	3301      	adds	r3, #1
 8006e88:	6033      	str	r3, [r6, #0]
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	0699      	lsls	r1, r3, #26
 8006e8e:	bf42      	ittt	mi
 8006e90:	6833      	ldrmi	r3, [r6, #0]
 8006e92:	3302      	addmi	r3, #2
 8006e94:	6033      	strmi	r3, [r6, #0]
 8006e96:	6825      	ldr	r5, [r4, #0]
 8006e98:	f015 0506 	ands.w	r5, r5, #6
 8006e9c:	d106      	bne.n	8006eac <_printf_common+0x48>
 8006e9e:	f104 0a19 	add.w	sl, r4, #25
 8006ea2:	68e3      	ldr	r3, [r4, #12]
 8006ea4:	6832      	ldr	r2, [r6, #0]
 8006ea6:	1a9b      	subs	r3, r3, r2
 8006ea8:	42ab      	cmp	r3, r5
 8006eaa:	dc26      	bgt.n	8006efa <_printf_common+0x96>
 8006eac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006eb0:	1e13      	subs	r3, r2, #0
 8006eb2:	6822      	ldr	r2, [r4, #0]
 8006eb4:	bf18      	it	ne
 8006eb6:	2301      	movne	r3, #1
 8006eb8:	0692      	lsls	r2, r2, #26
 8006eba:	d42b      	bmi.n	8006f14 <_printf_common+0xb0>
 8006ebc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	4638      	mov	r0, r7
 8006ec4:	47c0      	blx	r8
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	d01e      	beq.n	8006f08 <_printf_common+0xa4>
 8006eca:	6823      	ldr	r3, [r4, #0]
 8006ecc:	68e5      	ldr	r5, [r4, #12]
 8006ece:	6832      	ldr	r2, [r6, #0]
 8006ed0:	f003 0306 	and.w	r3, r3, #6
 8006ed4:	2b04      	cmp	r3, #4
 8006ed6:	bf08      	it	eq
 8006ed8:	1aad      	subeq	r5, r5, r2
 8006eda:	68a3      	ldr	r3, [r4, #8]
 8006edc:	6922      	ldr	r2, [r4, #16]
 8006ede:	bf0c      	ite	eq
 8006ee0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ee4:	2500      	movne	r5, #0
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	bfc4      	itt	gt
 8006eea:	1a9b      	subgt	r3, r3, r2
 8006eec:	18ed      	addgt	r5, r5, r3
 8006eee:	2600      	movs	r6, #0
 8006ef0:	341a      	adds	r4, #26
 8006ef2:	42b5      	cmp	r5, r6
 8006ef4:	d11a      	bne.n	8006f2c <_printf_common+0xc8>
 8006ef6:	2000      	movs	r0, #0
 8006ef8:	e008      	b.n	8006f0c <_printf_common+0xa8>
 8006efa:	2301      	movs	r3, #1
 8006efc:	4652      	mov	r2, sl
 8006efe:	4649      	mov	r1, r9
 8006f00:	4638      	mov	r0, r7
 8006f02:	47c0      	blx	r8
 8006f04:	3001      	adds	r0, #1
 8006f06:	d103      	bne.n	8006f10 <_printf_common+0xac>
 8006f08:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f10:	3501      	adds	r5, #1
 8006f12:	e7c6      	b.n	8006ea2 <_printf_common+0x3e>
 8006f14:	18e1      	adds	r1, r4, r3
 8006f16:	1c5a      	adds	r2, r3, #1
 8006f18:	2030      	movs	r0, #48	; 0x30
 8006f1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f1e:	4422      	add	r2, r4
 8006f20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f28:	3302      	adds	r3, #2
 8006f2a:	e7c7      	b.n	8006ebc <_printf_common+0x58>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	4622      	mov	r2, r4
 8006f30:	4649      	mov	r1, r9
 8006f32:	4638      	mov	r0, r7
 8006f34:	47c0      	blx	r8
 8006f36:	3001      	adds	r0, #1
 8006f38:	d0e6      	beq.n	8006f08 <_printf_common+0xa4>
 8006f3a:	3601      	adds	r6, #1
 8006f3c:	e7d9      	b.n	8006ef2 <_printf_common+0x8e>
	...

08006f40 <_printf_i>:
 8006f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f44:	460c      	mov	r4, r1
 8006f46:	4691      	mov	r9, r2
 8006f48:	7e27      	ldrb	r7, [r4, #24]
 8006f4a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006f4c:	2f78      	cmp	r7, #120	; 0x78
 8006f4e:	4680      	mov	r8, r0
 8006f50:	469a      	mov	sl, r3
 8006f52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f56:	d807      	bhi.n	8006f68 <_printf_i+0x28>
 8006f58:	2f62      	cmp	r7, #98	; 0x62
 8006f5a:	d80a      	bhi.n	8006f72 <_printf_i+0x32>
 8006f5c:	2f00      	cmp	r7, #0
 8006f5e:	f000 80d8 	beq.w	8007112 <_printf_i+0x1d2>
 8006f62:	2f58      	cmp	r7, #88	; 0x58
 8006f64:	f000 80a3 	beq.w	80070ae <_printf_i+0x16e>
 8006f68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006f6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f70:	e03a      	b.n	8006fe8 <_printf_i+0xa8>
 8006f72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f76:	2b15      	cmp	r3, #21
 8006f78:	d8f6      	bhi.n	8006f68 <_printf_i+0x28>
 8006f7a:	a001      	add	r0, pc, #4	; (adr r0, 8006f80 <_printf_i+0x40>)
 8006f7c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006f80:	08006fd9 	.word	0x08006fd9
 8006f84:	08006fed 	.word	0x08006fed
 8006f88:	08006f69 	.word	0x08006f69
 8006f8c:	08006f69 	.word	0x08006f69
 8006f90:	08006f69 	.word	0x08006f69
 8006f94:	08006f69 	.word	0x08006f69
 8006f98:	08006fed 	.word	0x08006fed
 8006f9c:	08006f69 	.word	0x08006f69
 8006fa0:	08006f69 	.word	0x08006f69
 8006fa4:	08006f69 	.word	0x08006f69
 8006fa8:	08006f69 	.word	0x08006f69
 8006fac:	080070f9 	.word	0x080070f9
 8006fb0:	0800701d 	.word	0x0800701d
 8006fb4:	080070db 	.word	0x080070db
 8006fb8:	08006f69 	.word	0x08006f69
 8006fbc:	08006f69 	.word	0x08006f69
 8006fc0:	0800711b 	.word	0x0800711b
 8006fc4:	08006f69 	.word	0x08006f69
 8006fc8:	0800701d 	.word	0x0800701d
 8006fcc:	08006f69 	.word	0x08006f69
 8006fd0:	08006f69 	.word	0x08006f69
 8006fd4:	080070e3 	.word	0x080070e3
 8006fd8:	680b      	ldr	r3, [r1, #0]
 8006fda:	1d1a      	adds	r2, r3, #4
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	600a      	str	r2, [r1, #0]
 8006fe0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006fe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e0a3      	b.n	8007134 <_printf_i+0x1f4>
 8006fec:	6825      	ldr	r5, [r4, #0]
 8006fee:	6808      	ldr	r0, [r1, #0]
 8006ff0:	062e      	lsls	r6, r5, #24
 8006ff2:	f100 0304 	add.w	r3, r0, #4
 8006ff6:	d50a      	bpl.n	800700e <_printf_i+0xce>
 8006ff8:	6805      	ldr	r5, [r0, #0]
 8006ffa:	600b      	str	r3, [r1, #0]
 8006ffc:	2d00      	cmp	r5, #0
 8006ffe:	da03      	bge.n	8007008 <_printf_i+0xc8>
 8007000:	232d      	movs	r3, #45	; 0x2d
 8007002:	426d      	negs	r5, r5
 8007004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007008:	485e      	ldr	r0, [pc, #376]	; (8007184 <_printf_i+0x244>)
 800700a:	230a      	movs	r3, #10
 800700c:	e019      	b.n	8007042 <_printf_i+0x102>
 800700e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007012:	6805      	ldr	r5, [r0, #0]
 8007014:	600b      	str	r3, [r1, #0]
 8007016:	bf18      	it	ne
 8007018:	b22d      	sxthne	r5, r5
 800701a:	e7ef      	b.n	8006ffc <_printf_i+0xbc>
 800701c:	680b      	ldr	r3, [r1, #0]
 800701e:	6825      	ldr	r5, [r4, #0]
 8007020:	1d18      	adds	r0, r3, #4
 8007022:	6008      	str	r0, [r1, #0]
 8007024:	0628      	lsls	r0, r5, #24
 8007026:	d501      	bpl.n	800702c <_printf_i+0xec>
 8007028:	681d      	ldr	r5, [r3, #0]
 800702a:	e002      	b.n	8007032 <_printf_i+0xf2>
 800702c:	0669      	lsls	r1, r5, #25
 800702e:	d5fb      	bpl.n	8007028 <_printf_i+0xe8>
 8007030:	881d      	ldrh	r5, [r3, #0]
 8007032:	4854      	ldr	r0, [pc, #336]	; (8007184 <_printf_i+0x244>)
 8007034:	2f6f      	cmp	r7, #111	; 0x6f
 8007036:	bf0c      	ite	eq
 8007038:	2308      	moveq	r3, #8
 800703a:	230a      	movne	r3, #10
 800703c:	2100      	movs	r1, #0
 800703e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007042:	6866      	ldr	r6, [r4, #4]
 8007044:	60a6      	str	r6, [r4, #8]
 8007046:	2e00      	cmp	r6, #0
 8007048:	bfa2      	ittt	ge
 800704a:	6821      	ldrge	r1, [r4, #0]
 800704c:	f021 0104 	bicge.w	r1, r1, #4
 8007050:	6021      	strge	r1, [r4, #0]
 8007052:	b90d      	cbnz	r5, 8007058 <_printf_i+0x118>
 8007054:	2e00      	cmp	r6, #0
 8007056:	d04d      	beq.n	80070f4 <_printf_i+0x1b4>
 8007058:	4616      	mov	r6, r2
 800705a:	fbb5 f1f3 	udiv	r1, r5, r3
 800705e:	fb03 5711 	mls	r7, r3, r1, r5
 8007062:	5dc7      	ldrb	r7, [r0, r7]
 8007064:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007068:	462f      	mov	r7, r5
 800706a:	42bb      	cmp	r3, r7
 800706c:	460d      	mov	r5, r1
 800706e:	d9f4      	bls.n	800705a <_printf_i+0x11a>
 8007070:	2b08      	cmp	r3, #8
 8007072:	d10b      	bne.n	800708c <_printf_i+0x14c>
 8007074:	6823      	ldr	r3, [r4, #0]
 8007076:	07df      	lsls	r7, r3, #31
 8007078:	d508      	bpl.n	800708c <_printf_i+0x14c>
 800707a:	6923      	ldr	r3, [r4, #16]
 800707c:	6861      	ldr	r1, [r4, #4]
 800707e:	4299      	cmp	r1, r3
 8007080:	bfde      	ittt	le
 8007082:	2330      	movle	r3, #48	; 0x30
 8007084:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007088:	f106 36ff 	addle.w	r6, r6, #4294967295
 800708c:	1b92      	subs	r2, r2, r6
 800708e:	6122      	str	r2, [r4, #16]
 8007090:	f8cd a000 	str.w	sl, [sp]
 8007094:	464b      	mov	r3, r9
 8007096:	aa03      	add	r2, sp, #12
 8007098:	4621      	mov	r1, r4
 800709a:	4640      	mov	r0, r8
 800709c:	f7ff fee2 	bl	8006e64 <_printf_common>
 80070a0:	3001      	adds	r0, #1
 80070a2:	d14c      	bne.n	800713e <_printf_i+0x1fe>
 80070a4:	f04f 30ff 	mov.w	r0, #4294967295
 80070a8:	b004      	add	sp, #16
 80070aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ae:	4835      	ldr	r0, [pc, #212]	; (8007184 <_printf_i+0x244>)
 80070b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80070b4:	6823      	ldr	r3, [r4, #0]
 80070b6:	680e      	ldr	r6, [r1, #0]
 80070b8:	061f      	lsls	r7, r3, #24
 80070ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80070be:	600e      	str	r6, [r1, #0]
 80070c0:	d514      	bpl.n	80070ec <_printf_i+0x1ac>
 80070c2:	07d9      	lsls	r1, r3, #31
 80070c4:	bf44      	itt	mi
 80070c6:	f043 0320 	orrmi.w	r3, r3, #32
 80070ca:	6023      	strmi	r3, [r4, #0]
 80070cc:	b91d      	cbnz	r5, 80070d6 <_printf_i+0x196>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	f023 0320 	bic.w	r3, r3, #32
 80070d4:	6023      	str	r3, [r4, #0]
 80070d6:	2310      	movs	r3, #16
 80070d8:	e7b0      	b.n	800703c <_printf_i+0xfc>
 80070da:	6823      	ldr	r3, [r4, #0]
 80070dc:	f043 0320 	orr.w	r3, r3, #32
 80070e0:	6023      	str	r3, [r4, #0]
 80070e2:	2378      	movs	r3, #120	; 0x78
 80070e4:	4828      	ldr	r0, [pc, #160]	; (8007188 <_printf_i+0x248>)
 80070e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070ea:	e7e3      	b.n	80070b4 <_printf_i+0x174>
 80070ec:	065e      	lsls	r6, r3, #25
 80070ee:	bf48      	it	mi
 80070f0:	b2ad      	uxthmi	r5, r5
 80070f2:	e7e6      	b.n	80070c2 <_printf_i+0x182>
 80070f4:	4616      	mov	r6, r2
 80070f6:	e7bb      	b.n	8007070 <_printf_i+0x130>
 80070f8:	680b      	ldr	r3, [r1, #0]
 80070fa:	6826      	ldr	r6, [r4, #0]
 80070fc:	6960      	ldr	r0, [r4, #20]
 80070fe:	1d1d      	adds	r5, r3, #4
 8007100:	600d      	str	r5, [r1, #0]
 8007102:	0635      	lsls	r5, r6, #24
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	d501      	bpl.n	800710c <_printf_i+0x1cc>
 8007108:	6018      	str	r0, [r3, #0]
 800710a:	e002      	b.n	8007112 <_printf_i+0x1d2>
 800710c:	0671      	lsls	r1, r6, #25
 800710e:	d5fb      	bpl.n	8007108 <_printf_i+0x1c8>
 8007110:	8018      	strh	r0, [r3, #0]
 8007112:	2300      	movs	r3, #0
 8007114:	6123      	str	r3, [r4, #16]
 8007116:	4616      	mov	r6, r2
 8007118:	e7ba      	b.n	8007090 <_printf_i+0x150>
 800711a:	680b      	ldr	r3, [r1, #0]
 800711c:	1d1a      	adds	r2, r3, #4
 800711e:	600a      	str	r2, [r1, #0]
 8007120:	681e      	ldr	r6, [r3, #0]
 8007122:	6862      	ldr	r2, [r4, #4]
 8007124:	2100      	movs	r1, #0
 8007126:	4630      	mov	r0, r6
 8007128:	f7f9 f86a 	bl	8000200 <memchr>
 800712c:	b108      	cbz	r0, 8007132 <_printf_i+0x1f2>
 800712e:	1b80      	subs	r0, r0, r6
 8007130:	6060      	str	r0, [r4, #4]
 8007132:	6863      	ldr	r3, [r4, #4]
 8007134:	6123      	str	r3, [r4, #16]
 8007136:	2300      	movs	r3, #0
 8007138:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800713c:	e7a8      	b.n	8007090 <_printf_i+0x150>
 800713e:	6923      	ldr	r3, [r4, #16]
 8007140:	4632      	mov	r2, r6
 8007142:	4649      	mov	r1, r9
 8007144:	4640      	mov	r0, r8
 8007146:	47d0      	blx	sl
 8007148:	3001      	adds	r0, #1
 800714a:	d0ab      	beq.n	80070a4 <_printf_i+0x164>
 800714c:	6823      	ldr	r3, [r4, #0]
 800714e:	079b      	lsls	r3, r3, #30
 8007150:	d413      	bmi.n	800717a <_printf_i+0x23a>
 8007152:	68e0      	ldr	r0, [r4, #12]
 8007154:	9b03      	ldr	r3, [sp, #12]
 8007156:	4298      	cmp	r0, r3
 8007158:	bfb8      	it	lt
 800715a:	4618      	movlt	r0, r3
 800715c:	e7a4      	b.n	80070a8 <_printf_i+0x168>
 800715e:	2301      	movs	r3, #1
 8007160:	4632      	mov	r2, r6
 8007162:	4649      	mov	r1, r9
 8007164:	4640      	mov	r0, r8
 8007166:	47d0      	blx	sl
 8007168:	3001      	adds	r0, #1
 800716a:	d09b      	beq.n	80070a4 <_printf_i+0x164>
 800716c:	3501      	adds	r5, #1
 800716e:	68e3      	ldr	r3, [r4, #12]
 8007170:	9903      	ldr	r1, [sp, #12]
 8007172:	1a5b      	subs	r3, r3, r1
 8007174:	42ab      	cmp	r3, r5
 8007176:	dcf2      	bgt.n	800715e <_printf_i+0x21e>
 8007178:	e7eb      	b.n	8007152 <_printf_i+0x212>
 800717a:	2500      	movs	r5, #0
 800717c:	f104 0619 	add.w	r6, r4, #25
 8007180:	e7f5      	b.n	800716e <_printf_i+0x22e>
 8007182:	bf00      	nop
 8007184:	0800746d 	.word	0x0800746d
 8007188:	0800747e 	.word	0x0800747e

0800718c <memcpy>:
 800718c:	440a      	add	r2, r1
 800718e:	4291      	cmp	r1, r2
 8007190:	f100 33ff 	add.w	r3, r0, #4294967295
 8007194:	d100      	bne.n	8007198 <memcpy+0xc>
 8007196:	4770      	bx	lr
 8007198:	b510      	push	{r4, lr}
 800719a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800719e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071a2:	4291      	cmp	r1, r2
 80071a4:	d1f9      	bne.n	800719a <memcpy+0xe>
 80071a6:	bd10      	pop	{r4, pc}

080071a8 <memmove>:
 80071a8:	4288      	cmp	r0, r1
 80071aa:	b510      	push	{r4, lr}
 80071ac:	eb01 0402 	add.w	r4, r1, r2
 80071b0:	d902      	bls.n	80071b8 <memmove+0x10>
 80071b2:	4284      	cmp	r4, r0
 80071b4:	4623      	mov	r3, r4
 80071b6:	d807      	bhi.n	80071c8 <memmove+0x20>
 80071b8:	1e43      	subs	r3, r0, #1
 80071ba:	42a1      	cmp	r1, r4
 80071bc:	d008      	beq.n	80071d0 <memmove+0x28>
 80071be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071c6:	e7f8      	b.n	80071ba <memmove+0x12>
 80071c8:	4402      	add	r2, r0
 80071ca:	4601      	mov	r1, r0
 80071cc:	428a      	cmp	r2, r1
 80071ce:	d100      	bne.n	80071d2 <memmove+0x2a>
 80071d0:	bd10      	pop	{r4, pc}
 80071d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071da:	e7f7      	b.n	80071cc <memmove+0x24>

080071dc <_free_r>:
 80071dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071de:	2900      	cmp	r1, #0
 80071e0:	d048      	beq.n	8007274 <_free_r+0x98>
 80071e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071e6:	9001      	str	r0, [sp, #4]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f1a1 0404 	sub.w	r4, r1, #4
 80071ee:	bfb8      	it	lt
 80071f0:	18e4      	addlt	r4, r4, r3
 80071f2:	f000 f8d3 	bl	800739c <__malloc_lock>
 80071f6:	4a20      	ldr	r2, [pc, #128]	; (8007278 <_free_r+0x9c>)
 80071f8:	9801      	ldr	r0, [sp, #4]
 80071fa:	6813      	ldr	r3, [r2, #0]
 80071fc:	4615      	mov	r5, r2
 80071fe:	b933      	cbnz	r3, 800720e <_free_r+0x32>
 8007200:	6063      	str	r3, [r4, #4]
 8007202:	6014      	str	r4, [r2, #0]
 8007204:	b003      	add	sp, #12
 8007206:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800720a:	f000 b8cd 	b.w	80073a8 <__malloc_unlock>
 800720e:	42a3      	cmp	r3, r4
 8007210:	d90b      	bls.n	800722a <_free_r+0x4e>
 8007212:	6821      	ldr	r1, [r4, #0]
 8007214:	1862      	adds	r2, r4, r1
 8007216:	4293      	cmp	r3, r2
 8007218:	bf04      	itt	eq
 800721a:	681a      	ldreq	r2, [r3, #0]
 800721c:	685b      	ldreq	r3, [r3, #4]
 800721e:	6063      	str	r3, [r4, #4]
 8007220:	bf04      	itt	eq
 8007222:	1852      	addeq	r2, r2, r1
 8007224:	6022      	streq	r2, [r4, #0]
 8007226:	602c      	str	r4, [r5, #0]
 8007228:	e7ec      	b.n	8007204 <_free_r+0x28>
 800722a:	461a      	mov	r2, r3
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	b10b      	cbz	r3, 8007234 <_free_r+0x58>
 8007230:	42a3      	cmp	r3, r4
 8007232:	d9fa      	bls.n	800722a <_free_r+0x4e>
 8007234:	6811      	ldr	r1, [r2, #0]
 8007236:	1855      	adds	r5, r2, r1
 8007238:	42a5      	cmp	r5, r4
 800723a:	d10b      	bne.n	8007254 <_free_r+0x78>
 800723c:	6824      	ldr	r4, [r4, #0]
 800723e:	4421      	add	r1, r4
 8007240:	1854      	adds	r4, r2, r1
 8007242:	42a3      	cmp	r3, r4
 8007244:	6011      	str	r1, [r2, #0]
 8007246:	d1dd      	bne.n	8007204 <_free_r+0x28>
 8007248:	681c      	ldr	r4, [r3, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	6053      	str	r3, [r2, #4]
 800724e:	4421      	add	r1, r4
 8007250:	6011      	str	r1, [r2, #0]
 8007252:	e7d7      	b.n	8007204 <_free_r+0x28>
 8007254:	d902      	bls.n	800725c <_free_r+0x80>
 8007256:	230c      	movs	r3, #12
 8007258:	6003      	str	r3, [r0, #0]
 800725a:	e7d3      	b.n	8007204 <_free_r+0x28>
 800725c:	6825      	ldr	r5, [r4, #0]
 800725e:	1961      	adds	r1, r4, r5
 8007260:	428b      	cmp	r3, r1
 8007262:	bf04      	itt	eq
 8007264:	6819      	ldreq	r1, [r3, #0]
 8007266:	685b      	ldreq	r3, [r3, #4]
 8007268:	6063      	str	r3, [r4, #4]
 800726a:	bf04      	itt	eq
 800726c:	1949      	addeq	r1, r1, r5
 800726e:	6021      	streq	r1, [r4, #0]
 8007270:	6054      	str	r4, [r2, #4]
 8007272:	e7c7      	b.n	8007204 <_free_r+0x28>
 8007274:	b003      	add	sp, #12
 8007276:	bd30      	pop	{r4, r5, pc}
 8007278:	20000148 	.word	0x20000148

0800727c <_malloc_r>:
 800727c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727e:	1ccd      	adds	r5, r1, #3
 8007280:	f025 0503 	bic.w	r5, r5, #3
 8007284:	3508      	adds	r5, #8
 8007286:	2d0c      	cmp	r5, #12
 8007288:	bf38      	it	cc
 800728a:	250c      	movcc	r5, #12
 800728c:	2d00      	cmp	r5, #0
 800728e:	4606      	mov	r6, r0
 8007290:	db01      	blt.n	8007296 <_malloc_r+0x1a>
 8007292:	42a9      	cmp	r1, r5
 8007294:	d903      	bls.n	800729e <_malloc_r+0x22>
 8007296:	230c      	movs	r3, #12
 8007298:	6033      	str	r3, [r6, #0]
 800729a:	2000      	movs	r0, #0
 800729c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800729e:	f000 f87d 	bl	800739c <__malloc_lock>
 80072a2:	4921      	ldr	r1, [pc, #132]	; (8007328 <_malloc_r+0xac>)
 80072a4:	680a      	ldr	r2, [r1, #0]
 80072a6:	4614      	mov	r4, r2
 80072a8:	b99c      	cbnz	r4, 80072d2 <_malloc_r+0x56>
 80072aa:	4f20      	ldr	r7, [pc, #128]	; (800732c <_malloc_r+0xb0>)
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	b923      	cbnz	r3, 80072ba <_malloc_r+0x3e>
 80072b0:	4621      	mov	r1, r4
 80072b2:	4630      	mov	r0, r6
 80072b4:	f000 f862 	bl	800737c <_sbrk_r>
 80072b8:	6038      	str	r0, [r7, #0]
 80072ba:	4629      	mov	r1, r5
 80072bc:	4630      	mov	r0, r6
 80072be:	f000 f85d 	bl	800737c <_sbrk_r>
 80072c2:	1c43      	adds	r3, r0, #1
 80072c4:	d123      	bne.n	800730e <_malloc_r+0x92>
 80072c6:	230c      	movs	r3, #12
 80072c8:	6033      	str	r3, [r6, #0]
 80072ca:	4630      	mov	r0, r6
 80072cc:	f000 f86c 	bl	80073a8 <__malloc_unlock>
 80072d0:	e7e3      	b.n	800729a <_malloc_r+0x1e>
 80072d2:	6823      	ldr	r3, [r4, #0]
 80072d4:	1b5b      	subs	r3, r3, r5
 80072d6:	d417      	bmi.n	8007308 <_malloc_r+0x8c>
 80072d8:	2b0b      	cmp	r3, #11
 80072da:	d903      	bls.n	80072e4 <_malloc_r+0x68>
 80072dc:	6023      	str	r3, [r4, #0]
 80072de:	441c      	add	r4, r3
 80072e0:	6025      	str	r5, [r4, #0]
 80072e2:	e004      	b.n	80072ee <_malloc_r+0x72>
 80072e4:	6863      	ldr	r3, [r4, #4]
 80072e6:	42a2      	cmp	r2, r4
 80072e8:	bf0c      	ite	eq
 80072ea:	600b      	streq	r3, [r1, #0]
 80072ec:	6053      	strne	r3, [r2, #4]
 80072ee:	4630      	mov	r0, r6
 80072f0:	f000 f85a 	bl	80073a8 <__malloc_unlock>
 80072f4:	f104 000b 	add.w	r0, r4, #11
 80072f8:	1d23      	adds	r3, r4, #4
 80072fa:	f020 0007 	bic.w	r0, r0, #7
 80072fe:	1ac2      	subs	r2, r0, r3
 8007300:	d0cc      	beq.n	800729c <_malloc_r+0x20>
 8007302:	1a1b      	subs	r3, r3, r0
 8007304:	50a3      	str	r3, [r4, r2]
 8007306:	e7c9      	b.n	800729c <_malloc_r+0x20>
 8007308:	4622      	mov	r2, r4
 800730a:	6864      	ldr	r4, [r4, #4]
 800730c:	e7cc      	b.n	80072a8 <_malloc_r+0x2c>
 800730e:	1cc4      	adds	r4, r0, #3
 8007310:	f024 0403 	bic.w	r4, r4, #3
 8007314:	42a0      	cmp	r0, r4
 8007316:	d0e3      	beq.n	80072e0 <_malloc_r+0x64>
 8007318:	1a21      	subs	r1, r4, r0
 800731a:	4630      	mov	r0, r6
 800731c:	f000 f82e 	bl	800737c <_sbrk_r>
 8007320:	3001      	adds	r0, #1
 8007322:	d1dd      	bne.n	80072e0 <_malloc_r+0x64>
 8007324:	e7cf      	b.n	80072c6 <_malloc_r+0x4a>
 8007326:	bf00      	nop
 8007328:	20000148 	.word	0x20000148
 800732c:	2000014c 	.word	0x2000014c

08007330 <_realloc_r>:
 8007330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007332:	4607      	mov	r7, r0
 8007334:	4614      	mov	r4, r2
 8007336:	460e      	mov	r6, r1
 8007338:	b921      	cbnz	r1, 8007344 <_realloc_r+0x14>
 800733a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800733e:	4611      	mov	r1, r2
 8007340:	f7ff bf9c 	b.w	800727c <_malloc_r>
 8007344:	b922      	cbnz	r2, 8007350 <_realloc_r+0x20>
 8007346:	f7ff ff49 	bl	80071dc <_free_r>
 800734a:	4625      	mov	r5, r4
 800734c:	4628      	mov	r0, r5
 800734e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007350:	f000 f830 	bl	80073b4 <_malloc_usable_size_r>
 8007354:	42a0      	cmp	r0, r4
 8007356:	d20f      	bcs.n	8007378 <_realloc_r+0x48>
 8007358:	4621      	mov	r1, r4
 800735a:	4638      	mov	r0, r7
 800735c:	f7ff ff8e 	bl	800727c <_malloc_r>
 8007360:	4605      	mov	r5, r0
 8007362:	2800      	cmp	r0, #0
 8007364:	d0f2      	beq.n	800734c <_realloc_r+0x1c>
 8007366:	4631      	mov	r1, r6
 8007368:	4622      	mov	r2, r4
 800736a:	f7ff ff0f 	bl	800718c <memcpy>
 800736e:	4631      	mov	r1, r6
 8007370:	4638      	mov	r0, r7
 8007372:	f7ff ff33 	bl	80071dc <_free_r>
 8007376:	e7e9      	b.n	800734c <_realloc_r+0x1c>
 8007378:	4635      	mov	r5, r6
 800737a:	e7e7      	b.n	800734c <_realloc_r+0x1c>

0800737c <_sbrk_r>:
 800737c:	b538      	push	{r3, r4, r5, lr}
 800737e:	4d06      	ldr	r5, [pc, #24]	; (8007398 <_sbrk_r+0x1c>)
 8007380:	2300      	movs	r3, #0
 8007382:	4604      	mov	r4, r0
 8007384:	4608      	mov	r0, r1
 8007386:	602b      	str	r3, [r5, #0]
 8007388:	f7fa f9ae 	bl	80016e8 <_sbrk>
 800738c:	1c43      	adds	r3, r0, #1
 800738e:	d102      	bne.n	8007396 <_sbrk_r+0x1a>
 8007390:	682b      	ldr	r3, [r5, #0]
 8007392:	b103      	cbz	r3, 8007396 <_sbrk_r+0x1a>
 8007394:	6023      	str	r3, [r4, #0]
 8007396:	bd38      	pop	{r3, r4, r5, pc}
 8007398:	200003e0 	.word	0x200003e0

0800739c <__malloc_lock>:
 800739c:	4801      	ldr	r0, [pc, #4]	; (80073a4 <__malloc_lock+0x8>)
 800739e:	f000 b811 	b.w	80073c4 <__retarget_lock_acquire_recursive>
 80073a2:	bf00      	nop
 80073a4:	200003e8 	.word	0x200003e8

080073a8 <__malloc_unlock>:
 80073a8:	4801      	ldr	r0, [pc, #4]	; (80073b0 <__malloc_unlock+0x8>)
 80073aa:	f000 b80c 	b.w	80073c6 <__retarget_lock_release_recursive>
 80073ae:	bf00      	nop
 80073b0:	200003e8 	.word	0x200003e8

080073b4 <_malloc_usable_size_r>:
 80073b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073b8:	1f18      	subs	r0, r3, #4
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	bfbc      	itt	lt
 80073be:	580b      	ldrlt	r3, [r1, r0]
 80073c0:	18c0      	addlt	r0, r0, r3
 80073c2:	4770      	bx	lr

080073c4 <__retarget_lock_acquire_recursive>:
 80073c4:	4770      	bx	lr

080073c6 <__retarget_lock_release_recursive>:
 80073c6:	4770      	bx	lr

080073c8 <_init>:
 80073c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ca:	bf00      	nop
 80073cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ce:	bc08      	pop	{r3}
 80073d0:	469e      	mov	lr, r3
 80073d2:	4770      	bx	lr

080073d4 <_fini>:
 80073d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073d6:	bf00      	nop
 80073d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073da:	bc08      	pop	{r3}
 80073dc:	469e      	mov	lr, r3
 80073de:	4770      	bx	lr
