<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/GlobalISel/RegisterBank.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6a229f14c730f076cdd0d3393eea743d.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegisterBank.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegisterBank_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/GlobalISel/RegisterBank.cpp - Register Bank --*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the RegisterBank class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="RegisterBank_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   17</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;registerbank&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> RegisterBank::InvalidID = UINT_MAX;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterBank.html#a291e6231b614cf38c99132f2fcdc2dc1">   23</a></span>&#160;<a class="code" href="classllvm_1_1RegisterBank.html#a291e6231b614cf38c99132f2fcdc2dc1">RegisterBank::RegisterBank</a>(</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CoveredClasses, <span class="keywordtype">unsigned</span> NumRegClasses)</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    : ID(ID), Name(Name), Size(Size) {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  ContainedRegClasses.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(NumRegClasses);</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  ContainedRegClasses.<a class="code" href="classllvm_1_1BitVector.html#a70087136d08e0945efab3c947b5e89c7">setBitsInMask</a>(CoveredClasses);</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;}</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterBank.html#a076aa84b0668c17add8bc556323d4a7e">   31</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegisterBank.html#a076aa84b0668c17add8bc556323d4a7e">RegisterBank::verify</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RegisterBank.html#a35f58be9f283c6174b9ce59e2511b7f3">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Invalid register bank&quot;</span>);</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> RCId = 0, End = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>(); RCId != End; ++RCId) {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(RCId);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(RC))</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// Verify that the register bank covers all the sub classes of the</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// classes it covers.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">// Use a different (slow in that case) method than</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">// RegisterBankInfo to find the subclasses of RC, to make sure</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">// both agree on the covers.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SubRCId = 0; SubRCId != End; ++SubRCId) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;SubRC = *TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(RCId);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      <span class="keywordflow">if</span> (!RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(&amp;SubRC))</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      <span class="comment">// Verify that the Size of the register bank is big enough to cover</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      <span class="comment">// all the register classes it covers.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() &gt;= TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(SubRC) &amp;&amp;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;             <span class="stringliteral">&quot;Size is not big enough for all the subclasses!&quot;</span>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(SubRC) &amp;&amp; <span class="stringliteral">&quot;Not all subclasses are covered&quot;</span>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    }</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">   60</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">RegisterBank::covers</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RegisterBank.html#a35f58be9f283c6174b9ce59e2511b7f3">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;RB hasn&#39;t been initialized yet&quot;</span>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">return</span> ContainedRegClasses.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>());</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterBank.html#a35f58be9f283c6174b9ce59e2511b7f3">   65</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegisterBank.html#a35f58be9f283c6174b9ce59e2511b7f3">RegisterBank::isValid</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">return</span> ID != InvalidID &amp;&amp; Name != <span class="keyword">nullptr</span> &amp;&amp; Size != 0 &amp;&amp;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;         <span class="comment">// A register bank that does not cover anything is useless.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;         !ContainedRegClasses.<a class="code" href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">empty</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterBank.html#ad72eda1e3512e954a5975578d16079d9">   71</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegisterBank.html#ad72eda1e3512e954a5975578d16079d9">RegisterBank::operator==</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;OtherRB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// There must be only one instance of a given register bank alive</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// for the whole compilation.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// The RegisterBankInfo is supposed to enforce that.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((OtherRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != <a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() || &amp;OtherRB == <span class="keyword">this</span>) &amp;&amp;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;         <span class="stringliteral">&quot;ID does not uniquely identify a RegisterBank&quot;</span>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordflow">return</span> &amp;OtherRB == <span class="keyword">this</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterBank.html#a9908e6684d648ead83a4bab5f1bf7c51">   81</a></span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegisterBank.html#a9908e6684d648ead83a4bab5f1bf7c51">RegisterBank::dump</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1RegisterBank.html#a2f200a149ac3e8669bb616c3b1049ecf">print</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>(), <span class="comment">/* IsForDebug */</span> <span class="keyword">true</span>, TRI);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterBank.html#a2f200a149ac3e8669bb616c3b1049ecf">   86</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegisterBank.html#a2f200a149ac3e8669bb616c3b1049ecf">RegisterBank::print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keywordtype">bool</span> IsForDebug,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  OS &lt;&lt; <a class="code" href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">getName</a>();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">if</span> (!IsForDebug)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  OS &lt;&lt; <span class="stringliteral">&quot;(ID:&quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() &lt;&lt; <span class="stringliteral">&quot;, Size:&quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;     &lt;&lt; <span class="stringliteral">&quot;isValid:&quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1RegisterBank.html#a35f58be9f283c6174b9ce59e2511b7f3">isValid</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;     &lt;&lt; <span class="stringliteral">&quot;Number of Covered register classes: &quot;</span> &lt;&lt; ContainedRegClasses.<a class="code" href="classllvm_1_1BitVector.html#a568ff706b8c5991bd299c8c00b803897">count</a>()</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;     &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// Print all the subclasses if we can.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// This register classes may not be properly initialized yet.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">if</span> (!TRI || ContainedRegClasses.<a class="code" href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">empty</a>())</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ContainedRegClasses.<a class="code" href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">size</a>() == TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>() &amp;&amp;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;         <span class="stringliteral">&quot;TRI does not match the initialization process?&quot;</span>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> IsFirst = <span class="keyword">true</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  OS &lt;&lt; <span class="stringliteral">&quot;Covered register classes:\n&quot;</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> RCId = 0, End = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>(); RCId != End; ++RCId) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(RCId);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(RC))</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">if</span> (!IsFirst)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    OS &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(&amp;RC);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    IsFirst = <span class="keyword">false</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="ttc" id="classllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00371">BitVector.h:371</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="Compiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds...</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00492">Compiler.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_ae308e6ee93ceb33e921d72d659230669"><div class="ttname"><a href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">llvm::BitVector::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Tests whether there are no bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00166">BitVector.h:166</a></div></div>
<div class="ttc" id="RegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a1b1e344ee2f128ac320c72e80d4597a2"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">llvm::RegisterBank::getName</a></div><div class="ttdeci">const char * getName() const</div><div class="ttdoc">Get a user friendly name of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00051">RegisterBank.h:51</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a2f200a149ac3e8669bb616c3b1049ecf"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a2f200a149ac3e8669bb616c3b1049ecf">llvm::RegisterBank::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, bool IsForDebug=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Print the register mask on OS. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00086">RegisterBank.cpp:86</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_aa0393eeb48bb9235b4fc40b19ebb52f1"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">llvm::RegisterBank::covers</a></div><div class="ttdeci">bool covers(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Check whether this register bank covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00060">RegisterBank.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6c675a20e6f9775ef07b661d12ff5d23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00665">TargetRegisterInfo.h:665</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a291e6231b614cf38c99132f2fcdc2dc1"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a291e6231b614cf38c99132f2fcdc2dc1">llvm::RegisterBank::RegisterBank</a></div><div class="ttdeci">RegisterBank(unsigned ID, const char *Name, unsigned Size, const uint32_t *CoveredClasses, unsigned NumRegClasses)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00023">RegisterBank.cpp:23</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_ad72eda1e3512e954a5975578d16079d9"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#ad72eda1e3512e954a5975578d16079d9">llvm::RegisterBank::operator==</a></div><div class="ttdeci">bool operator==(const RegisterBank &amp;OtherRB) const</div><div class="ttdoc">Check whether OtherRB is the same as this. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00071">RegisterBank.cpp:71</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00123">TargetRegisterInfo.h:123</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a568ff706b8c5991bd299c8c00b803897"><div class="ttname"><a href="classllvm_1_1BitVector.html#a568ff706b8c5991bd299c8c00b803897">llvm::BitVector::count</a></div><div class="ttdeci">size_type count() const</div><div class="ttdoc">count - Returns the number of bits which are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00172">BitVector.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a35f58be9f283c6174b9ce59e2511b7f3"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a35f58be9f283c6174b9ce59e2511b7f3">llvm::RegisterBank::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this instance is ready to be used. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00065">RegisterBank.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a9908e6684d648ead83a4bab5f1bf7c51"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a9908e6684d648ead83a4bab5f1bf7c51">llvm::RegisterBank::dump</a></div><div class="ttdeci">void dump(const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Dump the register mask on dbgs() stream. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00081">RegisterBank.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_abf86e1383aec181a5a2d9967eb8070fd"><div class="ttname"><a href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">llvm::BitVector::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdoc">size - Returns the number of bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00169">BitVector.h:169</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a076aa84b0668c17add8bc556323d4a7e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a076aa84b0668c17add8bc556323d4a7e">llvm::RegisterBank::verify</a></div><div class="ttdeci">bool verify(const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Check if this register bank is valid. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00031">RegisterBank.cpp:31</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a92cdfea40c9dcc4eacc9bf32ea03d50e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">llvm::RegisterBank::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Get the maximal size in bits that fits in this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00054">RegisterBank.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a70087136d08e0945efab3c947b5e89c7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a70087136d08e0945efab3c947b5e89c7">llvm::BitVector::setBitsInMask</a></div><div class="ttdeci">void setBitsInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdoc">setBitsInMask - Add &amp;#39;1&amp;#39; bits from Mask to this vector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00775">BitVector.h:775</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:16 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
