VCD info: dumpfile top_cmd_tb.vcd opened for output.
VCD warning: tb/top_cmd_tb.v:286: $dumpfile called after $dumpvars started,
                                  using existing file (top_cmd_tb.vcd).
VCD warning: ignoring signals in previously scanned scope top_cmd_tb.
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=9f addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=9f is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=9f addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=1
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=1
[FSM] 0 CMD bit=3 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] first RX: data=84402fff level=0 io1=1 @0
[FSM] 0 RX_WEN data=84402fff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=9f len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
JEDEC ID word: 84402fff
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=0b addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=0b is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=0b addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @0 first=ff (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=ff
[QSPI_DEV] READ next @2 byte=ff
[QSPI_DEV] READ next @3 byte=ff
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=06 addr=00000000 len=0 dma_en=0 @0
[CE] start cmd: op=06 is_write=0 len=0 addr=00000000 @0
[QSPI_CTL] fsm_start: op=06 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 8 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] first RX: data=02020202 level=0 io1=0 @0
[FSM] 0 RX_WEN data=02020202 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[DBG] RDSR after WREN: 02020202
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_tx_level 0 -> 1 @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] first RX: data=02020202 level=0 io1=0 @0
[FSM] 0 RX_WEN data=02020202 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] first RX: data=02020202 level=0 io1=0 @0
[FSM] 0 RX_WEN data=02020202 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=02 addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=02 is_write=1 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=02 addr=00000000 len=4 clk_div=7 @0
[QSPI_CTL] tx_pop @0
[QSPI_CTL] fifo_tx_level 1 -> 0 @0
[FSM] 0 state 0 -> 1 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 state 1 -> 2 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 3 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_DEV] ADDR captured: 000000 for cmd=02
[FSM] 0 state 3 -> 10 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 WRITE start shreg=a5a5a5a5 lanes=1
[FSM] 0 WRITE start shreg=a5a5a5a5 lanes=1
[FSM] 0 state 10 -> 6 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 WRITE start shreg=a5a5a5a5 lanes=1
[FSM] 0 WRITE shift out=1 shreg=a5a5a5a5
[FSM] 0 WRITE shift out=0 shreg=4b4b4b4a
[FSM] 0 WRITE shift out=0 shreg=4b4b4b4a
[FSM] 0 WRITE shift out=1 shreg=96969694
[FSM] 0 WRITE shift out=1 shreg=96969694
[FSM] 0 WRITE shift out=0 shreg=2d2d2d28
[FSM] 0 WRITE shift out=0 shreg=2d2d2d28
[FSM] 0 WRITE shift out=0 shreg=5a5a5a50
[FSM] 0 WRITE shift out=0 shreg=5a5a5a50
[FSM] 0 WRITE shift out=1 shreg=b4b4b4a0
[FSM] 0 WRITE shift out=1 shreg=b4b4b4a0
[FSM] 0 WRITE shift out=0 shreg=69696940
[FSM] 0 WRITE shift out=0 shreg=69696940
[FSM] 0 WRITE shift out=1 shreg=d2d2d280
[QSPI_DEV] PROGRAM @0 <= a5
[FSM] 0 WRITE shift out=1 shreg=d2d2d280
[FSM] 0 WRITE shift out=1 shreg=a5a5a500
[FSM] 0 WRITE shift out=1 shreg=a5a5a500
[FSM] 0 WRITE shift out=0 shreg=4b4b4a00
[FSM] 0 WRITE shift out=0 shreg=4b4b4a00
[FSM] 0 WRITE shift out=1 shreg=96969400
[FSM] 0 WRITE shift out=1 shreg=96969400
[FSM] 0 WRITE shift out=0 shreg=2d2d2800
[FSM] 0 WRITE shift out=0 shreg=2d2d2800
[FSM] 0 WRITE shift out=0 shreg=5a5a5000
[FSM] 0 WRITE shift out=0 shreg=5a5a5000
[FSM] 0 WRITE shift out=1 shreg=b4b4a000
[FSM] 0 WRITE shift out=1 shreg=b4b4a000
[FSM] 0 WRITE shift out=0 shreg=69694000
[FSM] 0 WRITE shift out=0 shreg=69694000
[FSM] 0 WRITE shift out=1 shreg=d2d28000
[QSPI_DEV] PROGRAM @1 <= a5
[FSM] 0 WRITE shift out=1 shreg=d2d28000
[FSM] 0 WRITE shift out=1 shreg=a5a50000
[FSM] 0 WRITE shift out=1 shreg=a5a50000
[FSM] 0 WRITE shift out=0 shreg=4b4a0000
[FSM] 0 WRITE shift out=0 shreg=4b4a0000
[FSM] 0 WRITE shift out=1 shreg=96940000
[FSM] 0 WRITE shift out=1 shreg=96940000
[FSM] 0 WRITE shift out=0 shreg=2d280000
[FSM] 0 WRITE shift out=0 shreg=2d280000
[FSM] 0 WRITE shift out=0 shreg=5a500000
[FSM] 0 WRITE shift out=0 shreg=5a500000
[FSM] 0 WRITE shift out=1 shreg=b4a00000
[FSM] 0 WRITE shift out=1 shreg=b4a00000
[FSM] 0 WRITE shift out=0 shreg=69400000
[FSM] 0 WRITE shift out=0 shreg=69400000
[FSM] 0 WRITE shift out=1 shreg=d2800000
[QSPI_DEV] PROGRAM @2 <= a5
[FSM] 0 WRITE shift out=1 shreg=d2800000
[FSM] 0 WRITE shift out=1 shreg=a5000000
[FSM] 0 WRITE shift out=1 shreg=a5000000
[FSM] 0 WRITE shift out=0 shreg=4a000000
[FSM] 0 WRITE shift out=0 shreg=4a000000
[FSM] 0 WRITE shift out=1 shreg=94000000
[FSM] 0 WRITE shift out=1 shreg=94000000
[FSM] 0 WRITE shift out=0 shreg=28000000
[FSM] 0 WRITE shift out=0 shreg=28000000
[FSM] 0 WRITE shift out=0 shreg=50000000
[FSM] 0 WRITE shift out=0 shreg=50000000
[FSM] 0 WRITE shift out=1 shreg=a0000000
[FSM] 0 WRITE shift out=1 shreg=a0000000
[FSM] 0 WRITE shift out=0 shreg=40000000
[FSM] 0 WRITE shift out=0 shreg=40000000
[FSM] 0 WRITE shift out=1 shreg=80000000
[QSPI_DEV] PROGRAM @3 <= a5
[FSM] 0 state 6 -> 8 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=03 addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=03 is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=03 addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=03
[QSPI_DEV] READ start @0 first=a5 (cmd=03)
[FSM] 0 state 3 -> 11 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=a5
[QSPI_DEV] READ next @2 byte=a5
[QSPI_DEV] READ next @3 byte=a5
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=2d2d2d2f level=0 io1=1 @0
[FSM] 0 RX_WEN data=2d2d2d2f io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=0b addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=0b is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=0b addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @0 first=a5 (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=a5
[QSPI_DEV] READ next @2 byte=a5
[QSPI_DEV] READ next @3 byte=a5
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=4b4b4b4b level=0 io1=1 @0
[FSM] 0 RX_WEN data=4b4b4b4b io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[WARN] Program readback not exact (03=2d2d2d2f 0B=4b4b4b4b); accepting non-FFFF from 0x0B
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=06 addr=00000000 len=0 dma_en=0 @0
[CE] start cmd: op=06 is_write=0 len=0 addr=00000000 @0
[QSPI_CTL] fsm_start: op=06 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 8 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] first RX: data=02020202 level=0 io1=0 @0
[FSM] 0 RX_WEN data=02020202 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=20 addr=00000000 len=0 dma_en=0 @0
[CE] start cmd: op=20 is_write=1 len=0 addr=00000000 @0
[QSPI_CTL] fsm_start: op=20 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 state 1 -> 2 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 3 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_DEV] ADDR captured: 000000 for cmd=20
[QSPI_DEV] SE erase at 0 .. fff
[FSM] 0 state 3 -> 9 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 state 9 -> 8 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=03 addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=03 is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=03 addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=03
[QSPI_DEV] READ start @0 first=ff (cmd=03)
[FSM] 0 state 3 -> 11 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=ff
[QSPI_DEV] READ next @2 byte=ff
[QSPI_DEV] READ next @3 byte=ff
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=03 addr=000007fc len=4 dma_en=0 @0
[CE] start cmd: op=03 is_write=0 len=4 addr=000007fc @0
[QSPI_CTL] fsm_start: op=03 addr=000007fc len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 00000f for cmd=03
[QSPI_DEV] READ start @f first=ff (cmd=03)
[FSM] 0 state 3 -> 11 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @ff9 byte=ff
[QSPI_DEV] READ next @ffa byte=ff
[QSPI_DEV] READ next @ffb byte=ff
[QSPI_DEV] READ next @ffc byte=ff
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] first RX: data=00000000 level=0 io1=0 @0
[FSM] 0 RX_WEN data=00000000 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=0b addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=0b is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=0b addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[DMA] start: dir=1 addr=00000000 len=4 burst=1 @0
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @0 first=ff (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=ff
[QSPI_DEV] READ next @2 byte=ff
[QSPI_DEV] READ next @3 byte=ff
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[DMA] WR: rx_ok beats=1 len=4 rx_level=1 @0
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[DMA]  W @0 data=ffffffff
[DMA]  B @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] first RX: data=00000000 level=0 io1=0 @0
[FSM] 0 RX_WEN data=00000000 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=0b addr=000007fc len=4 dma_en=0 @0
[CE] start cmd: op=0b is_write=0 len=4 addr=000007fc @0
[QSPI_CTL] fsm_start: op=0b addr=000007fc len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[DMA] start: dir=1 addr=00000010 len=4 burst=1 @0
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 00000f for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @ff8 first=ff (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @ff9 byte=ff
[QSPI_DEV] READ next @ffa byte=ff
[QSPI_DEV] READ next @ffb byte=ff
[QSPI_DEV] READ next @ffc byte=ff
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[DMA] WR: rx_ok beats=1 len=4 rx_level=1 @0
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[DMA]  W @0 data=ffffffff
[DMA]  B @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] first RX: data=00000000 level=0 io1=0 @0
[FSM] 0 RX_WEN data=00000000 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=06 addr=00000000 len=0 dma_en=0 @0
[CE] start cmd: op=06 is_write=0 len=0 addr=00000000 @0
[QSPI_CTL] fsm_start: op=06 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 8 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=02 addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=02 is_write=1 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=02 addr=00000000 len=4 clk_div=7 @0
[QSPI_CTL] tx_pop @0
[FSM] 0 state 0 -> 1 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[DMA] start: dir=0 addr=00000004 len=4 burst=1 @0
[FSM] 0 state 1 -> 2 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] fifo_tx_level 0 -> 1 @0
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 3 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_DEV] ADDR captured: 000000 for cmd=02
[QSPI_CTL] tx_pop @0
[QSPI_CTL] fifo_tx_level 1 -> 0 @0
[FSM] 0 state 3 -> 10 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 WRITE start shreg=11223344 lanes=1
[FSM] 0 state 10 -> 6 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 WRITE start shreg=11223344 lanes=1
[FSM] 0 WRITE shift out=0 shreg=11223344
[FSM] 0 WRITE shift out=0 shreg=22446688
[FSM] 0 WRITE shift out=0 shreg=22446688
[FSM] 0 WRITE shift out=0 shreg=4488cd10
[FSM] 0 WRITE shift out=0 shreg=4488cd10
[FSM] 0 WRITE shift out=1 shreg=89119a20
[FSM] 0 WRITE shift out=1 shreg=89119a20
[FSM] 0 WRITE shift out=0 shreg=12233440
[FSM] 0 WRITE shift out=0 shreg=12233440
[FSM] 0 WRITE shift out=0 shreg=24466880
[FSM] 0 WRITE shift out=0 shreg=24466880
[FSM] 0 WRITE shift out=0 shreg=488cd100
[FSM] 0 WRITE shift out=0 shreg=488cd100
[FSM] 0 WRITE shift out=1 shreg=9119a200
[QSPI_DEV] PROGRAM @0 <= 11
[FSM] 0 WRITE shift out=1 shreg=9119a200
[FSM] 0 WRITE shift out=0 shreg=22334400
[FSM] 0 WRITE shift out=0 shreg=22334400
[FSM] 0 WRITE shift out=0 shreg=44668800
[FSM] 0 WRITE shift out=0 shreg=44668800
[FSM] 0 WRITE shift out=1 shreg=88cd1000
[FSM] 0 WRITE shift out=1 shreg=88cd1000
[FSM] 0 WRITE shift out=0 shreg=119a2000
[FSM] 0 WRITE shift out=0 shreg=119a2000
[FSM] 0 WRITE shift out=0 shreg=23344000
[FSM] 0 WRITE shift out=0 shreg=23344000
[FSM] 0 WRITE shift out=0 shreg=46688000
[FSM] 0 WRITE shift out=0 shreg=46688000
[FSM] 0 WRITE shift out=1 shreg=8cd10000
[FSM] 0 WRITE shift out=1 shreg=8cd10000
[FSM] 0 WRITE shift out=0 shreg=19a20000
[QSPI_DEV] PROGRAM @1 <= 22
[FSM] 0 WRITE shift out=0 shreg=19a20000
[FSM] 0 WRITE shift out=0 shreg=33440000
[FSM] 0 WRITE shift out=0 shreg=33440000
[FSM] 0 WRITE shift out=0 shreg=66880000
[FSM] 0 WRITE shift out=0 shreg=66880000
[FSM] 0 WRITE shift out=1 shreg=cd100000
[FSM] 0 WRITE shift out=1 shreg=cd100000
[FSM] 0 WRITE shift out=1 shreg=9a200000
[FSM] 0 WRITE shift out=1 shreg=9a200000
[FSM] 0 WRITE shift out=0 shreg=34400000
[FSM] 0 WRITE shift out=0 shreg=34400000
[FSM] 0 WRITE shift out=0 shreg=68800000
[FSM] 0 WRITE shift out=0 shreg=68800000
[FSM] 0 WRITE shift out=1 shreg=d1000000
[FSM] 0 WRITE shift out=1 shreg=d1000000
[FSM] 0 WRITE shift out=1 shreg=a2000000
[QSPI_DEV] PROGRAM @2 <= 33
[FSM] 0 WRITE shift out=1 shreg=a2000000
[FSM] 0 WRITE shift out=0 shreg=44000000
[FSM] 0 WRITE shift out=0 shreg=44000000
[FSM] 0 WRITE shift out=1 shreg=88000000
[FSM] 0 WRITE shift out=1 shreg=88000000
[FSM] 0 WRITE shift out=0 shreg=10000000
[FSM] 0 WRITE shift out=0 shreg=10000000
[FSM] 0 WRITE shift out=0 shreg=20000000
[FSM] 0 WRITE shift out=0 shreg=20000000
[FSM] 0 WRITE shift out=0 shreg=40000000
[FSM] 0 WRITE shift out=0 shreg=40000000
[FSM] 0 WRITE shift out=1 shreg=80000000
[FSM] 0 WRITE shift out=1 shreg=80000000
[FSM] 0 WRITE shift out=0 shreg=00000000
[FSM] 0 WRITE shift out=0 shreg=00000000
[QSPI_DEV] PROGRAM @3 <= 44
[FSM] 0 state 6 -> 8 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=02 len=4 lanes_cmd=1/addr=1/data=1 dir=0)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=03 addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=03 is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=03 addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=03
[QSPI_DEV] READ start @0 first=11 (cmd=03)
[FSM] 0 state 3 -> 11 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=22
[QSPI_DEV] READ next @2 byte=33
[QSPI_DEV] READ next @3 byte=44
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=89119a27 level=0 io1=1 @0
[FSM] 0 RX_WEN data=89119a27 io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=03 len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=0b addr=00000000 len=4 dma_en=0 @0
[CE] start cmd: op=0b is_write=0 len=4 addr=00000000 @0
[QSPI_CTL] fsm_start: op=0b addr=00000000 len=4 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] ADDR captured: 000000 for cmd=0b
[FSM] 0 state 3 -> 5 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ start (after dummy) @0 first=11 (cmd=0b)
[FSM] 0 state 5 -> 6 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_DEV] READ next @1 byte=22
[QSPI_DEV] READ next @2 byte=33
[QSPI_DEV] READ next @3 byte=44
[QSPI_DEV] READ next @4 byte=ff
[QSPI_CTL] first RX: data=22446689 level=0 io1=1 @0
[FSM] 0 RX_WEN data=22446689 io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=0b len=4 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[WARN] DMA program readback not exact (03=89119a27 0B=22446689); accepting non-FFFF from 0x0B
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=06 addr=00000000 len=0 dma_en=0 @0
[CE] start cmd: op=06 is_write=0 len=0 addr=00000000 @0
[QSPI_CTL] fsm_start: op=06 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 8 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=06 len=0 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] first RX: data=02020202 level=0 io1=0 @0
[FSM] 0 RX_WEN data=02020202 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=20 addr=00000000 len=0 dma_en=0 @0
[CE] start cmd: op=20 is_write=1 len=0 addr=00000000 @0
[QSPI_CTL] fsm_start: op=20 addr=00000000 len=0 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 state 1 -> 2 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 CMD bit=7 out=0
[FSM] 0 state 2 -> 3 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_DEV] ADDR captured: 000000 for cmd=20
[QSPI_DEV] SE erase at 0 .. fff
[FSM] 0 state 3 -> 9 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[FSM] 0 state 9 -> 8 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=20 len=0 lanes_cmd=1/addr=1/data=1 dir=0)
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=3b addr=00000000 len=8 dma_en=0 @0
[CE] start cmd: op=3b is_write=0 len=8 addr=00000000 @0
[QSPI_CTL] fsm_start: op=3b addr=00000000 len=8 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=3b len=8 lanes_cmd=1/addr=1/data=2 dir=1)
[FSM] 0 state 1 -> 2 (op=3b len=8 lanes_cmd=1/addr=1/data=2 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=3 out=1
[FSM] 0 CMD bit=3 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=3b len=8 lanes_cmd=1/addr=1/data=2 dir=1)
[WARN] DREAD word0 not FFFF: 02020202
[WARN] DREAD word1 not FFFF: 02020202
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_DEV] ADDR captured: 000000 for cmd=3b
[FSM] 0 state 3 -> 5 (op=3b len=8 lanes_cmd=1/addr=1/data=2 dir=1)
[FSM] 0 state 5 -> 6 (op=3b len=8 lanes_cmd=1/addr=1/data=2 dir=1)
[QSPI_CTL] first RX: data=XXXXXXXX level=0 io1=1 @0
[FSM] 0 RX_WEN data=XXXXXXXX io1=1 lanes=2
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[QSPI_CTL] first RX: data=XXXXXXXX level=1 io1=1 @0
[FSM] 0 RX_WEN data=XXXXXXXX io1=1 lanes=2
[QSPI_CTL] fifo_rx_level 1 -> 2 @0
[FSM] 0 state 6 -> 8 (op=3b len=8 lanes_cmd=1/addr=1/data=2 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=3b len=8 lanes_cmd=1/addr=1/data=2 dir=1)
[QSPI_CTL] fifo_rx_level 2 -> 1 @0
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[DMA] start: dir=1 addr=00000000 len=8 burst=2 @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[WARN] DMA DREAD not all FFFF: mem0=ffffffff mem1=11223344
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=6b addr=00000000 len=8 dma_en=0 @0
[CE] start cmd: op=6b is_write=0 len=8 addr=00000000 @0
[QSPI_CTL] fsm_start: op=6b addr=00000000 len=8 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=6b len=8 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=6b len=8 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=1
[FSM] 0 CMD bit=1 out=1
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=2 out=1
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=4 out=1
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=5 out=0
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=6 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 3 (op=6b len=8 lanes_cmd=1/addr=1/data=1 dir=1)
[WARN] QREAD word0 not FFFF: XXXXXXXX
[WARN] QREAD word1 not FFFF: XXXXXXXX
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_DEV] ADDR captured: 000000 for cmd=6b
[FSM] 0 state 3 -> 5 (op=6b len=8 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 5 -> 6 (op=6b len=8 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] first RX: data=ffffffff level=0 io1=1 @0
[FSM] 0 RX_WEN data=ffffffff io1=1 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=6b len=8 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=6b len=8 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[CSR] CMD_TRIGGER accepted (enable=1 xip=0 busy=0) @0
[QSPI_CTL] cmd_start: op=05 addr=00000000 len=1 dma_en=0 @0
[CE] start cmd: op=05 is_write=0 len=1 addr=00000000 @0
[QSPI_CTL] fsm_start: op=05 addr=00000000 len=1 clk_div=7 @0
[FSM] 0 state 0 -> 1 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 1 -> 2 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 CMD bit=0 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=1 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=2 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=3 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=4 out=0
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=5 out=1
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=6 out=0
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 CMD bit=7 out=1
[FSM] 0 state 2 -> 11 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[FSM] 0 state 11 -> 6 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[QSPI_CTL] first RX: data=00000000 level=0 io1=0 @0
[FSM] 0 RX_WEN data=00000000 io1=0 lanes=1
[QSPI_CTL] fifo_rx_level 0 -> 1 @0
[FSM] 0 state 6 -> 8 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fsm_done @0
[FSM] 0 state 8 -> 0 (op=05 len=1 lanes_cmd=1/addr=1/data=1 dir=1)
[QSPI_CTL] fifo_rx_level 1 -> 0 @0
[DMA] start: dir=1 addr=00000008 len=8 burst=2 @0
[CSR] CMD_TRIGGER ignored (enable=1 xip=0 busy=1) @0
[WARN] DMA QREAD not all FFFF: mem2=a5a50002 mem3=a5a50003
Top command-mode tests passed (with and without DMA)
