<stg><name>extr_half_1_cent</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="14" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:0  call void (...)* @_ssdm_op_SpecInterface(i8* %eroded_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="48" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:1  %c_1 = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:2  %micro_roi_1_data_V = alloca [736 x i8], align 1

]]></Node>
<StgValue><ssdm name="micro_roi_1_data_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="48" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:3  %c = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:4  %micro_roi_0_data_V = alloca [736 x i8], align 1

]]></Node>
<StgValue><ssdm name="micro_roi_0_data_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %line_index_0_i = phi i3 [ 0, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %line_index, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="line_index_0_i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln207 = icmp eq i3 %line_index_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %line_index = add i3 %line_index_0_i, 1

]]></Node>
<StgValue><ssdm name="line_index"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln207, label %extract_first_centroid.exit.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln208 = zext i3 %line_index_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_bases_addr = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="line_bases_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="3">
<![CDATA[
:3  %line_bases_load = load i17* %line_bases_addr, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
extract_first_centroid.exit.preheader:0  br label %extract_first_centroid.exit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln207"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="3">
<![CDATA[
:3  %line_bases_load = load i17* %line_bases_addr, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:4  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %line_bases_load, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_58, label %2, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="17">
<![CDATA[
:0  %trunc_ln209 = trunc i17 %line_bases_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="16">
<![CDATA[
:1  %zext_ln209 = zext i16 %trunc_ln209 to i17

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %y_left = add i17 -16, %zext_ln209

]]></Node>
<StgValue><ssdm name="y_left"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %y_right = add i17 16, %zext_ln209

]]></Node>
<StgValue><ssdm name="y_right"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:4  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %y_left, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %icmp_ln211 = icmp ugt i17 %y_right, 319

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %add_ln212_1 = add i16 -16, %trunc_ln209

]]></Node>
<StgValue><ssdm name="add_ln212_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  %select_ln212 = select i1 %tmp_59, i16 0, i16 %add_ln212_1

]]></Node>
<StgValue><ssdm name="select_ln212"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %add_ln212 = add i16 16, %trunc_ln209

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9  %select_ln212_1 = select i1 %icmp_ln211, i16 319, i16 %add_ln212

]]></Node>
<StgValue><ssdm name="select_ln212_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="10" op_4_bw="16" op_5_bw="16" op_6_bw="8">
<![CDATA[
:10  call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 161, i10 180, i16 %select_ln212, i16 %select_ln212_1, [736 x i8]* %micro_roi_0_data_V)

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="10" op_4_bw="16" op_5_bw="16" op_6_bw="8">
<![CDATA[
:10  call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 161, i10 180, i16 %select_ln212, i16 %select_ln212_1, [736 x i8]* %micro_roi_0_data_V)

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %sub_ln215 = sub i16 %select_ln212_1, %select_ln212

]]></Node>
<StgValue><ssdm name="sub_ln215"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="16" op_6_bw="48" op_7_bw="0" op_8_bw="0">
<![CDATA[
:12  call fastcc void @get_centroid_fh([736 x i8]* %micro_roi_0_data_V, i16 zeroext %select_ln212, i8 zeroext -95, i8 zeroext 19, i16 zeroext %sub_ln215, i48* %c)

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="16" op_6_bw="48" op_7_bw="0" op_8_bw="0">
<![CDATA[
:12  call fastcc void @get_centroid_fh([736 x i8]* %micro_roi_0_data_V, i16 zeroext %select_ln212, i8 zeroext -95, i8 zeroext 19, i16 zeroext %sub_ln215, i48* %c)

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
:13  %c_load = load i48* %c, align 8

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %centroids_addr = getelementptr [72 x i48]* %centroids, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="centroids_addr"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
:15  store i48 %c_load, i48* %centroids_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
extract_first_centroid.exit:0  %line_index_0_i2 = phi i3 [ %line_index_1, %._crit_edge.i8 ], [ 0, %extract_first_centroid.exit.preheader ]

]]></Node>
<StgValue><ssdm name="line_index_0_i2"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
extract_first_centroid.exit:1  %icmp_ln229 = icmp eq i3 %line_index_0_i2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
extract_first_centroid.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
extract_first_centroid.exit:3  %line_index_1 = add i3 %line_index_0_i2, 1

]]></Node>
<StgValue><ssdm name="line_index_1"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
extract_first_centroid.exit:4  br i1 %icmp_ln229, label %extract_second_centroid.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln230 = zext i3 %line_index_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_bases_addr_6 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="line_bases_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="3">
<![CDATA[
:3  %line_bases_load_2 = load i17* %line_bases_addr_6, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load_2"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="48" op_4_bw="8" op_5_bw="48">
<![CDATA[
extract_second_centroid.exit:0  call fastcc void @extract_third_and_fo.1([6 x i17]* %line_bases, i8* %eroded_data_V, [72 x i48]* %centroids)

]]></Node>
<StgValue><ssdm name="call_ln289"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln229"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="3">
<![CDATA[
:3  %line_bases_load_2 = load i17* %line_bases_addr_6, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load_2"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:4  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %line_bases_load_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_60, label %4, label %._crit_edge.i8

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %centroids_addr_1 = getelementptr [72 x i48]* %centroids, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="centroids_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="48" op_0_bw="7">
<![CDATA[
:1  %centroids_load = load i48* %centroids_addr_1, align 8

]]></Node>
<StgValue><ssdm name="centroids_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="48" op_0_bw="7">
<![CDATA[
:1  %centroids_load = load i48* %centroids_addr_1, align 8

]]></Node>
<StgValue><ssdm name="centroids_load"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %centroids_y_11_load_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %centroids_load, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="centroids_y_11_load_s"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %centroids_load, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %y_left_1 = add nsw i32 %centroids_y_11_load_s, -15

]]></Node>
<StgValue><ssdm name="y_left_1"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %y_right_1 = add nsw i32 %centroids_y_11_load_s, 15

]]></Node>
<StgValue><ssdm name="y_right_1"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_left_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln234 = icmp sgt i32 %y_right_1, 319

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %add_ln235_1 = add i16 %tmp, -15

]]></Node>
<StgValue><ssdm name="add_ln235_1"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9  %select_ln235 = select i1 %tmp_61, i16 0, i16 %add_ln235_1

]]></Node>
<StgValue><ssdm name="select_ln235"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %add_ln235 = add i16 %tmp, 15

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:11  %select_ln235_1 = select i1 %icmp_ln234, i16 319, i16 %add_ln235

]]></Node>
<StgValue><ssdm name="select_ln235_1"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="10" op_4_bw="16" op_5_bw="16" op_6_bw="8">
<![CDATA[
:12  call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 134, i10 161, i16 %select_ln235, i16 %select_ln235_1, [736 x i8]* %micro_roi_1_data_V)

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="10" op_4_bw="16" op_5_bw="16" op_6_bw="8">
<![CDATA[
:12  call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 134, i10 161, i16 %select_ln235, i16 %select_ln235_1, [736 x i8]* %micro_roi_1_data_V)

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %sub_ln238 = sub i16 %select_ln235_1, %select_ln235

]]></Node>
<StgValue><ssdm name="sub_ln238"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="16" op_6_bw="48" op_7_bw="0" op_8_bw="0">
<![CDATA[
:14  call fastcc void @get_centroid_fh([736 x i8]* %micro_roi_1_data_V, i16 zeroext %select_ln235, i8 zeroext -122, i8 zeroext 27, i16 zeroext %sub_ln238, i48* %c_1)

]]></Node>
<StgValue><ssdm name="call_ln238"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="16" op_6_bw="48" op_7_bw="0" op_8_bw="0">
<![CDATA[
:14  call fastcc void @get_centroid_fh([736 x i8]* %micro_roi_1_data_V, i16 zeroext %select_ln235, i8 zeroext -122, i8 zeroext 27, i16 zeroext %sub_ln238, i48* %c_1)

]]></Node>
<StgValue><ssdm name="call_ln238"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="3">
<![CDATA[
:15  %zext_ln239 = zext i3 %line_index_0_i2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  %add_ln239 = add i4 %zext_ln239, 6

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="4">
<![CDATA[
:17  %zext_ln239_1 = zext i4 %add_ln239 to i64

]]></Node>
<StgValue><ssdm name="zext_ln239_1"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
:18  %c_1_load = load i48* %c_1, align 8

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %centroids_addr_2 = getelementptr [72 x i48]* %centroids, i64 0, i64 %zext_ln239_1

]]></Node>
<StgValue><ssdm name="centroids_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
:20  store i48 %c_1_load, i48* %centroids_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %._crit_edge.i8

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i8:0  br label %extract_first_centroid.exit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="94" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="8" op_3_bw="48" op_4_bw="8" op_5_bw="48">
<![CDATA[
extract_second_centroid.exit:0  call fastcc void @extract_third_and_fo.1([6 x i17]* %line_bases, i8* %eroded_data_V, [72 x i48]* %centroids)

]]></Node>
<StgValue><ssdm name="call_ln289"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
extract_second_centroid.exit:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
