Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 16 09:17:53 2025
| Host         : fl-tp-br-520 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file sobelSys_timing_summary_routed.rpt -pb sobelSys_timing_summary_routed.pb -rpx sobelSys_timing_summary_routed.rpx -warn_on_violation
| Design       : sobelSys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                             Violations  
--------  --------  ------------------------------------------------------  ----------  
SYNTH-16  Warning   Address collision                                       1           
XDCC-1    Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7    Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.799        0.000                      0                  443        0.075        0.000                      0                  443        3.000        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_i                         {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_vga_25MHz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_vga_25MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_wiz_vga_25MHz       28.799        0.000                      0                  443        0.075        0.000                      0                  443       19.500        0.000                       0                   192  
  clkfbout_clk_wiz_vga_25MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_vga_25MHz
  To Clock:  clk_out1_clk_wiz_vga_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       28.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.799ns  (required time - arrival time)
  Source:                 sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/operativeUnit_1/pixedgeReg_1/S_Sobel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        11.155ns  (logic 4.040ns (36.216%)  route 7.115ns (63.784%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.633    -0.907    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X66Y94         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[0]/Q
                         net (fo=3, routed)           1.395     1.006    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21[0]
    SLICE_X65Y97         LUT3 (Prop_lut3_I0_O)        0.124     1.130 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Gx_carry_i_2/O
                         net (fo=2, routed)           0.870     2.000    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[1]_0[1]
    SLICE_X64Y97         LUT4 (Prop_lut4_I3_O)        0.124     2.124 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Gx_carry_i_5/O
                         net (fo=1, routed)           0.000     2.124    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_Gx__28_carry_i_8_0[2]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.522 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_Gx_carry/CO[3]
                         net (fo=1, routed)           0.000     2.522    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_Gx_carry_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.835 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_Gx_carry__0/O[3]
                         net (fo=4, routed)           0.851     3.686    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Gx__28_carry__1_0[3]
    SLICE_X62Y96         LUT3 (Prop_lut3_I1_O)        0.306     3.992 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Gx__28_carry__0_i_12/O
                         net (fo=2, routed)           0.682     4.674    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Gx__28_carry__0_i_12_n_0
    SLICE_X62Y96         LUT5 (Prop_lut5_I1_O)        0.124     4.798 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Gx__28_carry__1_i_2/O
                         net (fo=2, routed)           0.715     5.513    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix33_reg[7]_1[0]
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.637 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Gx__28_carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.637    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry__1_i_1_0[0]
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.184 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_Gx__28_carry__1/O[2]
                         net (fo=13, routed)          1.298     7.482    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_Pix33_reg[7]_0[4]
    SLICE_X64Y93         LUT5 (Prop_lut5_I4_O)        0.302     7.784 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry_i_1/O
                         net (fo=2, routed)           0.506     8.290    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G00_in[3]
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.414 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry_i_5/O
                         net (fo=1, routed)           0.000     8.414    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry_i_5_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.815 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry/CO[3]
                         net (fo=1, routed)           0.000     8.815    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.929    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry__0_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.151 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G_carry__1/O[0]
                         net (fo=1, routed)           0.799     9.950    sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_G[8]
    SLICE_X66Y95         LUT5 (Prop_lut5_I0_O)        0.299    10.249 r  sobelProc_inst1/operativeUnit_1/gradientUnit_1/S_Sobel_i_1/O
                         net (fo=1, routed)           0.000    10.249    sobelProc_inst1/operativeUnit_1/pixedgeReg_1/S_Sobel_reg_0
    SLICE_X66Y95         FDCE                                         r  sobelProc_inst1/operativeUnit_1/pixedgeReg_1/S_Sobel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.512    38.492    sobelProc_inst1/operativeUnit_1/pixedgeReg_1/clk_out1
    SLICE_X66Y95         FDCE                                         r  sobelProc_inst1/operativeUnit_1/pixedgeReg_1/S_Sobel_reg/C
                         clock pessimism              0.576    39.068    
                         clock uncertainty           -0.098    38.971    
    SLICE_X66Y95         FDCE (Setup_fdce_C_D)        0.077    39.048    sobelProc_inst1/operativeUnit_1/pixedgeReg_1/S_Sobel_reg
  -------------------------------------------------------------------
                         required time                         39.048    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                 28.799    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 3.704ns (43.735%)  route 4.765ns (56.265%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y96         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/Q
                         net (fo=18, routed)          1.179     0.874    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[5]
    SLICE_X75Y93         LUT3 (Prop_lut3_I0_O)        0.153     1.027 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.616     1.643    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     2.231 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.231    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.453 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry__0/O[0]
                         net (fo=1, routed)           0.456     2.909    sobelProc_inst1/adrgenUnit_1/multOp[9]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.584 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.584    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.907 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.514     4.421    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[11]
    SLICE_X72Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.125 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.125    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.347 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_16/O[0]
                         net (fo=1, routed)           0.884     6.231    sobelProc_inst1/automate_1/S_addr_R[12]
    SLICE_X70Y97         LUT3 (Prop_lut3_I2_O)        0.299     6.530 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_2/O
                         net (fo=4, routed)           1.117     7.646    rom_in/ADDRARDADDR[13]
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.554    38.533    rom_in/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/CLKARDCLK
                         clock pessimism              0.559    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.429    rom_in/O_dout_reg_0
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.799ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 2.940ns (34.782%)  route 5.513ns (65.218%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y93         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/Q
                         net (fo=15, routed)          1.515     1.210    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I2_O)        0.124     1.334 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.334    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.561 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/O[1]
                         net (fo=2, routed)           0.816     2.377    sobelProc_inst1/adrgenUnit_1/multOp[6]
    SLICE_X74Y95         LUT2 (Prop_lut2_I0_O)        0.303     2.680 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.107 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.678     3.785    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[7]
    SLICE_X72Y95         LUT5 (Prop_lut5_I0_O)        0.306     4.091 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20/O
                         net (fo=1, routed)           0.000     4.091    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.489 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.489    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/O[1]
                         net (fo=1, routed)           0.904     5.727    sobelProc_inst1/automate_1/S_addr_R[9]
    SLICE_X70Y96         LUT3 (Prop_lut3_I2_O)        0.303     6.030 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_5/O
                         net (fo=4, routed)           1.600     7.630    rom_in/ADDRARDADDR[10]
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.554    38.533    rom_in/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/CLKARDCLK
                         clock pessimism              0.559    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.429    rom_in/O_dout_reg_0
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                 30.799    

Slack (MET) :             30.951ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 2.591ns (32.017%)  route 5.502ns (67.983%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y93         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/Q
                         net (fo=15, routed)          1.515     1.210    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I2_O)        0.124     1.334 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.334    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.561 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/O[1]
                         net (fo=2, routed)           0.816     2.377    sobelProc_inst1/adrgenUnit_1/multOp[6]
    SLICE_X74Y95         LUT2 (Prop_lut2_I0_O)        0.303     2.680 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.107 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.678     3.785    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[7]
    SLICE_X72Y95         LUT5 (Prop_lut5_I0_O)        0.306     4.091 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20/O
                         net (fo=1, routed)           0.000     4.091    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.443 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_18/O[3]
                         net (fo=1, routed)           0.895     5.337    sobelProc_inst1/automate_1/S_addr_R[7]
    SLICE_X71Y95         LUT3 (Prop_lut3_I2_O)        0.334     5.671 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_7/O
                         net (fo=4, routed)           1.599     7.270    rom_in/ADDRARDADDR[8]
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.554    38.533    rom_in/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/CLKARDCLK
                         clock pessimism              0.559    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    38.221    rom_in/O_dout_reg_0
  -------------------------------------------------------------------
                         required time                         38.221    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 30.951    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 3.704ns (44.192%)  route 4.678ns (55.808%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y96         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/Q
                         net (fo=18, routed)          1.179     0.874    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[5]
    SLICE_X75Y93         LUT3 (Prop_lut3_I0_O)        0.153     1.027 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.616     1.643    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     2.231 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.231    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.453 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry__0/O[0]
                         net (fo=1, routed)           0.456     2.909    sobelProc_inst1/adrgenUnit_1/multOp[9]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.584 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.584    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.907 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.514     4.421    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[11]
    SLICE_X72Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.125 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.125    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.347 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_16/O[0]
                         net (fo=1, routed)           0.884     6.231    sobelProc_inst1/automate_1/S_addr_R[12]
    SLICE_X70Y97         LUT3 (Prop_lut3_I2_O)        0.299     6.530 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_2/O
                         net (fo=4, routed)           1.029     7.559    rom_in/ADDRARDADDR[13]
    RAMB36_X2Y18         RAMB36E1                                     r  rom_in/O_dout_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.638    38.617    rom_in/clk_out1
    RAMB36_X2Y18         RAMB36E1                                     r  rom_in/O_dout_reg_1/CLKARDCLK
                         clock pessimism              0.559    39.177    
                         clock uncertainty           -0.098    39.079    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.513    rom_in/O_dout_reg_1
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.114ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 2.850ns (36.011%)  route 5.064ns (63.989%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y93         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/Q
                         net (fo=15, routed)          1.515     1.210    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I2_O)        0.124     1.334 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.334    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.561 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/O[1]
                         net (fo=2, routed)           0.816     2.377    sobelProc_inst1/adrgenUnit_1/multOp[6]
    SLICE_X74Y95         LUT2 (Prop_lut2_I0_O)        0.303     2.680 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.107 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.678     3.785    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[7]
    SLICE_X72Y95         LUT5 (Prop_lut5_I0_O)        0.306     4.091 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20/O
                         net (fo=1, routed)           0.000     4.091    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.489 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.489    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.711 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/O[0]
                         net (fo=1, routed)           0.882     5.592    sobelProc_inst1/automate_1/S_addr_R[8]
    SLICE_X70Y96         LUT3 (Prop_lut3_I2_O)        0.325     5.917 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_6/O
                         net (fo=4, routed)           1.174     7.092    rom_in/ADDRARDADDR[9]
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.554    38.533    rom_in/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/CLKARDCLK
                         clock pessimism              0.559    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    38.205    rom_in/O_dout_reg_0
  -------------------------------------------------------------------
                         required time                         38.205    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                 31.114    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 3.552ns (43.665%)  route 4.583ns (56.335%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y96         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/Q
                         net (fo=18, routed)          1.179     0.874    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[5]
    SLICE_X75Y93         LUT3 (Prop_lut3_I0_O)        0.153     1.027 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.616     1.643    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     2.231 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.231    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.453 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry__0/O[0]
                         net (fo=1, routed)           0.456     2.909    sobelProc_inst1/adrgenUnit_1/multOp[9]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.584 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.584    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.803 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__1_i_1/O[0]
                         net (fo=2, routed)           0.323     4.126    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[10]
    SLICE_X72Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     5.001 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/O[2]
                         net (fo=1, routed)           0.890     5.892    sobelProc_inst1/automate_1/S_addr_R[10]
    SLICE_X70Y96         LUT3 (Prop_lut3_I2_O)        0.302     6.194 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_4/O
                         net (fo=4, routed)           1.118     7.312    rom_in/ADDRARDADDR[11]
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.554    38.533    rom_in/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/CLKARDCLK
                         clock pessimism              0.559    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.429    rom_in/O_dout_reg_0
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.122ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 3.704ns (45.553%)  route 4.427ns (54.447%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y96         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/Q
                         net (fo=18, routed)          1.179     0.874    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[5]
    SLICE_X75Y93         LUT3 (Prop_lut3_I0_O)        0.153     1.027 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.616     1.643    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     2.231 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.231    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.453 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry__0/O[0]
                         net (fo=1, routed)           0.456     2.909    sobelProc_inst1/adrgenUnit_1/multOp[9]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.584 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.584    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.907 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.514     4.421    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[11]
    SLICE_X72Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.125 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.125    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17_n_0
    SLICE_X72Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.347 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_16/O[0]
                         net (fo=1, routed)           0.884     6.231    sobelProc_inst1/automate_1/S_addr_R[12]
    SLICE_X70Y97         LUT3 (Prop_lut3_I2_O)        0.299     6.530 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_2/O
                         net (fo=4, routed)           0.779     7.308    rom_in/ADDRARDADDR[13]
    RAMB36_X1Y19         RAMB36E1                                     r  rom_in/O_dout_reg_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.555    38.534    rom_in/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  rom_in/O_dout_reg_3/CLKARDCLK
                         clock pessimism              0.559    39.094    
                         clock uncertainty           -0.098    38.996    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.430    rom_in/O_dout_reg_3
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 31.122    

Slack (MET) :             31.138ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 2.940ns (36.231%)  route 5.175ns (63.769%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y93         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[1]/Q
                         net (fo=15, routed)          1.515     1.210    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[1]
    SLICE_X75Y95         LUT4 (Prop_lut4_I2_O)        0.124     1.334 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.334    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_6_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.561 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/O[1]
                         net (fo=2, routed)           0.816     2.377    sobelProc_inst1/adrgenUnit_1/multOp[6]
    SLICE_X74Y95         LUT2 (Prop_lut2_I0_O)        0.303     2.680 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_4_n_0
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.107 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.678     3.785    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[7]
    SLICE_X72Y95         LUT5 (Prop_lut5_I0_O)        0.306     4.091 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20/O
                         net (fo=1, routed)           0.000     4.091    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_20_n_0
    SLICE_X72Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.489 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.489    sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_18_n_0
    SLICE_X72Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.823 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/O[1]
                         net (fo=1, routed)           0.904     5.727    sobelProc_inst1/automate_1/S_addr_R[9]
    SLICE_X70Y96         LUT3 (Prop_lut3_I2_O)        0.303     6.030 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_5/O
                         net (fo=4, routed)           1.262     7.292    rom_in/ADDRARDADDR[10]
    RAMB36_X1Y19         RAMB36E1                                     r  rom_in/O_dout_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.555    38.534    rom_in/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  rom_in/O_dout_reg_3/CLKARDCLK
                         clock pessimism              0.559    39.094    
                         clock uncertainty           -0.098    38.996    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.430    rom_in/O_dout_reg_3
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                 31.138    

Slack (MET) :             31.142ns  (required time - arrival time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_in/O_dout_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_vga_25MHz rise@40.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 3.469ns (43.880%)  route 4.437ns (56.120%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.717    -0.823    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y96         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDCE (Prop_fdce_C_Q)         0.518    -0.305 r  sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg[5]/Q
                         net (fo=18, routed)          1.179     0.874    sobelProc_inst1/adrgenUnit_1/S_PtrLine_reg_n_0_[5]
    SLICE_X75Y93         LUT3 (Prop_lut3_I0_O)        0.153     1.027 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.616     1.643    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_i_1_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     2.231 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.231    sobelProc_inst1/adrgenUnit_1/multOp__0_carry_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.453 r  sobelProc_inst1/adrgenUnit_1/multOp__0_carry__0/O[0]
                         net (fo=1, routed)           0.456     2.909    sobelProc_inst1/adrgenUnit_1/multOp[9]
    SLICE_X74Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     3.584 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.584    sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__0_i_1_n_0
    SLICE_X74Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.907 r  sobelProc_inst1/adrgenUnit_1/O_ADR_W_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.514     4.421    sobelProc_inst1/adrgenUnit_1/S_temp_out_adder[11]
    SLICE_X72Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658     5.079 r  sobelProc_inst1/adrgenUnit_1/O_dout_reg_0_i_17/O[3]
                         net (fo=1, routed)           0.692     5.771    sobelProc_inst1/automate_1/S_addr_R[11]
    SLICE_X70Y96         LUT3 (Prop_lut3_I2_O)        0.332     6.103 r  sobelProc_inst1/automate_1/O_dout_reg_0_i_3/O
                         net (fo=4, routed)           0.980     7.083    rom_in/ADDRARDADDR[12]
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.554    38.533    rom_in/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  rom_in/O_dout_reg_0/CLKARDCLK
                         clock pessimism              0.559    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.770    38.225    rom_in/O_dout_reg_0
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 31.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_inst1/S_adr_region2_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM_reg_2_i_26/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.057%)  route 0.227ns (63.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.598    -0.566    vga_inst1/clk_out1
    SLICE_X75Y99         FDPE                                         r  vga_inst1/S_adr_region2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDPE (Prop_fdpe_C_Q)         0.128    -0.438 r  vga_inst1/S_adr_region2_reg[3]/Q
                         net (fo=5, routed)           0.227    -0.211    S_addr_M_vga_region2[3]
    SLICE_X73Y100        FDRE                                         r  RAM_reg_2_i_26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.862    -0.811    S_clk_25MHz
    SLICE_X73Y100        FDRE                                         r  RAM_reg_2_i_26/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.016    -0.286    RAM_reg_2_i_26
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RAM_reg_2_i_22/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_out/RAM_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.183ns (32.622%)  route 0.378ns (67.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.596    -0.568    S_clk_25MHz
    SLICE_X73Y99         FDRE                                         r  RAM_reg_2_i_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  RAM_reg_2_i_22/Q
                         net (fo=1, routed)           0.156    -0.271    vga_inst1/RAM_reg_2_6
    SLICE_X73Y99         LUT3 (Prop_lut3_I2_O)        0.042    -0.229 r  vga_inst1/RAM_reg_2_i_8/O
                         net (fo=1, routed)           0.222    -0.007    ram_out/ADDRBWRADDR[7]
    RAMB36_X2Y20         RAMB36E1                                     r  ram_out/RAM_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.904    -0.769    ram_out/clk_out1
    RAMB36_X2Y20         RAMB36E1                                     r  ram_out/RAM_reg_2/CLKBWRCLK
                         clock pessimism              0.509    -0.260    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.121    -0.139    ram_out/RAM_reg_2
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.944%)  route 0.130ns (48.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.568    -0.596    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X63Y94         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31_reg[0]/Q
                         net (fo=5, routed)           0.130    -0.325    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31[0]
    SLICE_X67Y94         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.840    -0.833    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X67Y94         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X67Y94         FDCE (Hold_fdce_C_D)         0.070    -0.488    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.456%)  route 0.112ns (37.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.597    -0.567    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X77Y94         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg[6]/Q
                         net (fo=7, routed)           0.112    -0.314    sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg_n_0_[6]
    SLICE_X76Y94         LUT6 (Prop_lut6_I2_O)        0.045    -0.269 r  sobelProc_inst1/adrgenUnit_1/S_PtrCol[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sobelProc_inst1/adrgenUnit_1/S_PtrCol[5]_i_1_n_0
    SLICE_X76Y94         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.870    -0.803    sobelProc_inst1/adrgenUnit_1/clk_out1
    SLICE_X76Y94         FDCE                                         r  sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg[5]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X76Y94         FDCE (Hold_fdce_C_D)         0.121    -0.433    sobelProc_inst1/adrgenUnit_1/S_PtrCol_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.569    -0.595    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X69Y98         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[4]/Q
                         net (fo=3, routed)           0.129    -0.326    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21[4]
    SLICE_X66Y98         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.841    -0.832    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X66Y98         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[4]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X66Y98         FDCE (Hold_fdce_C_D)         0.059    -0.498    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_inst1/S_adr_region2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RAM_reg_2_i_18/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.280%)  route 0.145ns (50.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.592    -0.572    vga_inst1/clk_out1
    SLICE_X75Y100        FDCE                                         r  vga_inst1/S_adr_region2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_inst1/S_adr_region2_reg[11]/Q
                         net (fo=5, routed)           0.145    -0.286    S_addr_M_vga_region2[11]
    SLICE_X72Y101        FDRE                                         r  RAM_reg_2_i_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.862    -0.811    S_clk_25MHz
    SLICE_X72Y101        FDRE                                         r  RAM_reg_2_i_18/C
                         clock pessimism              0.275    -0.536    
    SLICE_X72Y101        FDRE (Hold_fdre_C_D)         0.070    -0.466    RAM_reg_2_i_18
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.752%)  route 0.167ns (54.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.595    -0.569    sobelProc_inst1/automate_1/clk_out1
    SLICE_X73Y95         FDCE                                         r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[14]/Q
                         net (fo=3, routed)           0.167    -0.261    sobelProc_inst1/automate_1/Q[9]
    SLICE_X74Y95         FDCE                                         r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.870    -0.803    sobelProc_inst1/automate_1/clk_out1
    SLICE_X74Y95         FDCE                                         r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X74Y95         FDCE (Hold_fdce_C_D)         0.085    -0.443    sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.502%)  route 0.138ns (49.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.569    -0.595    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X69Y97         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21_reg[2]/Q
                         net (fo=3, routed)           0.138    -0.316    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix21[2]
    SLICE_X66Y97         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.841    -0.832    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X66Y97         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[2]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.059    -0.498    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix22_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.882%)  route 0.142ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.569    -0.595    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X67Y98         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31_reg[4]/Q
                         net (fo=5, routed)           0.142    -0.313    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix31[4]
    SLICE_X62Y98         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.840    -0.833    sobelProc_inst1/operativeUnit_1/regUnit_1/clk_out1
    SLICE_X62Y98         FDCE                                         r  sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.060    -0.498    sobelProc_inst1/operativeUnit_1/regUnit_1/S_Pix32_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_vga_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_vga_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_vga_25MHz rise@0.000ns - clk_out1_clk_wiz_vga_25MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.655%)  route 0.137ns (42.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.595    -0.569    sobelProc_inst1/automate_1/clk_out1
    SLICE_X72Y94         FDCE                                         r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           0.137    -0.292    sobelProc_inst1/automate_1/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X75Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  sobelProc_inst1/automate_1/FSM_onehot_current_state[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    sobelProc_inst1/automate_1/FSM_onehot_current_state[16]_i_1_n_0
    SLICE_X75Y94         FDCE                                         r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_vga_25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_in1_clk_wiz_vga_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clk_out1_clk_wiz_vga_25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.870    -0.803    sobelProc_inst1/automate_1/clk_out1
    SLICE_X75Y94         FDCE                                         r  sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X75Y94         FDCE (Hold_fdce_C_D)         0.092    -0.436    sobelProc_inst1/automate_1/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_vga_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y20     ram_out/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     ram_out/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y18     rom_in/O_dout_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     rom_in/O_dout_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     rom_in/O_dout_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     rom_in/O_dout_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y102    RAM_reg_2_i_16/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y100    RAM_reg_2_i_17/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y102    RAM_reg_2_i_16/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y102    RAM_reg_2_i_16/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_17/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_17/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_18/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_18/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_19/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_19/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_20/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_20/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y102    RAM_reg_2_i_16/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y102    RAM_reg_2_i_16/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_17/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_17/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_18/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_19/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y100    RAM_reg_2_i_19/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_20/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y101    RAM_reg_2_i_20/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga_25MHz
  To Clock:  clkfbout_clk_wiz_vga_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_inst1/Inst_clk_wiz_vga_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vga_inst1/Inst_clk_wiz_vga_25MHz/inst/mmcm_adv_inst/CLKFBOUT



