// Seed: 262830274
module module_0 ();
  final begin : LABEL_0
    if (1) if (1'b0) if (1) assert (id_1);
  end
endmodule
module module_0 (
    input wor id_0,
    input wire id_1,
    output wire id_2,
    input wand id_3,
    input tri sample,
    output tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    output tri1 module_1,
    output tri0 id_16,
    output tri id_17,
    input wand id_18,
    input wire id_19,
    output wire id_20,
    input supply1 id_21,
    input tri id_22,
    output tri id_23,
    output supply0 id_24,
    output uwire id_25
);
  wire id_27;
  nor primCall (id_11, id_12, id_13, id_14, id_18, id_19, id_21, id_22, id_27, id_3, id_8, id_9);
  module_0 modCall_1 ();
endmodule
