// Seed: 1835887552
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  uwire id_10;
  assign #id_11 id_10 = id_3;
  wire id_12;
  always @* id_0 = 1;
  wire id_13;
  assign module_1.id_4 = 0;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  logic id_2,
    input  tri0  id_3
    , id_7,
    output tri1  id_4,
    output wire  id_5
);
  final begin : LABEL_0
    if (!1) begin : LABEL_0
      id_7 <= id_2;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_3,
      id_3,
      id_3,
      id_5,
      id_1,
      id_1
  );
endmodule
