// Seed: 1377652544
`timescale 1ps / 1ps `default_nettype id_9
`include ""
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output logic id_9
);
  assign id_3 = 1'd0;
  assign id_9 = id_7 && 1;
  logic id_10;
  assign id_10 = id_4;
  assign id_3  = 1;
endmodule
