OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/segmen/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/zero2five_counter/src/zero2five_counter.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   zero2five_counter
Die area:                 ( 0 0 ) ( 34500 57120 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     123
Number of terminals:      16
Number of snets:          2
Number of nets:           47

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 47.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1692.
[INFO DRT-0033] mcon shape region query size = 240.
[INFO DRT-0033] met1 shape region query size = 330.
[INFO DRT-0033] via shape region query size = 70.
[INFO DRT-0033] met2 shape region query size = 42.
[INFO DRT-0033] via2 shape region query size = 56.
[INFO DRT-0033] met3 shape region query size = 56.
[INFO DRT-0033] via3 shape region query size = 56.
[INFO DRT-0033] met4 shape region query size = 18.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 97 pins.
[INFO DRT-0081]   Complete 31 unique inst patterns.
[INFO DRT-0084]   Complete 32 groups.
#scanned instances     = 123
#unique  instances     = 47
#stdCellGenAp          = 935
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 649
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 129
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 114.89 (MB), peak = 114.89 (MB)

Number of guides:     354

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 5 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 112.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 102.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 62.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 18.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 177 vertical wires in 1 frboxes and 120 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 21 vertical wires in 1 frboxes and 22 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.19 (MB), peak = 116.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.19 (MB), peak = 116.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 121.84 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 121.84 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met3
Metal Spacing        0      1
Short               10      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 467.68 (MB), peak = 479.64 (MB)
Total wire length = 1028 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 395 um.
Total wire length on LAYER met2 = 549 um.
Total wire length on LAYER met3 = 63 um.
Total wire length on LAYER met4 = 20 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 277.
Up-via summary (total 277):

----------------------
 FR_MASTERSLICE      0
            li1    125
           met1    136
           met2     14
           met3      2
           met4      0
----------------------
                   277


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 467.68 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 467.68 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.93 (MB), peak = 479.70 (MB)
Total wire length = 1027 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 392 um.
Total wire length on LAYER met2 = 550 um.
Total wire length on LAYER met3 = 63 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 279.
Up-via summary (total 279):

----------------------
 FR_MASTERSLICE      0
            li1    125
           met1    138
           met2     14
           met3      2
           met4      0
----------------------
                   279


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 467.93 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 467.93 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 467.93 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 467.93 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 467.99 (MB), peak = 479.84 (MB)
Total wire length = 1027 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 392 um.
Total wire length on LAYER met2 = 550 um.
Total wire length on LAYER met3 = 63 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 279.
Up-via summary (total 279):

----------------------
 FR_MASTERSLICE      0
            li1    125
           met1    138
           met2     14
           met3      2
           met4      0
----------------------
                   279


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 467.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 467.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.97 (MB), peak = 479.90 (MB)
Total wire length = 1050 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 395 um.
Total wire length on LAYER met2 = 570 um.
Total wire length on LAYER met3 = 63 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 280.
Up-via summary (total 280):

----------------------
 FR_MASTERSLICE      0
            li1    125
           met1    139
           met2     14
           met3      2
           met4      0
----------------------
                   280


[INFO DRT-0198] Complete detail routing.
Total wire length = 1050 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 395 um.
Total wire length on LAYER met2 = 570 um.
Total wire length on LAYER met3 = 63 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 280.
Up-via summary (total 280):

----------------------
 FR_MASTERSLICE      0
            li1    125
           met1    139
           met2     14
           met3      2
           met4      0
----------------------
                   280


[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 467.97 (MB), peak = 479.90 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/results/routing/zero2five_counter.odb'…
Writing netlist to '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/results/routing/zero2five_counter.nl.v'…
Writing powered netlist to '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/results/routing/zero2five_counter.pnl.v'…
Writing layout to '/openlane/designs/zero2five_counter/runs/RUN_2025.05.25_10.42.13/results/routing/zero2five_counter.def'…
