{
  "design": {
    "design_info": {
      "boundary_crc": "0x943B719B198CB126",
      "device": "xc7z010clg400-1",
      "name": "System",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "clk_wiz_0": ""
    },
    "ports": {
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "clock_100mhz": {
        "type": "clk",
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "System_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz_0/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clock_100mhz"
        ]
      }
    }
  }
}