|MOD_COMP
ADC_DA[0] => ~NO_FANOUT~
ADC_DA[1] => ~NO_FANOUT~
ADC_DA[2] => ~NO_FANOUT~
ADC_DA[3] => ~NO_FANOUT~
ADC_DA[4] => ~NO_FANOUT~
ADC_DA[5] => ~NO_FANOUT~
ADC_DA[6] => ~NO_FANOUT~
ADC_DA[7] => ~NO_FANOUT~
ADC_DA[8] => ~NO_FANOUT~
ADC_DA[9] => ~NO_FANOUT~
ADC_DA[10] => ~NO_FANOUT~
ADC_DA[11] => ~NO_FANOUT~
ADC_DA[12] => ~NO_FANOUT~
ADC_DA[13] => ~NO_FANOUT~
ADC_DB[0] => ~NO_FANOUT~
ADC_DB[1] => ~NO_FANOUT~
ADC_DB[2] => ~NO_FANOUT~
ADC_DB[3] => ~NO_FANOUT~
ADC_DB[4] => ~NO_FANOUT~
ADC_DB[5] => ~NO_FANOUT~
ADC_DB[6] => ~NO_FANOUT~
ADC_DB[7] => ~NO_FANOUT~
ADC_DB[8] => ~NO_FANOUT~
ADC_DB[9] => ~NO_FANOUT~
ADC_DB[10] => ~NO_FANOUT~
ADC_DB[11] => ~NO_FANOUT~
ADC_DB[12] => ~NO_FANOUT~
ADC_DB[13] => ~NO_FANOUT~
UART_RXD => rxsd.IN1
CLOCK_50 => CLOCK_50.IN4
CLOCK2_50 => CLOCK2_50.IN1
KEY[0] => rst.IN2
SW[0] => Mux0.IN8
SW[0] => Mux1.IN8
SW[0] => Mux2.IN8
SW[0] => Mux3.IN8
SW[0] => Mux4.IN8
SW[0] => Mux5.IN8
SW[0] => Mux6.IN8
SW[0] => Mux7.IN8
SW[1] => Mux0.IN7
SW[1] => Mux1.IN7
SW[1] => Mux2.IN7
SW[1] => Mux3.IN7
SW[1] => Mux4.IN7
SW[1] => Mux5.IN7
SW[1] => Mux6.IN7
SW[1] => Mux7.IN7
SW[2] => Mux0.IN6
SW[2] => Mux1.IN6
SW[2] => Mux2.IN6
SW[2] => Mux3.IN6
SW[2] => Mux4.IN6
SW[2] => Mux5.IN6
SW[2] => Mux6.IN6
SW[2] => Mux7.IN6
SW[3] => Mux0.IN5
SW[3] => Mux1.IN5
SW[3] => Mux2.IN5
SW[3] => Mux3.IN5
SW[3] => Mux4.IN5
SW[3] => Mux5.IN5
SW[3] => Mux6.IN5
SW[3] => Mux7.IN5
UART_TXD << CONF_CONTROL:U2.txsd
ADC_CLK_A << clk.DB_MAX_OUTPUT_PORT_TYPE
ADC_CLK_B << clk.DB_MAX_OUTPUT_PORT_TYPE
ADC_OEB_A << <GND>
ADC_OEB_B << <GND>
DAC_DA[0] << DAC_DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[1] << DAC_DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[2] << DAC_DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[3] << DAC_DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[4] << DAC_DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[5] << DAC_DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[6] << DAC_DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[7] << DAC_DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[8] << DAC_DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[9] << DAC_DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[10] << DAC_DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[11] << DAC_DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[12] << DAC_DA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[13] << DAC_DA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_B[0] << <GND>
DAC_B[1] << <GND>
DAC_B[2] << <GND>
DAC_B[3] << <GND>
DAC_B[4] << <GND>
DAC_B[5] << <GND>
DAC_B[6] << <GND>
DAC_B[7] << <GND>
DAC_B[8] << <GND>
DAC_B[9] << <GND>
DAC_B[10] << <GND>
DAC_B[11] << <GND>
DAC_B[12] << <GND>
DAC_B[13] << <GND>
DAC_CLK_A << clk.DB_MAX_OUTPUT_PORT_TYPE
DAC_CLK_B << clk.DB_MAX_OUTPUT_PORT_TYPE
DAC_MODE << <VCC>
DAC_WRT_A << clk.DB_MAX_OUTPUT_PORT_TYPE
DAC_WRT_B << clk.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] << CONF_CONTROL:U2.sleds
LEDG[1] << CONF_CONTROL:U2.sleds
LEDG[2] << CONF_CONTROL:U2.sleds
LEDR[0] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << CONF_CONTROL:U2.view_rxdw
LEDR[9] << CONF_CONTROL:U2.view_rxdw
LEDR[10] << CONF_CONTROL:U2.view_rxdw
LEDR[11] << CONF_CONTROL:U2.view_rxdw
LEDR[12] << CONF_CONTROL:U2.view_rxdw
LEDR[13] << CONF_CONTROL:U2.view_rxdw
LEDR[14] << CONF_CONTROL:U2.view_rxdw
LEDR[15] << CONF_CONTROL:U2.view_rxdw
I2C_SCLK << audio_and_video_config:cfg.port3
I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK << clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT << audio_codec:codec.port14


|MOD_COMP|DP_COMPLETMOD:U1
i_data[0] => Mux15.IN2
i_data[1] => Mux14.IN2
i_data[2] => Mux13.IN2
i_data[3] => Mux12.IN2
i_data[4] => Mux11.IN2
i_data[5] => Mux10.IN2
i_data[6] => Mux9.IN2
i_data[7] => Mux8.IN2
i_data[8] => Mux7.IN2
i_data[9] => Mux6.IN2
i_data[10] => Mux5.IN2
i_data[11] => Mux4.IN2
i_data[12] => Mux3.IN2
i_data[13] => Mux2.IN2
i_data[14] => Mux1.IN2
i_data[15] => Mux0.IN2
rst => rst.IN3
clk => clk.IN4
val_in => val_in.IN2
c_fm_am => c_fm_am.IN1
c_source[0] => Mux0.IN1
c_source[0] => Mux1.IN1
c_source[0] => Mux2.IN1
c_source[0] => Mux3.IN1
c_source[0] => Mux4.IN1
c_source[0] => Mux5.IN1
c_source[0] => Mux6.IN1
c_source[0] => Mux7.IN1
c_source[0] => Mux8.IN1
c_source[0] => Mux9.IN1
c_source[0] => Mux10.IN1
c_source[0] => Mux11.IN1
c_source[0] => Mux12.IN1
c_source[0] => Mux13.IN1
c_source[0] => Mux14.IN1
c_source[0] => Mux15.IN1
c_source[1] => Mux0.IN0
c_source[1] => Mux1.IN0
c_source[1] => Mux2.IN0
c_source[1] => Mux3.IN0
c_source[1] => Mux4.IN0
c_source[1] => Mux5.IN0
c_source[1] => Mux6.IN0
c_source[1] => Mux7.IN0
c_source[1] => Mux8.IN0
c_source[1] => Mux9.IN0
c_source[1] => Mux10.IN0
c_source[1] => Mux11.IN0
c_source[1] => Mux12.IN0
c_source[1] => Mux13.IN0
c_source[1] => Mux14.IN0
c_source[1] => Mux15.IN0
c_comp_dac => ~NO_FANOUT~
frec_mod[0] => frec_mod[0].IN1
frec_mod[1] => frec_mod[1].IN1
frec_mod[2] => frec_mod[2].IN1
frec_mod[3] => frec_mod[3].IN1
frec_mod[4] => frec_mod[4].IN1
frec_mod[5] => frec_mod[5].IN1
frec_mod[6] => frec_mod[6].IN1
frec_mod[7] => frec_mod[7].IN1
frec_mod[8] => frec_mod[8].IN1
frec_mod[9] => frec_mod[9].IN1
frec_mod[10] => frec_mod[10].IN1
frec_mod[11] => frec_mod[11].IN1
frec_mod[12] => frec_mod[12].IN1
frec_mod[13] => frec_mod[13].IN1
frec_mod[14] => frec_mod[14].IN1
frec_mod[15] => frec_mod[15].IN1
frec_mod[16] => frec_mod[16].IN1
frec_mod[17] => frec_mod[17].IN1
frec_mod[18] => frec_mod[18].IN1
frec_mod[19] => frec_mod[19].IN1
frec_mod[20] => frec_mod[20].IN1
frec_mod[21] => frec_mod[21].IN1
frec_mod[22] => frec_mod[22].IN1
frec_mod[23] => frec_mod[23].IN1
frec_por[0] => frec_por[0].IN1
frec_por[1] => frec_por[1].IN1
frec_por[2] => frec_por[2].IN1
frec_por[3] => frec_por[3].IN1
frec_por[4] => frec_por[4].IN1
frec_por[5] => frec_por[5].IN1
frec_por[6] => frec_por[6].IN1
frec_por[7] => frec_por[7].IN1
frec_por[8] => frec_por[8].IN1
frec_por[9] => frec_por[9].IN1
frec_por[10] => frec_por[10].IN1
frec_por[11] => frec_por[11].IN1
frec_por[12] => frec_por[12].IN1
frec_por[13] => frec_por[13].IN1
frec_por[14] => frec_por[14].IN1
frec_por[15] => frec_por[15].IN1
frec_por[16] => frec_por[16].IN1
frec_por[17] => frec_por[17].IN1
frec_por[18] => frec_por[18].IN1
frec_por[19] => frec_por[19].IN1
frec_por[20] => frec_por[20].IN1
frec_por[21] => frec_por[21].IN1
frec_por[22] => frec_por[22].IN1
frec_por[23] => frec_por[23].IN1
im_am[0] => im_am[0].IN1
im_am[1] => im_am[1].IN1
im_am[2] => im_am[2].IN1
im_am[3] => im_am[3].IN1
im_am[4] => im_am[4].IN1
im_am[5] => im_am[5].IN1
im_am[6] => im_am[6].IN1
im_am[7] => im_am[7].IN1
im_am[8] => im_am[8].IN1
im_am[9] => im_am[9].IN1
im_am[10] => im_am[10].IN1
im_am[11] => im_am[11].IN1
im_am[12] => im_am[12].IN1
im_am[13] => im_am[13].IN1
im_am[14] => im_am[14].IN1
im_am[15] => im_am[15].IN1
im_fm[0] => im_fm[0].IN1
im_fm[1] => im_fm[1].IN1
im_fm[2] => im_fm[2].IN1
im_fm[3] => im_fm[3].IN1
im_fm[4] => im_fm[4].IN1
im_fm[5] => im_fm[5].IN1
im_fm[6] => im_fm[6].IN1
im_fm[7] => im_fm[7].IN1
im_fm[8] => im_fm[8].IN1
im_fm[9] => im_fm[9].IN1
im_fm[10] => im_fm[10].IN1
im_fm[11] => im_fm[11].IN1
im_fm[12] => im_fm[12].IN1
im_fm[13] => im_fm[13].IN1
im_fm[14] => im_fm[14].IN1
im_fm[15] => im_fm[15].IN1
o_data[0] <= DP_MOD:data_path.o_data
o_data[1] <= DP_MOD:data_path.o_data
o_data[2] <= DP_MOD:data_path.o_data
o_data[3] <= DP_MOD:data_path.o_data
o_data[4] <= DP_MOD:data_path.o_data
o_data[5] <= DP_MOD:data_path.o_data
o_data[6] <= DP_MOD:data_path.o_data
o_data[7] <= DP_MOD:data_path.o_data
o_data[8] <= DP_MOD:data_path.o_data
o_data[9] <= DP_MOD:data_path.o_data
o_data[10] <= DP_MOD:data_path.o_data
o_data[11] <= DP_MOD:data_path.o_data
o_data[12] <= DP_MOD:data_path.o_data
o_data[13] <= DP_MOD:data_path.o_data
val_out <= DP_MOD:data_path.val_out


|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS
P[0] => P[0].IN1
P[1] => P[1].IN1
P[2] => P[2].IN1
P[3] => P[3].IN1
P[4] => P[4].IN1
P[5] => P[5].IN1
P[6] => P[6].IN1
P[7] => P[7].IN1
P[8] => P[8].IN1
P[9] => P[9].IN1
P[10] => P[10].IN1
P[11] => P[11].IN1
P[12] => P[12].IN1
P[13] => P[13].IN1
P[14] => P[14].IN1
P[15] => P[15].IN1
P[16] => P[16].IN1
P[17] => P[17].IN1
P[18] => P[18].IN1
P[19] => P[19].IN1
P[20] => P[20].IN1
P[21] => P[21].IN1
P[22] => P[22].IN1
P[23] => P[23].IN1
val_in => val_pipe1.DATAIN
rst_ac => rst_ac.IN1
ena_ac => ena_ac.IN1
clk => clk.IN2
sqr_wave[0] <= sqr_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[1] <= sqr_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[2] <= sqr_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[3] <= sqr_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[4] <= sqr_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[5] <= sqr_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[6] <= sqr_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[7] <= sqr_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[8] <= sqr_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[9] <= sqr_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[10] <= sqr_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[11] <= sqr_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[12] <= sqr_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[13] <= sqr_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[14] <= sqr_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sqr_wave[15] <= sqr_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[0] <= ramp_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[1] <= ramp_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[2] <= ramp_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[3] <= ramp_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[4] <= ramp_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[5] <= ramp_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[6] <= ramp_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[7] <= ramp_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[8] <= ramp_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[9] <= ramp_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[10] <= ramp_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[11] <= ramp_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[12] <= ramp_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[13] <= ramp_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[14] <= ramp_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramp_wave[15] <= ramp_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[0] <= sin_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[1] <= sin_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[2] <= sin_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[3] <= sin_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[4] <= sin_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[5] <= sin_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[6] <= sin_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[7] <= sin_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[8] <= sin_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[9] <= sin_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[10] <= sin_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[11] <= sin_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[12] <= sin_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[13] <= sin_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[14] <= sin_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[15] <= sin_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out <= val_pipe4.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator
iCLK => oQ[0]~reg0.CLK
iCLK => oQ[1]~reg0.CLK
iCLK => oQ[2]~reg0.CLK
iCLK => oQ[3]~reg0.CLK
iCLK => oQ[4]~reg0.CLK
iCLK => oQ[5]~reg0.CLK
iCLK => oQ[6]~reg0.CLK
iCLK => oQ[7]~reg0.CLK
iCLK => oQ[8]~reg0.CLK
iCLK => oQ[9]~reg0.CLK
iCLK => oQ[10]~reg0.CLK
iCLK => oQ[11]~reg0.CLK
iCLK => oQ[12]~reg0.CLK
iCLK => oQ[13]~reg0.CLK
iCLK => oQ[14]~reg0.CLK
iCLK => oQ[15]~reg0.CLK
iCLK => oQ[16]~reg0.CLK
iCLK => oQ[17]~reg0.CLK
iCLK => oQ[18]~reg0.CLK
iCLK => oQ[19]~reg0.CLK
iCLK => oQ[20]~reg0.CLK
iCLK => oQ[21]~reg0.CLK
iCLK => oQ[22]~reg0.CLK
iCLK => oQ[23]~reg0.CLK
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iP[0] => Add0.IN24
iP[0] => Equal0.IN23
iP[1] => Add0.IN23
iP[1] => Equal0.IN22
iP[2] => Add0.IN22
iP[2] => Equal0.IN21
iP[3] => Add0.IN21
iP[3] => Equal0.IN20
iP[4] => Add0.IN20
iP[4] => Equal0.IN19
iP[5] => Add0.IN19
iP[5] => Equal0.IN18
iP[6] => Add0.IN18
iP[6] => Equal0.IN17
iP[7] => Add0.IN17
iP[7] => Equal0.IN16
iP[8] => Add0.IN16
iP[8] => Equal0.IN15
iP[9] => Add0.IN15
iP[9] => Equal0.IN14
iP[10] => Add0.IN14
iP[10] => Equal0.IN13
iP[11] => Add0.IN13
iP[11] => Equal0.IN12
iP[12] => Add0.IN12
iP[12] => Equal0.IN11
iP[13] => Add0.IN11
iP[13] => Equal0.IN10
iP[14] => Add0.IN10
iP[14] => Equal0.IN9
iP[15] => Add0.IN9
iP[15] => Equal0.IN8
iP[16] => Add0.IN8
iP[16] => Equal0.IN7
iP[17] => Add0.IN7
iP[17] => Equal0.IN6
iP[18] => Add0.IN6
iP[18] => Equal0.IN5
iP[19] => Add0.IN5
iP[19] => Equal0.IN4
iP[20] => Add0.IN4
iP[20] => Equal0.IN3
iP[21] => Add0.IN3
iP[21] => Equal0.IN2
iP[22] => Add0.IN2
iP[22] => Equal0.IN1
iP[23] => Add0.IN1
iP[23] => Equal0.IN0
oQ[0] <= oQ[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[1] <= oQ[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[2] <= oQ[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[3] <= oQ[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[4] <= oQ[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[5] <= oQ[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[6] <= oQ[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[7] <= oQ[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[8] <= oQ[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[9] <= oQ[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[10] <= oQ[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[11] <= oQ[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[12] <= oQ[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[13] <= oQ[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[14] <= oQ[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[15] <= oQ[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[16] <= oQ[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[17] <= oQ[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[18] <= oQ[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[19] <= oQ[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[20] <= oQ[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[21] <= oQ[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[22] <= oQ[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[23] <= oQ[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|preprocesado:pre_pro
trunc_phase[0] => ADDR_ROM.DATAA
trunc_phase[0] => ADDR_ROM.DATAB
trunc_phase[1] => ADDR_ROM.DATAA
trunc_phase[1] => ADDR_ROM.DATAB
trunc_phase[2] => ADDR_ROM.DATAA
trunc_phase[2] => ADDR_ROM.DATAB
trunc_phase[3] => ADDR_ROM.DATAA
trunc_phase[3] => ADDR_ROM.DATAB
trunc_phase[4] => ADDR_ROM.DATAA
trunc_phase[4] => ADDR_ROM.DATAB
trunc_phase[5] => ADDR_ROM.DATAA
trunc_phase[5] => ADDR_ROM.DATAB
trunc_phase[6] => ADDR_ROM.DATAA
trunc_phase[6] => ADDR_ROM.DATAB
trunc_phase[7] => ADDR_ROM.DATAA
trunc_phase[7] => ADDR_ROM.DATAB
trunc_phase[8] => ADDR_ROM.DATAA
trunc_phase[8] => ADDR_ROM.DATAB
trunc_phase[9] => ADDR_ROM.DATAA
trunc_phase[9] => ADDR_ROM.DATAB
trunc_phase[10] => ADDR_ROM.DATAA
trunc_phase[10] => ADDR_ROM.DATAB
trunc_phase[11] => ADDR_ROM.DATAA
trunc_phase[11] => ADDR_ROM.DATAB
trunc_phase[12] => ADDR_ROM.DATAA
trunc_phase[12] => ADDR_ROM.DATAB
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[14] => ~NO_FANOUT~
ADDR_ROM[0] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[1] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[2] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[3] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[4] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[5] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[6] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[7] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[8] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[9] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[10] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[11] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[12] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
addr[8] => rom.RADDR8
addr[9] => rom.RADDR9
addr[10] => rom.RADDR10
addr[11] => rom.RADDR11
addr[12] => rom.RADDR12
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|postprocesado:post_pro
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
half_sin[0] => sin_wave.DATAA
half_sin[0] => Add0.IN32
half_sin[1] => sin_wave.DATAA
half_sin[1] => Add0.IN31
half_sin[2] => sin_wave.DATAA
half_sin[2] => Add0.IN30
half_sin[3] => sin_wave.DATAA
half_sin[3] => Add0.IN29
half_sin[4] => sin_wave.DATAA
half_sin[4] => Add0.IN28
half_sin[5] => sin_wave.DATAA
half_sin[5] => Add0.IN27
half_sin[6] => sin_wave.DATAA
half_sin[6] => Add0.IN26
half_sin[7] => sin_wave.DATAA
half_sin[7] => Add0.IN25
half_sin[8] => sin_wave.DATAA
half_sin[8] => Add0.IN24
half_sin[9] => sin_wave.DATAA
half_sin[9] => Add0.IN23
half_sin[10] => sin_wave.DATAA
half_sin[10] => Add0.IN22
half_sin[11] => sin_wave.DATAA
half_sin[11] => Add0.IN21
half_sin[12] => sin_wave.DATAA
half_sin[12] => Add0.IN20
half_sin[13] => sin_wave.DATAA
half_sin[13] => Add0.IN19
half_sin[14] => sin_wave.DATAA
half_sin[14] => Add0.IN18
half_sin[15] => sin_wave.DATAA
half_sin[15] => Add0.IN17
sin_wave[0] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[1] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[2] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[3] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[4] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[5] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[6] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[7] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[8] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[9] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[10] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[11] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[12] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[13] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[14] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[15] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
clk => clk.IN4
val_in => val_in.IN2
rst => rst.IN1
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0
din[0] => Mult0.IN15
din[1] => Mult0.IN14
din[2] => Mult0.IN13
din[3] => Mult0.IN12
din[4] => Mult0.IN11
din[5] => Mult0.IN10
din[6] => Mult0.IN9
din[7] => Mult0.IN8
din[8] => Mult0.IN7
din[9] => Mult0.IN6
din[10] => Mult0.IN5
din[11] => Mult0.IN4
din[12] => Mult0.IN3
din[13] => Mult0.IN2
din[14] => Mult0.IN1
din[15] => Mult0.IN0
coef[0] => Mult0.IN33
coef[1] => Mult0.IN32
coef[2] => Mult0.IN31
coef[3] => Mult0.IN30
coef[4] => Mult0.IN29
coef[5] => Mult0.IN28
coef[6] => Mult0.IN27
coef[7] => Mult0.IN26
coef[8] => Mult0.IN25
coef[9] => Mult0.IN24
coef[10] => Mult0.IN23
coef[11] => Mult0.IN22
coef[12] => Mult0.IN21
coef[13] => Mult0.IN20
coef[14] => Mult0.IN19
coef[15] => Mult0.IN18
coef[16] => Mult0.IN17
coef[17] => Mult0.IN16
clk => mult_res_reg[0].CLK
clk => mult_res_reg[1].CLK
clk => mult_res_reg[2].CLK
clk => mult_res_reg[3].CLK
clk => mult_res_reg[4].CLK
clk => mult_res_reg[5].CLK
clk => mult_res_reg[6].CLK
clk => mult_res_reg[7].CLK
clk => mult_res_reg[8].CLK
clk => mult_res_reg[9].CLK
clk => mult_res_reg[10].CLK
clk => mult_res_reg[11].CLK
clk => mult_res_reg[12].CLK
clk => mult_res_reg[13].CLK
clk => mult_res_reg[14].CLK
clk => mult_res_reg[15].CLK
clk => mult_res_reg[16].CLK
clk => mult_res_reg[17].CLK
clk => mult_res_reg[18].CLK
clk => mult_res_reg[19].CLK
clk => mult_res_reg[20].CLK
clk => mult_res_reg[21].CLK
clk => mult_res_reg[22].CLK
clk => mult_res_reg[23].CLK
clk => mult_res_reg[24].CLK
clk => mult_res_reg[25].CLK
clk => mult_res_reg[26].CLK
clk => mult_res_reg[27].CLK
clk => mult_res_reg[28].CLK
clk => mult_res_reg[29].CLK
clk => mult_res_reg[30].CLK
clk => mult_res_reg[31].CLK
clk => mult_res_reg[32].CLK
clk => mult_res_reg[33].CLK
clk => acc_res[0].CLK
clk => acc_res[1].CLK
clk => acc_res[2].CLK
clk => acc_res[3].CLK
clk => acc_res[4].CLK
clk => acc_res[5].CLK
clk => acc_res[6].CLK
clk => acc_res[7].CLK
clk => acc_res[8].CLK
clk => acc_res[9].CLK
clk => acc_res[10].CLK
clk => acc_res[11].CLK
clk => acc_res[12].CLK
clk => acc_res[13].CLK
clk => acc_res[14].CLK
clk => acc_res[15].CLK
clk => acc_res[16].CLK
clk => acc_res[17].CLK
clk => acc_res[18].CLK
clk => acc_res[19].CLK
clk => acc_res[20].CLK
clk => acc_res[21].CLK
clk => acc_res[22].CLK
clk => acc_res[23].CLK
clk => acc_res[24].CLK
clk => acc_res[25].CLK
clk => acc_res[26].CLK
clk => acc_res[27].CLK
clk => acc_res[28].CLK
clk => acc_res[29].CLK
clk => acc_res[30].CLK
clk => acc_res[31].CLK
clk => acc_res[32].CLK
clk => acc_res[33].CLK
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => acc_res.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
rst => mult_res_reg.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => acc_res.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => mult_res_reg.OUTPUTSELECT
ce => dout[0]$latch.LATCH_ENABLE
ce => dout[1]$latch.LATCH_ENABLE
ce => dout[2]$latch.LATCH_ENABLE
ce => dout[3]$latch.LATCH_ENABLE
ce => dout[4]$latch.LATCH_ENABLE
ce => dout[5]$latch.LATCH_ENABLE
ce => dout[6]$latch.LATCH_ENABLE
ce => dout[7]$latch.LATCH_ENABLE
ce => dout[8]$latch.LATCH_ENABLE
ce => dout[9]$latch.LATCH_ENABLE
ce => dout[10]$latch.LATCH_ENABLE
ce => dout[11]$latch.LATCH_ENABLE
ce => dout[12]$latch.LATCH_ENABLE
ce => dout[13]$latch.LATCH_ENABLE
ce => dout[14]$latch.LATCH_ENABLE
ce => dout[15]$latch.LATCH_ENABLE
ce => dout[16]$latch.LATCH_ENABLE
ce => dout[17]$latch.LATCH_ENABLE
ce => dout[18]$latch.LATCH_ENABLE
ce => dout[19]$latch.LATCH_ENABLE
ce => dout[20]$latch.LATCH_ENABLE
ce => dout[21]$latch.LATCH_ENABLE
ce => dout[22]$latch.LATCH_ENABLE
ce => dout[23]$latch.LATCH_ENABLE
ce => dout[24]$latch.LATCH_ENABLE
ce => dout[25]$latch.LATCH_ENABLE
ce => dout[26]$latch.LATCH_ENABLE
ce => dout[27]$latch.LATCH_ENABLE
ce => dout[28]$latch.LATCH_ENABLE
ce => dout[29]$latch.LATCH_ENABLE
ce => dout[30]$latch.LATCH_ENABLE
ce => dout[31]$latch.LATCH_ENABLE
ce => dout[32]$latch.LATCH_ENABLE
ce => dout[33]$latch.LATCH_ENABLE
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]$latch.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0
din[0] => SR_9k[0][0].DATAIN
din[1] => SR_9k[0][1].DATAIN
din[2] => SR_9k[0][2].DATAIN
din[3] => SR_9k[0][3].DATAIN
din[4] => SR_9k[0][4].DATAIN
din[5] => SR_9k[0][5].DATAIN
din[6] => SR_9k[0][6].DATAIN
din[7] => SR_9k[0][7].DATAIN
din[8] => SR_9k[0][8].DATAIN
din[9] => SR_9k[0][9].DATAIN
din[10] => SR_9k[0][10].DATAIN
din[11] => SR_9k[0][11].DATAIN
din[12] => SR_9k[0][12].DATAIN
din[13] => SR_9k[0][13].DATAIN
din[14] => SR_9k[0][14].DATAIN
din[15] => SR_9k[0][15].DATAIN
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
sel[4] => Mux0.IN15
sel[4] => Mux1.IN15
sel[4] => Mux2.IN15
sel[4] => Mux3.IN15
sel[4] => Mux4.IN15
sel[4] => Mux5.IN15
sel[4] => Mux6.IN15
sel[4] => Mux7.IN15
sel[4] => Mux8.IN15
sel[4] => Mux9.IN15
sel[4] => Mux10.IN15
sel[4] => Mux11.IN15
sel[4] => Mux12.IN15
sel[4] => Mux13.IN15
sel[4] => Mux14.IN15
sel[4] => Mux15.IN15
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => SR_9k[0][0].CLK
clk => SR_9k[0][1].CLK
clk => SR_9k[0][2].CLK
clk => SR_9k[0][3].CLK
clk => SR_9k[0][4].CLK
clk => SR_9k[0][5].CLK
clk => SR_9k[0][6].CLK
clk => SR_9k[0][7].CLK
clk => SR_9k[0][8].CLK
clk => SR_9k[0][9].CLK
clk => SR_9k[0][10].CLK
clk => SR_9k[0][11].CLK
clk => SR_9k[0][12].CLK
clk => SR_9k[0][13].CLK
clk => SR_9k[0][14].CLK
clk => SR_9k[0][15].CLK
clk => SR_9k[1][0].CLK
clk => SR_9k[1][1].CLK
clk => SR_9k[1][2].CLK
clk => SR_9k[1][3].CLK
clk => SR_9k[1][4].CLK
clk => SR_9k[1][5].CLK
clk => SR_9k[1][6].CLK
clk => SR_9k[1][7].CLK
clk => SR_9k[1][8].CLK
clk => SR_9k[1][9].CLK
clk => SR_9k[1][10].CLK
clk => SR_9k[1][11].CLK
clk => SR_9k[1][12].CLK
clk => SR_9k[1][13].CLK
clk => SR_9k[1][14].CLK
clk => SR_9k[1][15].CLK
clk => SR_9k[2][0].CLK
clk => SR_9k[2][1].CLK
clk => SR_9k[2][2].CLK
clk => SR_9k[2][3].CLK
clk => SR_9k[2][4].CLK
clk => SR_9k[2][5].CLK
clk => SR_9k[2][6].CLK
clk => SR_9k[2][7].CLK
clk => SR_9k[2][8].CLK
clk => SR_9k[2][9].CLK
clk => SR_9k[2][10].CLK
clk => SR_9k[2][11].CLK
clk => SR_9k[2][12].CLK
clk => SR_9k[2][13].CLK
clk => SR_9k[2][14].CLK
clk => SR_9k[2][15].CLK
clk => SR_9k[3][0].CLK
clk => SR_9k[3][1].CLK
clk => SR_9k[3][2].CLK
clk => SR_9k[3][3].CLK
clk => SR_9k[3][4].CLK
clk => SR_9k[3][5].CLK
clk => SR_9k[3][6].CLK
clk => SR_9k[3][7].CLK
clk => SR_9k[3][8].CLK
clk => SR_9k[3][9].CLK
clk => SR_9k[3][10].CLK
clk => SR_9k[3][11].CLK
clk => SR_9k[3][12].CLK
clk => SR_9k[3][13].CLK
clk => SR_9k[3][14].CLK
clk => SR_9k[3][15].CLK
clk => SR_9k[4][0].CLK
clk => SR_9k[4][1].CLK
clk => SR_9k[4][2].CLK
clk => SR_9k[4][3].CLK
clk => SR_9k[4][4].CLK
clk => SR_9k[4][5].CLK
clk => SR_9k[4][6].CLK
clk => SR_9k[4][7].CLK
clk => SR_9k[4][8].CLK
clk => SR_9k[4][9].CLK
clk => SR_9k[4][10].CLK
clk => SR_9k[4][11].CLK
clk => SR_9k[4][12].CLK
clk => SR_9k[4][13].CLK
clk => SR_9k[4][14].CLK
clk => SR_9k[4][15].CLK
clk => SR_9k[5][0].CLK
clk => SR_9k[5][1].CLK
clk => SR_9k[5][2].CLK
clk => SR_9k[5][3].CLK
clk => SR_9k[5][4].CLK
clk => SR_9k[5][5].CLK
clk => SR_9k[5][6].CLK
clk => SR_9k[5][7].CLK
clk => SR_9k[5][8].CLK
clk => SR_9k[5][9].CLK
clk => SR_9k[5][10].CLK
clk => SR_9k[5][11].CLK
clk => SR_9k[5][12].CLK
clk => SR_9k[5][13].CLK
clk => SR_9k[5][14].CLK
clk => SR_9k[5][15].CLK
clk => SR_9k[6][0].CLK
clk => SR_9k[6][1].CLK
clk => SR_9k[6][2].CLK
clk => SR_9k[6][3].CLK
clk => SR_9k[6][4].CLK
clk => SR_9k[6][5].CLK
clk => SR_9k[6][6].CLK
clk => SR_9k[6][7].CLK
clk => SR_9k[6][8].CLK
clk => SR_9k[6][9].CLK
clk => SR_9k[6][10].CLK
clk => SR_9k[6][11].CLK
clk => SR_9k[6][12].CLK
clk => SR_9k[6][13].CLK
clk => SR_9k[6][14].CLK
clk => SR_9k[6][15].CLK
clk => SR_9k[7][0].CLK
clk => SR_9k[7][1].CLK
clk => SR_9k[7][2].CLK
clk => SR_9k[7][3].CLK
clk => SR_9k[7][4].CLK
clk => SR_9k[7][5].CLK
clk => SR_9k[7][6].CLK
clk => SR_9k[7][7].CLK
clk => SR_9k[7][8].CLK
clk => SR_9k[7][9].CLK
clk => SR_9k[7][10].CLK
clk => SR_9k[7][11].CLK
clk => SR_9k[7][12].CLK
clk => SR_9k[7][13].CLK
clk => SR_9k[7][14].CLK
clk => SR_9k[7][15].CLK
clk => SR_9k[8][0].CLK
clk => SR_9k[8][1].CLK
clk => SR_9k[8][2].CLK
clk => SR_9k[8][3].CLK
clk => SR_9k[8][4].CLK
clk => SR_9k[8][5].CLK
clk => SR_9k[8][6].CLK
clk => SR_9k[8][7].CLK
clk => SR_9k[8][8].CLK
clk => SR_9k[8][9].CLK
clk => SR_9k[8][10].CLK
clk => SR_9k[8][11].CLK
clk => SR_9k[8][12].CLK
clk => SR_9k[8][13].CLK
clk => SR_9k[8][14].CLK
clk => SR_9k[8][15].CLK
clk => SR_9k[9][0].CLK
clk => SR_9k[9][1].CLK
clk => SR_9k[9][2].CLK
clk => SR_9k[9][3].CLK
clk => SR_9k[9][4].CLK
clk => SR_9k[9][5].CLK
clk => SR_9k[9][6].CLK
clk => SR_9k[9][7].CLK
clk => SR_9k[9][8].CLK
clk => SR_9k[9][9].CLK
clk => SR_9k[9][10].CLK
clk => SR_9k[9][11].CLK
clk => SR_9k[9][12].CLK
clk => SR_9k[9][13].CLK
clk => SR_9k[9][14].CLK
clk => SR_9k[9][15].CLK
clk => SR_9k[10][0].CLK
clk => SR_9k[10][1].CLK
clk => SR_9k[10][2].CLK
clk => SR_9k[10][3].CLK
clk => SR_9k[10][4].CLK
clk => SR_9k[10][5].CLK
clk => SR_9k[10][6].CLK
clk => SR_9k[10][7].CLK
clk => SR_9k[10][8].CLK
clk => SR_9k[10][9].CLK
clk => SR_9k[10][10].CLK
clk => SR_9k[10][11].CLK
clk => SR_9k[10][12].CLK
clk => SR_9k[10][13].CLK
clk => SR_9k[10][14].CLK
clk => SR_9k[10][15].CLK
clk => SR_9k[11][0].CLK
clk => SR_9k[11][1].CLK
clk => SR_9k[11][2].CLK
clk => SR_9k[11][3].CLK
clk => SR_9k[11][4].CLK
clk => SR_9k[11][5].CLK
clk => SR_9k[11][6].CLK
clk => SR_9k[11][7].CLK
clk => SR_9k[11][8].CLK
clk => SR_9k[11][9].CLK
clk => SR_9k[11][10].CLK
clk => SR_9k[11][11].CLK
clk => SR_9k[11][12].CLK
clk => SR_9k[11][13].CLK
clk => SR_9k[11][14].CLK
clk => SR_9k[11][15].CLK
clk => SR_9k[12][0].CLK
clk => SR_9k[12][1].CLK
clk => SR_9k[12][2].CLK
clk => SR_9k[12][3].CLK
clk => SR_9k[12][4].CLK
clk => SR_9k[12][5].CLK
clk => SR_9k[12][6].CLK
clk => SR_9k[12][7].CLK
clk => SR_9k[12][8].CLK
clk => SR_9k[12][9].CLK
clk => SR_9k[12][10].CLK
clk => SR_9k[12][11].CLK
clk => SR_9k[12][12].CLK
clk => SR_9k[12][13].CLK
clk => SR_9k[12][14].CLK
clk => SR_9k[12][15].CLK
clk => SR_9k[13][0].CLK
clk => SR_9k[13][1].CLK
clk => SR_9k[13][2].CLK
clk => SR_9k[13][3].CLK
clk => SR_9k[13][4].CLK
clk => SR_9k[13][5].CLK
clk => SR_9k[13][6].CLK
clk => SR_9k[13][7].CLK
clk => SR_9k[13][8].CLK
clk => SR_9k[13][9].CLK
clk => SR_9k[13][10].CLK
clk => SR_9k[13][11].CLK
clk => SR_9k[13][12].CLK
clk => SR_9k[13][13].CLK
clk => SR_9k[13][14].CLK
clk => SR_9k[13][15].CLK
clk => SR_9k[14][0].CLK
clk => SR_9k[14][1].CLK
clk => SR_9k[14][2].CLK
clk => SR_9k[14][3].CLK
clk => SR_9k[14][4].CLK
clk => SR_9k[14][5].CLK
clk => SR_9k[14][6].CLK
clk => SR_9k[14][7].CLK
clk => SR_9k[14][8].CLK
clk => SR_9k[14][9].CLK
clk => SR_9k[14][10].CLK
clk => SR_9k[14][11].CLK
clk => SR_9k[14][12].CLK
clk => SR_9k[14][13].CLK
clk => SR_9k[14][14].CLK
clk => SR_9k[14][15].CLK
clk => SR_9k[15][0].CLK
clk => SR_9k[15][1].CLK
clk => SR_9k[15][2].CLK
clk => SR_9k[15][3].CLK
clk => SR_9k[15][4].CLK
clk => SR_9k[15][5].CLK
clk => SR_9k[15][6].CLK
clk => SR_9k[15][7].CLK
clk => SR_9k[15][8].CLK
clk => SR_9k[15][9].CLK
clk => SR_9k[15][10].CLK
clk => SR_9k[15][11].CLK
clk => SR_9k[15][12].CLK
clk => SR_9k[15][13].CLK
clk => SR_9k[15][14].CLK
clk => SR_9k[15][15].CLK
clk => SR_9k[16][0].CLK
clk => SR_9k[16][1].CLK
clk => SR_9k[16][2].CLK
clk => SR_9k[16][3].CLK
clk => SR_9k[16][4].CLK
clk => SR_9k[16][5].CLK
clk => SR_9k[16][6].CLK
clk => SR_9k[16][7].CLK
clk => SR_9k[16][8].CLK
clk => SR_9k[16][9].CLK
clk => SR_9k[16][10].CLK
clk => SR_9k[16][11].CLK
clk => SR_9k[16][12].CLK
clk => SR_9k[16][13].CLK
clk => SR_9k[16][14].CLK
clk => SR_9k[16][15].CLK
ce => SR_9k[1][12].ENA
ce => SR_9k[1][11].ENA
ce => SR_9k[1][10].ENA
ce => SR_9k[1][9].ENA
ce => SR_9k[1][8].ENA
ce => SR_9k[1][7].ENA
ce => SR_9k[1][6].ENA
ce => SR_9k[1][5].ENA
ce => SR_9k[1][4].ENA
ce => SR_9k[1][3].ENA
ce => SR_9k[1][2].ENA
ce => SR_9k[1][1].ENA
ce => SR_9k[1][0].ENA
ce => SR_9k[0][15].ENA
ce => SR_9k[0][14].ENA
ce => SR_9k[0][13].ENA
ce => SR_9k[0][12].ENA
ce => SR_9k[0][11].ENA
ce => SR_9k[0][10].ENA
ce => SR_9k[0][9].ENA
ce => SR_9k[0][8].ENA
ce => SR_9k[0][7].ENA
ce => SR_9k[0][6].ENA
ce => SR_9k[0][5].ENA
ce => SR_9k[0][4].ENA
ce => SR_9k[0][3].ENA
ce => SR_9k[0][2].ENA
ce => SR_9k[0][1].ENA
ce => SR_9k[0][0].ENA
ce => SR_9k[1][13].ENA
ce => SR_9k[1][14].ENA
ce => SR_9k[1][15].ENA
ce => SR_9k[2][0].ENA
ce => SR_9k[2][1].ENA
ce => SR_9k[2][2].ENA
ce => SR_9k[2][3].ENA
ce => SR_9k[2][4].ENA
ce => SR_9k[2][5].ENA
ce => SR_9k[2][6].ENA
ce => SR_9k[2][7].ENA
ce => SR_9k[2][8].ENA
ce => SR_9k[2][9].ENA
ce => SR_9k[2][10].ENA
ce => SR_9k[2][11].ENA
ce => SR_9k[2][12].ENA
ce => SR_9k[2][13].ENA
ce => SR_9k[2][14].ENA
ce => SR_9k[2][15].ENA
ce => SR_9k[3][0].ENA
ce => SR_9k[3][1].ENA
ce => SR_9k[3][2].ENA
ce => SR_9k[3][3].ENA
ce => SR_9k[3][4].ENA
ce => SR_9k[3][5].ENA
ce => SR_9k[3][6].ENA
ce => SR_9k[3][7].ENA
ce => SR_9k[3][8].ENA
ce => SR_9k[3][9].ENA
ce => SR_9k[3][10].ENA
ce => SR_9k[3][11].ENA
ce => SR_9k[3][12].ENA
ce => SR_9k[3][13].ENA
ce => SR_9k[3][14].ENA
ce => SR_9k[3][15].ENA
ce => SR_9k[4][0].ENA
ce => SR_9k[4][1].ENA
ce => SR_9k[4][2].ENA
ce => SR_9k[4][3].ENA
ce => SR_9k[4][4].ENA
ce => SR_9k[4][5].ENA
ce => SR_9k[4][6].ENA
ce => SR_9k[4][7].ENA
ce => SR_9k[4][8].ENA
ce => SR_9k[4][9].ENA
ce => SR_9k[4][10].ENA
ce => SR_9k[4][11].ENA
ce => SR_9k[4][12].ENA
ce => SR_9k[4][13].ENA
ce => SR_9k[4][14].ENA
ce => SR_9k[4][15].ENA
ce => SR_9k[5][0].ENA
ce => SR_9k[5][1].ENA
ce => SR_9k[5][2].ENA
ce => SR_9k[5][3].ENA
ce => SR_9k[5][4].ENA
ce => SR_9k[5][5].ENA
ce => SR_9k[5][6].ENA
ce => SR_9k[5][7].ENA
ce => SR_9k[5][8].ENA
ce => SR_9k[5][9].ENA
ce => SR_9k[5][10].ENA
ce => SR_9k[5][11].ENA
ce => SR_9k[5][12].ENA
ce => SR_9k[5][13].ENA
ce => SR_9k[5][14].ENA
ce => SR_9k[5][15].ENA
ce => SR_9k[6][0].ENA
ce => SR_9k[6][1].ENA
ce => SR_9k[6][2].ENA
ce => SR_9k[6][3].ENA
ce => SR_9k[6][4].ENA
ce => SR_9k[6][5].ENA
ce => SR_9k[6][6].ENA
ce => SR_9k[6][7].ENA
ce => SR_9k[6][8].ENA
ce => SR_9k[6][9].ENA
ce => SR_9k[6][10].ENA
ce => SR_9k[6][11].ENA
ce => SR_9k[6][12].ENA
ce => SR_9k[6][13].ENA
ce => SR_9k[6][14].ENA
ce => SR_9k[6][15].ENA
ce => SR_9k[7][0].ENA
ce => SR_9k[7][1].ENA
ce => SR_9k[7][2].ENA
ce => SR_9k[7][3].ENA
ce => SR_9k[7][4].ENA
ce => SR_9k[7][5].ENA
ce => SR_9k[7][6].ENA
ce => SR_9k[7][7].ENA
ce => SR_9k[7][8].ENA
ce => SR_9k[7][9].ENA
ce => SR_9k[7][10].ENA
ce => SR_9k[7][11].ENA
ce => SR_9k[7][12].ENA
ce => SR_9k[7][13].ENA
ce => SR_9k[7][14].ENA
ce => SR_9k[7][15].ENA
ce => SR_9k[8][0].ENA
ce => SR_9k[8][1].ENA
ce => SR_9k[8][2].ENA
ce => SR_9k[8][3].ENA
ce => SR_9k[8][4].ENA
ce => SR_9k[8][5].ENA
ce => SR_9k[8][6].ENA
ce => SR_9k[8][7].ENA
ce => SR_9k[8][8].ENA
ce => SR_9k[8][9].ENA
ce => SR_9k[8][10].ENA
ce => SR_9k[8][11].ENA
ce => SR_9k[8][12].ENA
ce => SR_9k[8][13].ENA
ce => SR_9k[8][14].ENA
ce => SR_9k[8][15].ENA
ce => SR_9k[9][0].ENA
ce => SR_9k[9][1].ENA
ce => SR_9k[9][2].ENA
ce => SR_9k[9][3].ENA
ce => SR_9k[9][4].ENA
ce => SR_9k[9][5].ENA
ce => SR_9k[9][6].ENA
ce => SR_9k[9][7].ENA
ce => SR_9k[9][8].ENA
ce => SR_9k[9][9].ENA
ce => SR_9k[9][10].ENA
ce => SR_9k[9][11].ENA
ce => SR_9k[9][12].ENA
ce => SR_9k[9][13].ENA
ce => SR_9k[9][14].ENA
ce => SR_9k[9][15].ENA
ce => SR_9k[10][0].ENA
ce => SR_9k[10][1].ENA
ce => SR_9k[10][2].ENA
ce => SR_9k[10][3].ENA
ce => SR_9k[10][4].ENA
ce => SR_9k[10][5].ENA
ce => SR_9k[10][6].ENA
ce => SR_9k[10][7].ENA
ce => SR_9k[10][8].ENA
ce => SR_9k[10][9].ENA
ce => SR_9k[10][10].ENA
ce => SR_9k[10][11].ENA
ce => SR_9k[10][12].ENA
ce => SR_9k[10][13].ENA
ce => SR_9k[10][14].ENA
ce => SR_9k[10][15].ENA
ce => SR_9k[11][0].ENA
ce => SR_9k[11][1].ENA
ce => SR_9k[11][2].ENA
ce => SR_9k[11][3].ENA
ce => SR_9k[11][4].ENA
ce => SR_9k[11][5].ENA
ce => SR_9k[11][6].ENA
ce => SR_9k[11][7].ENA
ce => SR_9k[11][8].ENA
ce => SR_9k[11][9].ENA
ce => SR_9k[11][10].ENA
ce => SR_9k[11][11].ENA
ce => SR_9k[11][12].ENA
ce => SR_9k[11][13].ENA
ce => SR_9k[11][14].ENA
ce => SR_9k[11][15].ENA
ce => SR_9k[12][0].ENA
ce => SR_9k[12][1].ENA
ce => SR_9k[12][2].ENA
ce => SR_9k[12][3].ENA
ce => SR_9k[12][4].ENA
ce => SR_9k[12][5].ENA
ce => SR_9k[12][6].ENA
ce => SR_9k[12][7].ENA
ce => SR_9k[12][8].ENA
ce => SR_9k[12][9].ENA
ce => SR_9k[12][10].ENA
ce => SR_9k[12][11].ENA
ce => SR_9k[12][12].ENA
ce => SR_9k[12][13].ENA
ce => SR_9k[12][14].ENA
ce => SR_9k[12][15].ENA
ce => SR_9k[13][0].ENA
ce => SR_9k[13][1].ENA
ce => SR_9k[13][2].ENA
ce => SR_9k[13][3].ENA
ce => SR_9k[13][4].ENA
ce => SR_9k[13][5].ENA
ce => SR_9k[13][6].ENA
ce => SR_9k[13][7].ENA
ce => SR_9k[13][8].ENA
ce => SR_9k[13][9].ENA
ce => SR_9k[13][10].ENA
ce => SR_9k[13][11].ENA
ce => SR_9k[13][12].ENA
ce => SR_9k[13][13].ENA
ce => SR_9k[13][14].ENA
ce => SR_9k[13][15].ENA
ce => SR_9k[14][0].ENA
ce => SR_9k[14][1].ENA
ce => SR_9k[14][2].ENA
ce => SR_9k[14][3].ENA
ce => SR_9k[14][4].ENA
ce => SR_9k[14][5].ENA
ce => SR_9k[14][6].ENA
ce => SR_9k[14][7].ENA
ce => SR_9k[14][8].ENA
ce => SR_9k[14][9].ENA
ce => SR_9k[14][10].ENA
ce => SR_9k[14][11].ENA
ce => SR_9k[14][12].ENA
ce => SR_9k[14][13].ENA
ce => SR_9k[14][14].ENA
ce => SR_9k[14][15].ENA
ce => SR_9k[15][0].ENA
ce => SR_9k[15][1].ENA
ce => SR_9k[15][2].ENA
ce => SR_9k[15][3].ENA
ce => SR_9k[15][4].ENA
ce => SR_9k[15][5].ENA
ce => SR_9k[15][6].ENA
ce => SR_9k[15][7].ENA
ce => SR_9k[15][8].ENA
ce => SR_9k[15][9].ENA
ce => SR_9k[15][10].ENA
ce => SR_9k[15][11].ENA
ce => SR_9k[15][12].ENA
ce => SR_9k[15][13].ENA
ce => SR_9k[15][14].ENA
ce => SR_9k[15][15].ENA
ce => SR_9k[16][0].ENA
ce => SR_9k[16][1].ENA
ce => SR_9k[16][2].ENA
ce => SR_9k[16][3].ENA
ce => SR_9k[16][4].ENA
ce => SR_9k[16][5].ENA
ce => SR_9k[16][6].ENA
ce => SR_9k[16][7].ENA
ce => SR_9k[16][8].ENA
ce => SR_9k[16][9].ENA
ce => SR_9k[16][10].ENA
ce => SR_9k[16][11].ENA
ce => SR_9k[16][12].ENA
ce => SR_9k[16][13].ENA
ce => SR_9k[16][14].ENA
ce => SR_9k[16][15].ENA
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0
addr[0] => ROM.RADDR
addr[1] => ROM.RADDR1
addr[2] => ROM.RADDR2
addr[3] => ROM.RADDR3
addr[4] => ROM.RADDR4
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0
val_in => Selector1.IN2
val_in => Selector0.IN2
clk => rst_Acc~reg0.CLK
clk => val_out~reg0.CLK
clk => ce_Reg~reg0.CLK
clk => ce_Acc~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => state~1.DATAIN
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => timer.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
addr[0] <= timer[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= timer[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= timer[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= timer[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= timer[4].DB_MAX_OUTPUT_PORT_TYPE
ce_Reg <= ce_Reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_Acc <= rst_Acc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ce_Acc <= ce_Acc~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int
i_data[0] => data_comb_wire[0][0].IN1
i_data[1] => data_comb_wire[0][1].IN1
i_data[2] => data_comb_wire[0][2].IN1
i_data[3] => data_comb_wire[0][3].IN1
i_data[4] => data_comb_wire[0][4].IN1
i_data[5] => data_comb_wire[0][5].IN1
i_data[6] => data_comb_wire[0][6].IN1
i_data[7] => data_comb_wire[0][7].IN1
i_data[8] => data_comb_wire[0][8].IN1
i_data[9] => data_comb_wire[0][9].IN1
i_data[10] => data_comb_wire[0][10].IN1
i_data[11] => data_comb_wire[0][11].IN1
i_data[12] => data_comb_wire[0][12].IN1
i_data[13] => data_comb_wire[0][13].IN1
i_data[14] => data_comb_wire[0][14].IN1
i_data[15] => data_comb_wire[0][15].IN1
i_data[16] => data_comb_wire[0][16].IN1
i_data[17] => data_comb_wire[0][17].IN4
clk => clk.IN7
rst => rst.IN7
val_in => val_wire[0].IN1
val_out <= INT:CIC[2].INT0.val_out
o_data[0] <= INT:CIC[2].INT0.data_out
o_data[1] <= INT:CIC[2].INT0.data_out
o_data[2] <= INT:CIC[2].INT0.data_out
o_data[3] <= INT:CIC[2].INT0.data_out
o_data[4] <= INT:CIC[2].INT0.data_out
o_data[5] <= INT:CIC[2].INT0.data_out
o_data[6] <= INT:CIC[2].INT0.data_out
o_data[7] <= INT:CIC[2].INT0.data_out
o_data[8] <= INT:CIC[2].INT0.data_out
o_data[9] <= INT:CIC[2].INT0.data_out
o_data[10] <= INT:CIC[2].INT0.data_out
o_data[11] <= INT:CIC[2].INT0.data_out
o_data[12] <= INT:CIC[2].INT0.data_out
o_data[13] <= INT:CIC[2].INT0.data_out
o_data[14] <= INT:CIC[2].INT0.data_out
o_data[15] <= INT:CIC[2].INT0.data_out


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[0].COMB0
data_in[0] => Add0.IN42
data_in[0] => data_in_reg.DATAB
data_in[1] => Add0.IN41
data_in[1] => data_in_reg.DATAB
data_in[2] => Add0.IN40
data_in[2] => data_in_reg.DATAB
data_in[3] => Add0.IN39
data_in[3] => data_in_reg.DATAB
data_in[4] => Add0.IN38
data_in[4] => data_in_reg.DATAB
data_in[5] => Add0.IN37
data_in[5] => data_in_reg.DATAB
data_in[6] => Add0.IN36
data_in[6] => data_in_reg.DATAB
data_in[7] => Add0.IN35
data_in[7] => data_in_reg.DATAB
data_in[8] => Add0.IN34
data_in[8] => data_in_reg.DATAB
data_in[9] => Add0.IN33
data_in[9] => data_in_reg.DATAB
data_in[10] => Add0.IN32
data_in[10] => data_in_reg.DATAB
data_in[11] => Add0.IN31
data_in[11] => data_in_reg.DATAB
data_in[12] => Add0.IN30
data_in[12] => data_in_reg.DATAB
data_in[13] => Add0.IN29
data_in[13] => data_in_reg.DATAB
data_in[14] => Add0.IN28
data_in[14] => data_in_reg.DATAB
data_in[15] => Add0.IN27
data_in[15] => data_in_reg.DATAB
data_in[16] => Add0.IN26
data_in[16] => data_in_reg.DATAB
data_in[17] => Add0.IN25
data_in[17] => data_in_reg.DATAB
data_in[18] => Add0.IN24
data_in[18] => data_in_reg.DATAB
data_in[19] => Add0.IN23
data_in[19] => data_in_reg.DATAB
data_in[20] => Add0.IN22
data_in[20] => data_in_reg.DATAB
clk => data_in_reg[0].CLK
clk => data_in_reg[1].CLK
clk => data_in_reg[2].CLK
clk => data_in_reg[3].CLK
clk => data_in_reg[4].CLK
clk => data_in_reg[5].CLK
clk => data_in_reg[6].CLK
clk => data_in_reg[7].CLK
clk => data_in_reg[8].CLK
clk => data_in_reg[9].CLK
clk => data_in_reg[10].CLK
clk => data_in_reg[11].CLK
clk => data_in_reg[12].CLK
clk => data_in_reg[13].CLK
clk => data_in_reg[14].CLK
clk => data_in_reg[15].CLK
clk => data_in_reg[16].CLK
clk => data_in_reg[17].CLK
clk => data_in_reg[18].CLK
clk => data_in_reg[19].CLK
clk => data_in_reg[20].CLK
clk => val_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => val_out.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => val_out.DATAA
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0
data_in[0] => Add0.IN40
data_in[1] => Add0.IN39
data_in[2] => Add0.IN38
data_in[3] => Add0.IN37
data_in[4] => Add0.IN36
data_in[5] => Add0.IN35
data_in[6] => Add0.IN34
data_in[7] => Add0.IN33
data_in[8] => Add0.IN32
data_in[9] => Add0.IN31
data_in[10] => Add0.IN30
data_in[11] => Add0.IN29
data_in[12] => Add0.IN28
data_in[13] => Add0.IN27
data_in[14] => Add0.IN26
data_in[15] => Add0.IN25
data_in[16] => Add0.IN24
data_in[17] => Add0.IN23
data_in[18] => Add0.IN22
data_in[19] => Add0.IN21
data_in[20] => Add0.IN20
data_in[21] => Add0.IN19
data_in[22] => Add0.IN18
data_in[23] => Add0.IN17
data_in[24] => Add0.IN16
data_in[25] => Add0.IN15
data_in[26] => Add0.IN14
data_in[27] => Add0.IN13
data_in[28] => Add0.IN12
data_in[29] => Add0.IN11
data_in[30] => Add0.IN10
data_in[31] => Add0.IN9
data_in[32] => Add0.IN8
data_in[33] => Add0.IN7
data_in[34] => Add0.IN6
data_in[35] => Add0.IN5
data_in[36] => Add0.IN4
data_in[37] => Add0.IN3
data_in[38] => Add0.IN2
data_in[39] => Add0.IN1
clk => val_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[32]~reg0.CLK
clk => data_out[33]~reg0.CLK
clk => data_out[34]~reg0.CLK
clk => data_out[35]~reg0.CLK
clk => data_out[36]~reg0.CLK
clk => data_out[37]~reg0.CLK
clk => data_out[38]~reg0.CLK
clk => data_out[39]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => val_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => val_out.OUTPUTSELECT
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0
data_in[0] => Add0.IN42
data_in[0] => data_in_reg.DATAB
data_in[1] => Add0.IN41
data_in[1] => data_in_reg.DATAB
data_in[2] => Add0.IN40
data_in[2] => data_in_reg.DATAB
data_in[3] => Add0.IN39
data_in[3] => data_in_reg.DATAB
data_in[4] => Add0.IN38
data_in[4] => data_in_reg.DATAB
data_in[5] => Add0.IN37
data_in[5] => data_in_reg.DATAB
data_in[6] => Add0.IN36
data_in[6] => data_in_reg.DATAB
data_in[7] => Add0.IN35
data_in[7] => data_in_reg.DATAB
data_in[8] => Add0.IN34
data_in[8] => data_in_reg.DATAB
data_in[9] => Add0.IN33
data_in[9] => data_in_reg.DATAB
data_in[10] => Add0.IN32
data_in[10] => data_in_reg.DATAB
data_in[11] => Add0.IN31
data_in[11] => data_in_reg.DATAB
data_in[12] => Add0.IN30
data_in[12] => data_in_reg.DATAB
data_in[13] => Add0.IN29
data_in[13] => data_in_reg.DATAB
data_in[14] => Add0.IN28
data_in[14] => data_in_reg.DATAB
data_in[15] => Add0.IN27
data_in[15] => data_in_reg.DATAB
data_in[16] => Add0.IN26
data_in[16] => data_in_reg.DATAB
data_in[17] => Add0.IN25
data_in[17] => data_in_reg.DATAB
data_in[18] => Add0.IN24
data_in[18] => data_in_reg.DATAB
data_in[19] => Add0.IN23
data_in[19] => data_in_reg.DATAB
data_in[20] => Add0.IN22
data_in[20] => data_in_reg.DATAB
clk => data_in_reg[0].CLK
clk => data_in_reg[1].CLK
clk => data_in_reg[2].CLK
clk => data_in_reg[3].CLK
clk => data_in_reg[4].CLK
clk => data_in_reg[5].CLK
clk => data_in_reg[6].CLK
clk => data_in_reg[7].CLK
clk => data_in_reg[8].CLK
clk => data_in_reg[9].CLK
clk => data_in_reg[10].CLK
clk => data_in_reg[11].CLK
clk => data_in_reg[12].CLK
clk => data_in_reg[13].CLK
clk => data_in_reg[14].CLK
clk => data_in_reg[15].CLK
clk => data_in_reg[16].CLK
clk => data_in_reg[17].CLK
clk => data_in_reg[18].CLK
clk => data_in_reg[19].CLK
clk => data_in_reg[20].CLK
clk => val_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => val_out.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => val_out.DATAA
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0
data_in[0] => Add0.IN40
data_in[1] => Add0.IN39
data_in[2] => Add0.IN38
data_in[3] => Add0.IN37
data_in[4] => Add0.IN36
data_in[5] => Add0.IN35
data_in[6] => Add0.IN34
data_in[7] => Add0.IN33
data_in[8] => Add0.IN32
data_in[9] => Add0.IN31
data_in[10] => Add0.IN30
data_in[11] => Add0.IN29
data_in[12] => Add0.IN28
data_in[13] => Add0.IN27
data_in[14] => Add0.IN26
data_in[15] => Add0.IN25
data_in[16] => Add0.IN24
data_in[17] => Add0.IN23
data_in[18] => Add0.IN22
data_in[19] => Add0.IN21
data_in[20] => Add0.IN20
data_in[21] => Add0.IN19
data_in[22] => Add0.IN18
data_in[23] => Add0.IN17
data_in[24] => Add0.IN16
data_in[25] => Add0.IN15
data_in[26] => Add0.IN14
data_in[27] => Add0.IN13
data_in[28] => Add0.IN12
data_in[29] => Add0.IN11
data_in[30] => Add0.IN10
data_in[31] => Add0.IN9
data_in[32] => Add0.IN8
data_in[33] => Add0.IN7
data_in[34] => Add0.IN6
data_in[35] => Add0.IN5
data_in[36] => Add0.IN4
data_in[37] => Add0.IN3
data_in[38] => Add0.IN2
data_in[39] => Add0.IN1
clk => val_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[32]~reg0.CLK
clk => data_out[33]~reg0.CLK
clk => data_out[34]~reg0.CLK
clk => data_out[35]~reg0.CLK
clk => data_out[36]~reg0.CLK
clk => data_out[37]~reg0.CLK
clk => data_out[38]~reg0.CLK
clk => data_out[39]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => val_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => val_out.OUTPUTSELECT
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0
data_in[0] => Add0.IN42
data_in[0] => data_in_reg.DATAB
data_in[1] => Add0.IN41
data_in[1] => data_in_reg.DATAB
data_in[2] => Add0.IN40
data_in[2] => data_in_reg.DATAB
data_in[3] => Add0.IN39
data_in[3] => data_in_reg.DATAB
data_in[4] => Add0.IN38
data_in[4] => data_in_reg.DATAB
data_in[5] => Add0.IN37
data_in[5] => data_in_reg.DATAB
data_in[6] => Add0.IN36
data_in[6] => data_in_reg.DATAB
data_in[7] => Add0.IN35
data_in[7] => data_in_reg.DATAB
data_in[8] => Add0.IN34
data_in[8] => data_in_reg.DATAB
data_in[9] => Add0.IN33
data_in[9] => data_in_reg.DATAB
data_in[10] => Add0.IN32
data_in[10] => data_in_reg.DATAB
data_in[11] => Add0.IN31
data_in[11] => data_in_reg.DATAB
data_in[12] => Add0.IN30
data_in[12] => data_in_reg.DATAB
data_in[13] => Add0.IN29
data_in[13] => data_in_reg.DATAB
data_in[14] => Add0.IN28
data_in[14] => data_in_reg.DATAB
data_in[15] => Add0.IN27
data_in[15] => data_in_reg.DATAB
data_in[16] => Add0.IN26
data_in[16] => data_in_reg.DATAB
data_in[17] => Add0.IN25
data_in[17] => data_in_reg.DATAB
data_in[18] => Add0.IN24
data_in[18] => data_in_reg.DATAB
data_in[19] => Add0.IN23
data_in[19] => data_in_reg.DATAB
data_in[20] => Add0.IN22
data_in[20] => data_in_reg.DATAB
clk => data_in_reg[0].CLK
clk => data_in_reg[1].CLK
clk => data_in_reg[2].CLK
clk => data_in_reg[3].CLK
clk => data_in_reg[4].CLK
clk => data_in_reg[5].CLK
clk => data_in_reg[6].CLK
clk => data_in_reg[7].CLK
clk => data_in_reg[8].CLK
clk => data_in_reg[9].CLK
clk => data_in_reg[10].CLK
clk => data_in_reg[11].CLK
clk => data_in_reg[12].CLK
clk => data_in_reg[13].CLK
clk => data_in_reg[14].CLK
clk => data_in_reg[15].CLK
clk => data_in_reg[16].CLK
clk => data_in_reg[17].CLK
clk => data_in_reg[18].CLK
clk => data_in_reg[19].CLK
clk => data_in_reg[20].CLK
clk => val_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => val_out.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
rst => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_in_reg.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => val_out.DATAA
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0
data_in[0] => Add0.IN40
data_in[1] => Add0.IN39
data_in[2] => Add0.IN38
data_in[3] => Add0.IN37
data_in[4] => Add0.IN36
data_in[5] => Add0.IN35
data_in[6] => Add0.IN34
data_in[7] => Add0.IN33
data_in[8] => Add0.IN32
data_in[9] => Add0.IN31
data_in[10] => Add0.IN30
data_in[11] => Add0.IN29
data_in[12] => Add0.IN28
data_in[13] => Add0.IN27
data_in[14] => Add0.IN26
data_in[15] => Add0.IN25
data_in[16] => Add0.IN24
data_in[17] => Add0.IN23
data_in[18] => Add0.IN22
data_in[19] => Add0.IN21
data_in[20] => Add0.IN20
data_in[21] => Add0.IN19
data_in[22] => Add0.IN18
data_in[23] => Add0.IN17
data_in[24] => Add0.IN16
data_in[25] => Add0.IN15
data_in[26] => Add0.IN14
data_in[27] => Add0.IN13
data_in[28] => Add0.IN12
data_in[29] => Add0.IN11
data_in[30] => Add0.IN10
data_in[31] => Add0.IN9
data_in[32] => Add0.IN8
data_in[33] => Add0.IN7
data_in[34] => Add0.IN6
data_in[35] => Add0.IN5
data_in[36] => Add0.IN4
data_in[37] => Add0.IN3
data_in[38] => Add0.IN2
data_in[39] => Add0.IN1
clk => val_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[32]~reg0.CLK
clk => data_out[33]~reg0.CLK
clk => data_out[34]~reg0.CLK
clk => data_out[35]~reg0.CLK
clk => data_out[36]~reg0.CLK
clk => data_out[37]~reg0.CLK
clk => data_out[38]~reg0.CLK
clk => data_out[39]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => val_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => val_out.OUTPUTSELECT
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
clk => val_out~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[32]~reg0.CLK
clk => data_out[33]~reg0.CLK
clk => data_out[34]~reg0.CLK
clk => data_out[35]~reg0.CLK
clk => data_out[36]~reg0.CLK
clk => data_out[37]~reg0.CLK
clk => data_out[38]~reg0.CLK
clk => data_out[39]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => val_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => data_out.OUTPUTSELECT
val_in => val_out.DATAA
val_out <= val_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path
i_data[0] => Mult0.IN15
i_data[0] => i_data_pipe1[0].DATAIN
i_data[1] => Mult0.IN14
i_data[1] => i_data_pipe1[1].DATAIN
i_data[2] => Mult0.IN13
i_data[2] => i_data_pipe1[2].DATAIN
i_data[3] => Mult0.IN12
i_data[3] => i_data_pipe1[3].DATAIN
i_data[4] => Mult0.IN11
i_data[4] => i_data_pipe1[4].DATAIN
i_data[5] => Mult0.IN10
i_data[5] => i_data_pipe1[5].DATAIN
i_data[6] => Mult0.IN9
i_data[6] => i_data_pipe1[6].DATAIN
i_data[7] => Mult0.IN8
i_data[7] => i_data_pipe1[7].DATAIN
i_data[8] => Mult0.IN7
i_data[8] => i_data_pipe1[8].DATAIN
i_data[9] => Mult0.IN6
i_data[9] => i_data_pipe1[9].DATAIN
i_data[10] => Mult0.IN5
i_data[10] => i_data_pipe1[10].DATAIN
i_data[11] => Mult0.IN4
i_data[11] => i_data_pipe1[11].DATAIN
i_data[12] => Mult0.IN3
i_data[12] => i_data_pipe1[12].DATAIN
i_data[13] => Mult0.IN2
i_data[13] => i_data_pipe1[13].DATAIN
i_data[14] => Mult0.IN1
i_data[14] => i_data_pipe1[14].DATAIN
i_data[15] => Mult0.IN0
i_data[15] => i_data_pipe1[15].DATAIN
rst => rst_pipe1.DATAIN
clk => clk.IN1
val_in => val_in_pipeline[0].DATAIN
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => im_fm_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
c_fm_am => am_mux.OUTPUTSELECT
frec_por[0] => Add0.IN24
frec_por[1] => Add0.IN23
frec_por[2] => Add0.IN22
frec_por[3] => Add0.IN21
frec_por[4] => Add0.IN20
frec_por[5] => Add0.IN19
frec_por[6] => Add0.IN18
frec_por[7] => Add0.IN17
frec_por[8] => Add0.IN16
frec_por[9] => Add0.IN15
frec_por[10] => Add0.IN14
frec_por[11] => Add0.IN13
frec_por[12] => Add0.IN12
frec_por[13] => Add0.IN11
frec_por[14] => Add0.IN10
frec_por[15] => Add0.IN9
frec_por[16] => Add0.IN8
frec_por[17] => Add0.IN7
frec_por[18] => Add0.IN6
frec_por[19] => Add0.IN5
frec_por[20] => Add0.IN4
frec_por[21] => Add0.IN3
frec_por[22] => Add0.IN2
frec_por[23] => Add0.IN1
im_am[0] => Mult1.IN32
im_am[1] => Mult1.IN31
im_am[2] => Mult1.IN30
im_am[3] => Mult1.IN29
im_am[4] => Mult1.IN28
im_am[5] => Mult1.IN27
im_am[6] => Mult1.IN26
im_am[7] => Mult1.IN25
im_am[8] => Mult1.IN24
im_am[9] => Mult1.IN23
im_am[10] => Mult1.IN22
im_am[11] => Mult1.IN21
im_am[12] => Mult1.IN20
im_am[13] => Mult1.IN19
im_am[14] => Mult1.IN18
im_am[15] => Mult1.IN17
im_fm[0] => im_fm_mux.DATAB
im_fm[1] => im_fm_mux.DATAB
im_fm[2] => im_fm_mux.DATAB
im_fm[3] => im_fm_mux.DATAB
im_fm[4] => im_fm_mux.DATAB
im_fm[5] => im_fm_mux.DATAB
im_fm[6] => im_fm_mux.DATAB
im_fm[7] => im_fm_mux.DATAB
im_fm[8] => im_fm_mux.DATAB
im_fm[9] => im_fm_mux.DATAB
im_fm[10] => im_fm_mux.DATAB
im_fm[11] => im_fm_mux.DATAB
im_fm[12] => im_fm_mux.DATAB
im_fm[13] => im_fm_mux.DATAB
im_fm[14] => im_fm_mux.DATAB
im_fm[15] => im_fm_mux.DATAB
o_data[0] <= o_data_aux[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data_aux[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data_aux[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data_aux[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data_aux[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data_aux[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data_aux[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data_aux[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data_aux[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data_aux[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data_aux[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data_aux[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data_aux[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data_aux[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data_aux[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data_aux[15].DB_MAX_OUTPUT_PORT_TYPE
val_out <= val_in_pipeline[6].DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1
P[0] => P[0].IN1
P[1] => P[1].IN1
P[2] => P[2].IN1
P[3] => P[3].IN1
P[4] => P[4].IN1
P[5] => P[5].IN1
P[6] => P[6].IN1
P[7] => P[7].IN1
P[8] => P[8].IN1
P[9] => P[9].IN1
P[10] => P[10].IN1
P[11] => P[11].IN1
P[12] => P[12].IN1
P[13] => P[13].IN1
P[14] => P[14].IN1
P[15] => P[15].IN1
P[16] => P[16].IN1
P[17] => P[17].IN1
P[18] => P[18].IN1
P[19] => P[19].IN1
P[20] => P[20].IN1
P[21] => P[21].IN1
P[22] => P[22].IN1
P[23] => P[23].IN1
val_in => val_pipe1.DATAIN
rst_ac => rst_ac.IN1
ena_ac => ena_ac.IN1
clk => clk.IN2
sin_wave[0] <= sin_wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[1] <= sin_wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[2] <= sin_wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[3] <= sin_wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[4] <= sin_wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[5] <= sin_wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[6] <= sin_wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[7] <= sin_wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[8] <= sin_wave[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[9] <= sin_wave[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[10] <= sin_wave[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[11] <= sin_wave[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[12] <= sin_wave[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[13] <= sin_wave[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[14] <= sin_wave[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[15] <= sin_wave[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
val_out <= val_pipe4.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|accumulator:phase_accumulator
iCLK => oQ[0]~reg0.CLK
iCLK => oQ[1]~reg0.CLK
iCLK => oQ[2]~reg0.CLK
iCLK => oQ[3]~reg0.CLK
iCLK => oQ[4]~reg0.CLK
iCLK => oQ[5]~reg0.CLK
iCLK => oQ[6]~reg0.CLK
iCLK => oQ[7]~reg0.CLK
iCLK => oQ[8]~reg0.CLK
iCLK => oQ[9]~reg0.CLK
iCLK => oQ[10]~reg0.CLK
iCLK => oQ[11]~reg0.CLK
iCLK => oQ[12]~reg0.CLK
iCLK => oQ[13]~reg0.CLK
iCLK => oQ[14]~reg0.CLK
iCLK => oQ[15]~reg0.CLK
iCLK => oQ[16]~reg0.CLK
iCLK => oQ[17]~reg0.CLK
iCLK => oQ[18]~reg0.CLK
iCLK => oQ[19]~reg0.CLK
iCLK => oQ[20]~reg0.CLK
iCLK => oQ[21]~reg0.CLK
iCLK => oQ[22]~reg0.CLK
iCLK => oQ[23]~reg0.CLK
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iRESET => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iENABLE => oQ.OUTPUTSELECT
iP[0] => Add0.IN24
iP[0] => Equal0.IN23
iP[1] => Add0.IN23
iP[1] => Equal0.IN22
iP[2] => Add0.IN22
iP[2] => Equal0.IN21
iP[3] => Add0.IN21
iP[3] => Equal0.IN20
iP[4] => Add0.IN20
iP[4] => Equal0.IN19
iP[5] => Add0.IN19
iP[5] => Equal0.IN18
iP[6] => Add0.IN18
iP[6] => Equal0.IN17
iP[7] => Add0.IN17
iP[7] => Equal0.IN16
iP[8] => Add0.IN16
iP[8] => Equal0.IN15
iP[9] => Add0.IN15
iP[9] => Equal0.IN14
iP[10] => Add0.IN14
iP[10] => Equal0.IN13
iP[11] => Add0.IN13
iP[11] => Equal0.IN12
iP[12] => Add0.IN12
iP[12] => Equal0.IN11
iP[13] => Add0.IN11
iP[13] => Equal0.IN10
iP[14] => Add0.IN10
iP[14] => Equal0.IN9
iP[15] => Add0.IN9
iP[15] => Equal0.IN8
iP[16] => Add0.IN8
iP[16] => Equal0.IN7
iP[17] => Add0.IN7
iP[17] => Equal0.IN6
iP[18] => Add0.IN6
iP[18] => Equal0.IN5
iP[19] => Add0.IN5
iP[19] => Equal0.IN4
iP[20] => Add0.IN4
iP[20] => Equal0.IN3
iP[21] => Add0.IN3
iP[21] => Equal0.IN2
iP[22] => Add0.IN2
iP[22] => Equal0.IN1
iP[23] => Add0.IN1
iP[23] => Equal0.IN0
oQ[0] <= oQ[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[1] <= oQ[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[2] <= oQ[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[3] <= oQ[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[4] <= oQ[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[5] <= oQ[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[6] <= oQ[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[7] <= oQ[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[8] <= oQ[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[9] <= oQ[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[10] <= oQ[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[11] <= oQ[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[12] <= oQ[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[13] <= oQ[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[14] <= oQ[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[15] <= oQ[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[16] <= oQ[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[17] <= oQ[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[18] <= oQ[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[19] <= oQ[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[20] <= oQ[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[21] <= oQ[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[22] <= oQ[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oQ[23] <= oQ[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|preprocesado:pre_pro
trunc_phase[0] => ADDR_ROM.DATAA
trunc_phase[0] => ADDR_ROM.DATAB
trunc_phase[1] => ADDR_ROM.DATAA
trunc_phase[1] => ADDR_ROM.DATAB
trunc_phase[2] => ADDR_ROM.DATAA
trunc_phase[2] => ADDR_ROM.DATAB
trunc_phase[3] => ADDR_ROM.DATAA
trunc_phase[3] => ADDR_ROM.DATAB
trunc_phase[4] => ADDR_ROM.DATAA
trunc_phase[4] => ADDR_ROM.DATAB
trunc_phase[5] => ADDR_ROM.DATAA
trunc_phase[5] => ADDR_ROM.DATAB
trunc_phase[6] => ADDR_ROM.DATAA
trunc_phase[6] => ADDR_ROM.DATAB
trunc_phase[7] => ADDR_ROM.DATAA
trunc_phase[7] => ADDR_ROM.DATAB
trunc_phase[8] => ADDR_ROM.DATAA
trunc_phase[8] => ADDR_ROM.DATAB
trunc_phase[9] => ADDR_ROM.DATAA
trunc_phase[9] => ADDR_ROM.DATAB
trunc_phase[10] => ADDR_ROM.DATAA
trunc_phase[10] => ADDR_ROM.DATAB
trunc_phase[11] => ADDR_ROM.DATAA
trunc_phase[11] => ADDR_ROM.DATAB
trunc_phase[12] => ADDR_ROM.DATAA
trunc_phase[12] => ADDR_ROM.DATAB
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[13] => ADDR_ROM.OUTPUTSELECT
trunc_phase[14] => ~NO_FANOUT~
ADDR_ROM[0] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[1] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[2] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[3] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[4] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[5] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[6] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[7] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[8] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[9] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[10] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[11] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE
ADDR_ROM[12] <= ADDR_ROM.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
addr[8] => rom.RADDR8
addr[9] => rom.RADDR9
addr[10] => rom.RADDR10
addr[11] => rom.RADDR11
addr[12] => rom.RADDR12
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|postprocesado:post_pro
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
L_MSB => sin_wave.OUTPUTSELECT
half_sin[0] => sin_wave.DATAA
half_sin[0] => Add0.IN32
half_sin[1] => sin_wave.DATAA
half_sin[1] => Add0.IN31
half_sin[2] => sin_wave.DATAA
half_sin[2] => Add0.IN30
half_sin[3] => sin_wave.DATAA
half_sin[3] => Add0.IN29
half_sin[4] => sin_wave.DATAA
half_sin[4] => Add0.IN28
half_sin[5] => sin_wave.DATAA
half_sin[5] => Add0.IN27
half_sin[6] => sin_wave.DATAA
half_sin[6] => Add0.IN26
half_sin[7] => sin_wave.DATAA
half_sin[7] => Add0.IN25
half_sin[8] => sin_wave.DATAA
half_sin[8] => Add0.IN24
half_sin[9] => sin_wave.DATAA
half_sin[9] => Add0.IN23
half_sin[10] => sin_wave.DATAA
half_sin[10] => Add0.IN22
half_sin[11] => sin_wave.DATAA
half_sin[11] => Add0.IN21
half_sin[12] => sin_wave.DATAA
half_sin[12] => Add0.IN20
half_sin[13] => sin_wave.DATAA
half_sin[13] => Add0.IN19
half_sin[14] => sin_wave.DATAA
half_sin[14] => Add0.IN18
half_sin[15] => sin_wave.DATAA
half_sin[15] => Add0.IN17
sin_wave[0] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[1] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[2] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[3] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[4] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[5] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[6] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[7] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[8] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[9] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[10] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[11] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[12] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[13] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[14] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE
sin_wave[15] <= sin_wave.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|CONF_CONTROL:U2
rxsd => rxsd.IN1
rst => rst.IN2
clk => clk.IN3
txsd <= RS232COM:C1.txsd
sleds[0] <= CONTROL_FSMs:C3.sleds
sleds[1] <= CONTROL_FSMs:C3.sleds
sleds[2] <= CONTROL_FSMs:C3.sleds
sleds[3] <= CONTROL_FSMs:C3.sleds
sleds[4] <= CONTROL_FSMs:C3.sleds
sleds[5] <= CONTROL_FSMs:C3.sleds
sleds[6] <= CONTROL_FSMs:C3.sleds
sleds[7] <= CONTROL_FSMs:C3.sleds
sleds[8] <= CONTROL_FSMs:C3.sleds
r_control[0] <= REGS_CONF:C2.r_control
r_control[1] <= REGS_CONF:C2.r_control
r_control[2] <= REGS_CONF:C2.r_control
r_control[3] <= REGS_CONF:C2.r_control
r_control[4] <= REGS_CONF:C2.r_control
r_control[5] <= REGS_CONF:C2.r_control
r_control[6] <= REGS_CONF:C2.r_control
r_control[7] <= REGS_CONF:C2.r_control
r_frec_mod[0] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[1] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[2] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[3] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[4] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[5] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[6] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[7] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[8] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[9] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[10] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[11] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[12] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[13] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[14] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[15] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[16] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[17] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[18] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[19] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[20] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[21] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[22] <= REGS_CONF:C2.r_frec_mod
r_frec_mod[23] <= REGS_CONF:C2.r_frec_mod
r_frec_por[0] <= REGS_CONF:C2.r_frec_por
r_frec_por[1] <= REGS_CONF:C2.r_frec_por
r_frec_por[2] <= REGS_CONF:C2.r_frec_por
r_frec_por[3] <= REGS_CONF:C2.r_frec_por
r_frec_por[4] <= REGS_CONF:C2.r_frec_por
r_frec_por[5] <= REGS_CONF:C2.r_frec_por
r_frec_por[6] <= REGS_CONF:C2.r_frec_por
r_frec_por[7] <= REGS_CONF:C2.r_frec_por
r_frec_por[8] <= REGS_CONF:C2.r_frec_por
r_frec_por[9] <= REGS_CONF:C2.r_frec_por
r_frec_por[10] <= REGS_CONF:C2.r_frec_por
r_frec_por[11] <= REGS_CONF:C2.r_frec_por
r_frec_por[12] <= REGS_CONF:C2.r_frec_por
r_frec_por[13] <= REGS_CONF:C2.r_frec_por
r_frec_por[14] <= REGS_CONF:C2.r_frec_por
r_frec_por[15] <= REGS_CONF:C2.r_frec_por
r_frec_por[16] <= REGS_CONF:C2.r_frec_por
r_frec_por[17] <= REGS_CONF:C2.r_frec_por
r_frec_por[18] <= REGS_CONF:C2.r_frec_por
r_frec_por[19] <= REGS_CONF:C2.r_frec_por
r_frec_por[20] <= REGS_CONF:C2.r_frec_por
r_frec_por[21] <= REGS_CONF:C2.r_frec_por
r_frec_por[22] <= REGS_CONF:C2.r_frec_por
r_frec_por[23] <= REGS_CONF:C2.r_frec_por
r_im_am[0] <= REGS_CONF:C2.r_im_am
r_im_am[1] <= REGS_CONF:C2.r_im_am
r_im_am[2] <= REGS_CONF:C2.r_im_am
r_im_am[3] <= REGS_CONF:C2.r_im_am
r_im_am[4] <= REGS_CONF:C2.r_im_am
r_im_am[5] <= REGS_CONF:C2.r_im_am
r_im_am[6] <= REGS_CONF:C2.r_im_am
r_im_am[7] <= REGS_CONF:C2.r_im_am
r_im_am[8] <= REGS_CONF:C2.r_im_am
r_im_am[9] <= REGS_CONF:C2.r_im_am
r_im_am[10] <= REGS_CONF:C2.r_im_am
r_im_am[11] <= REGS_CONF:C2.r_im_am
r_im_am[12] <= REGS_CONF:C2.r_im_am
r_im_am[13] <= REGS_CONF:C2.r_im_am
r_im_am[14] <= REGS_CONF:C2.r_im_am
r_im_am[15] <= REGS_CONF:C2.r_im_am
r_im_fm[0] <= REGS_CONF:C2.r_im_fm
r_im_fm[1] <= REGS_CONF:C2.r_im_fm
r_im_fm[2] <= REGS_CONF:C2.r_im_fm
r_im_fm[3] <= REGS_CONF:C2.r_im_fm
r_im_fm[4] <= REGS_CONF:C2.r_im_fm
r_im_fm[5] <= REGS_CONF:C2.r_im_fm
r_im_fm[6] <= REGS_CONF:C2.r_im_fm
r_im_fm[7] <= REGS_CONF:C2.r_im_fm
r_im_fm[8] <= REGS_CONF:C2.r_im_fm
r_im_fm[9] <= REGS_CONF:C2.r_im_fm
r_im_fm[10] <= REGS_CONF:C2.r_im_fm
r_im_fm[11] <= REGS_CONF:C2.r_im_fm
r_im_fm[12] <= REGS_CONF:C2.r_im_fm
r_im_fm[13] <= REGS_CONF:C2.r_im_fm
r_im_fm[14] <= REGS_CONF:C2.r_im_fm
r_im_fm[15] <= REGS_CONF:C2.r_im_fm
view_rxdw[0] <= rxdw[0].DB_MAX_OUTPUT_PORT_TYPE
view_rxdw[1] <= rxdw[1].DB_MAX_OUTPUT_PORT_TYPE
view_rxdw[2] <= rxdw[2].DB_MAX_OUTPUT_PORT_TYPE
view_rxdw[3] <= rxdw[3].DB_MAX_OUTPUT_PORT_TYPE
view_rxdw[4] <= rxdw[4].DB_MAX_OUTPUT_PORT_TYPE
view_rxdw[5] <= rxdw[5].DB_MAX_OUTPUT_PORT_TYPE
view_rxdw[6] <= rxdw[6].DB_MAX_OUTPUT_PORT_TYPE
view_rxdw[7] <= rxdw[7].DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|CONF_CONTROL:U2|RS232COM:C1
rxsd => rxsd.IN1
txdw[0] => txdw[0].IN1
txdw[1] => txdw[1].IN1
txdw[2] => txdw[2].IN1
txdw[3] => txdw[3].IN1
txdw[4] => txdw[4].IN1
txdw[5] => txdw[5].IN1
txdw[6] => txdw[6].IN1
txdw[7] => txdw[7].IN1
txena => txena.IN1
rst => rst.IN1
clk => clk.IN1
txsd <= comm_rs232:U1.od_txds
rxdw[0] <= comm_rs232:U1.od_rxdw
rxdw[1] <= comm_rs232:U1.od_rxdw
rxdw[2] <= comm_rs232:U1.od_rxdw
rxdw[3] <= comm_rs232:U1.od_rxdw
rxdw[4] <= comm_rs232:U1.od_rxdw
rxdw[5] <= comm_rs232:U1.od_rxdw
rxdw[6] <= comm_rs232:U1.od_rxdw
rxdw[7] <= comm_rs232:U1.od_rxdw
txbusy <= comm_rs232:U1.oc_txbsy
rxrdy <= comm_rs232:U1.oc_rxrdy


|MOD_COMP|CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1
id_rxds => b0_rxsyn_r.DATAA
id_txdw[0] => b1_psrl_r.DATAB
id_txdw[1] => b1_psrl_r.DATAB
id_txdw[2] => b1_psrl_r.DATAB
id_txdw[3] => b1_psrl_r.DATAB
id_txdw[4] => b1_psrl_r.DATAB
id_txdw[5] => b1_psrl_r.DATAB
id_txdw[6] => b1_psrl_r.DATAB
id_txdw[7] => b1_psrl_r.DATAB
ic_txena => Mux2.IN10
ic_txena => process_1.IN1
ic_clk => b1_psrl_r[0].CLK
ic_clk => b1_psrl_r[1].CLK
ic_clk => b1_psrl_r[2].CLK
ic_clk => b1_psrl_r[3].CLK
ic_clk => b1_psrl_r[4].CLK
ic_clk => b1_psrl_r[5].CLK
ic_clk => b1_psrl_r[6].CLK
ic_clk => b1_psrl_r[7].CLK
ic_clk => b1_psrl_r[8].CLK
ic_clk => b1_cntb_r[0].CLK
ic_clk => b1_cntb_r[1].CLK
ic_clk => b1_cntb_r[2].CLK
ic_clk => b1_cntb_r[3].CLK
ic_clk => b1_cntw_r[0].CLK
ic_clk => b1_cntw_r[1].CLK
ic_clk => b1_cntw_r[2].CLK
ic_clk => b1_cntw_r[3].CLK
ic_clk => b1_cntw_r[4].CLK
ic_clk => b1_cntw_r[5].CLK
ic_clk => b1_cntw_r[6].CLK
ic_clk => b1_cntw_r[7].CLK
ic_clk => b1_cntw_r[8].CLK
ic_clk => b1_txcrun_r.CLK
ic_clk => b0_rxrdy_r.CLK
ic_clk => b0_rxdw_r[0].CLK
ic_clk => b0_rxdw_r[1].CLK
ic_clk => b0_rxdw_r[2].CLK
ic_clk => b0_rxdw_r[3].CLK
ic_clk => b0_rxdw_r[4].CLK
ic_clk => b0_rxdw_r[5].CLK
ic_clk => b0_rxdw_r[6].CLK
ic_clk => b0_rxdw_r[7].CLK
ic_clk => b0_rxsrl_r[0].CLK
ic_clk => b0_rxsrl_r[1].CLK
ic_clk => b0_rxsrl_r[2].CLK
ic_clk => b0_rxsrl_r[3].CLK
ic_clk => b0_rxsrl_r[4].CLK
ic_clk => b0_rxsrl_r[5].CLK
ic_clk => b0_rxsrl_r[6].CLK
ic_clk => b0_rxsrl_r[7].CLK
ic_clk => b0_rxsrl_r[8].CLK
ic_clk => b0_cntb_r[0].CLK
ic_clk => b0_cntb_r[1].CLK
ic_clk => b0_cntb_r[2].CLK
ic_clk => b0_cntb_r[3].CLK
ic_clk => b0_cntw_r[0].CLK
ic_clk => b0_cntw_r[1].CLK
ic_clk => b0_cntw_r[2].CLK
ic_clk => b0_cntw_r[3].CLK
ic_clk => b0_cntw_r[4].CLK
ic_clk => b0_cntw_r[5].CLK
ic_clk => b0_cntw_r[6].CLK
ic_clk => b0_cntw_r[7].CLK
ic_clk => b0_cntw_r[8].CLK
ic_clk => b0_rxcrun_r.CLK
ic_clk => b0_rxbit_r.CLK
ic_clk => b0_rxsyn_r[0].CLK
ic_clk => b0_rxsyn_r[1].CLK
ic_clk => b0_rxsyn_r[2].CLK
ic_clk => b0_rxsyn_r[3].CLK
ic_clk => b0_rxsyn_r[4].CLK
ic_clk => b0_rxsyn_r[5].CLK
ic_rst => b0_rxsyn_r.OUTPUTSELECT
ic_rst => b0_rxsyn_r.OUTPUTSELECT
ic_rst => b0_rxsyn_r.OUTPUTSELECT
ic_rst => b0_rxsyn_r.OUTPUTSELECT
ic_rst => b0_rxsyn_r.OUTPUTSELECT
ic_rst => b0_rxsyn_r.OUTPUTSELECT
ic_rst => b0_rxbit_r.OUTPUTSELECT
ic_rst => b0_rxcrun_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntw_r.OUTPUTSELECT
ic_rst => b0_cntb_r.OUTPUTSELECT
ic_rst => b0_cntb_r.OUTPUTSELECT
ic_rst => b0_cntb_r.OUTPUTSELECT
ic_rst => b0_cntb_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxsrl_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxdw_r.OUTPUTSELECT
ic_rst => b0_rxrdy_r.OUTPUTSELECT
ic_rst => b1_txcrun_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntw_r.OUTPUTSELECT
ic_rst => b1_cntb_r.OUTPUTSELECT
ic_rst => b1_cntb_r.OUTPUTSELECT
ic_rst => b1_cntb_r.OUTPUTSELECT
ic_rst => b1_cntb_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
ic_rst => b1_psrl_r.OUTPUTSELECT
od_txds <= b1_psrl_r[0].DB_MAX_OUTPUT_PORT_TYPE
oc_txbsy <= b1_txcrun_r.DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[0] <= b0_rxdw_r[0].DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[1] <= b0_rxdw_r[1].DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[2] <= b0_rxdw_r[2].DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[3] <= b0_rxdw_r[3].DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[4] <= b0_rxdw_r[4].DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[5] <= b0_rxdw_r[5].DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[6] <= b0_rxdw_r[6].DB_MAX_OUTPUT_PORT_TYPE
od_rxdw[7] <= b0_rxdw_r[7].DB_MAX_OUTPUT_PORT_TYPE
oc_rxrdy <= b0_rxrdy_r.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|CONF_CONTROL:U2|REGS_CONF:C2
rxdw[0] => reg_rx[0][0].DATAIN
rxdw[1] => reg_rx[0][1].DATAIN
rxdw[2] => reg_rx[0][2].DATAIN
rxdw[3] => reg_rx[0][3].DATAIN
rxdw[4] => reg_rx[0][4].DATAIN
rxdw[5] => reg_rx[0][5].DATAIN
rxdw[6] => reg_rx[0][6].DATAIN
rxdw[7] => reg_rx[0][7].DATAIN
clk => reg_tx[0][0].CLK
clk => reg_tx[0][1].CLK
clk => reg_tx[0][2].CLK
clk => reg_tx[0][3].CLK
clk => reg_tx[0][4].CLK
clk => reg_tx[0][5].CLK
clk => reg_tx[0][6].CLK
clk => reg_tx[0][7].CLK
clk => reg_tx[1][0].CLK
clk => reg_tx[1][1].CLK
clk => reg_tx[1][2].CLK
clk => reg_tx[1][3].CLK
clk => reg_tx[1][4].CLK
clk => reg_tx[1][5].CLK
clk => reg_tx[1][6].CLK
clk => reg_tx[1][7].CLK
clk => reg_tx[2][0].CLK
clk => reg_tx[2][1].CLK
clk => reg_tx[2][2].CLK
clk => reg_tx[2][3].CLK
clk => reg_tx[2][4].CLK
clk => reg_tx[2][5].CLK
clk => reg_tx[2][6].CLK
clk => reg_tx[2][7].CLK
clk => reg_tx[3][0].CLK
clk => reg_tx[3][1].CLK
clk => reg_tx[3][2].CLK
clk => reg_tx[3][3].CLK
clk => reg_tx[3][4].CLK
clk => reg_tx[3][5].CLK
clk => reg_tx[3][6].CLK
clk => reg_tx[3][7].CLK
clk => reg_tx[4][0].CLK
clk => reg_tx[4][1].CLK
clk => reg_tx[4][2].CLK
clk => reg_tx[4][3].CLK
clk => reg_tx[4][4].CLK
clk => reg_tx[4][5].CLK
clk => reg_tx[4][6].CLK
clk => reg_tx[4][7].CLK
clk => reg_tx[5][0].CLK
clk => reg_tx[5][1].CLK
clk => reg_tx[5][2].CLK
clk => reg_tx[5][3].CLK
clk => reg_tx[5][4].CLK
clk => reg_tx[5][5].CLK
clk => reg_tx[5][6].CLK
clk => reg_tx[5][7].CLK
clk => reg_tx[6][0].CLK
clk => reg_tx[6][1].CLK
clk => reg_tx[6][2].CLK
clk => reg_tx[6][3].CLK
clk => reg_tx[6][4].CLK
clk => reg_tx[6][5].CLK
clk => reg_tx[6][6].CLK
clk => reg_tx[6][7].CLK
clk => reg_tx[7][0].CLK
clk => reg_tx[7][1].CLK
clk => reg_tx[7][2].CLK
clk => reg_tx[7][3].CLK
clk => reg_tx[7][4].CLK
clk => reg_tx[7][5].CLK
clk => reg_tx[7][6].CLK
clk => reg_tx[7][7].CLK
clk => reg_tx[8][0].CLK
clk => reg_tx[8][1].CLK
clk => reg_tx[8][2].CLK
clk => reg_tx[8][3].CLK
clk => reg_tx[8][4].CLK
clk => reg_tx[8][5].CLK
clk => reg_tx[8][6].CLK
clk => reg_tx[8][7].CLK
clk => reg_tx[9][0].CLK
clk => reg_tx[9][1].CLK
clk => reg_tx[9][2].CLK
clk => reg_tx[9][3].CLK
clk => reg_tx[9][4].CLK
clk => reg_tx[9][5].CLK
clk => reg_tx[9][6].CLK
clk => reg_tx[9][7].CLK
clk => reg_tx[10][0].CLK
clk => reg_tx[10][1].CLK
clk => reg_tx[10][2].CLK
clk => reg_tx[10][3].CLK
clk => reg_tx[10][4].CLK
clk => reg_tx[10][5].CLK
clk => reg_tx[10][6].CLK
clk => reg_tx[10][7].CLK
clk => reg_conf[0][0].CLK
clk => reg_conf[0][1].CLK
clk => reg_conf[0][2].CLK
clk => reg_conf[0][3].CLK
clk => reg_conf[0][4].CLK
clk => reg_conf[0][5].CLK
clk => reg_conf[0][6].CLK
clk => reg_conf[0][7].CLK
clk => reg_conf[1][0].CLK
clk => reg_conf[1][1].CLK
clk => reg_conf[1][2].CLK
clk => reg_conf[1][3].CLK
clk => reg_conf[1][4].CLK
clk => reg_conf[1][5].CLK
clk => reg_conf[1][6].CLK
clk => reg_conf[1][7].CLK
clk => reg_conf[2][0].CLK
clk => reg_conf[2][1].CLK
clk => reg_conf[2][2].CLK
clk => reg_conf[2][3].CLK
clk => reg_conf[2][4].CLK
clk => reg_conf[2][5].CLK
clk => reg_conf[2][6].CLK
clk => reg_conf[2][7].CLK
clk => reg_conf[3][0].CLK
clk => reg_conf[3][1].CLK
clk => reg_conf[3][2].CLK
clk => reg_conf[3][3].CLK
clk => reg_conf[3][4].CLK
clk => reg_conf[3][5].CLK
clk => reg_conf[3][6].CLK
clk => reg_conf[3][7].CLK
clk => reg_conf[4][0].CLK
clk => reg_conf[4][1].CLK
clk => reg_conf[4][2].CLK
clk => reg_conf[4][3].CLK
clk => reg_conf[4][4].CLK
clk => reg_conf[4][5].CLK
clk => reg_conf[4][6].CLK
clk => reg_conf[4][7].CLK
clk => reg_conf[5][0].CLK
clk => reg_conf[5][1].CLK
clk => reg_conf[5][2].CLK
clk => reg_conf[5][3].CLK
clk => reg_conf[5][4].CLK
clk => reg_conf[5][5].CLK
clk => reg_conf[5][6].CLK
clk => reg_conf[5][7].CLK
clk => reg_conf[6][0].CLK
clk => reg_conf[6][1].CLK
clk => reg_conf[6][2].CLK
clk => reg_conf[6][3].CLK
clk => reg_conf[6][4].CLK
clk => reg_conf[6][5].CLK
clk => reg_conf[6][6].CLK
clk => reg_conf[6][7].CLK
clk => reg_conf[7][0].CLK
clk => reg_conf[7][1].CLK
clk => reg_conf[7][2].CLK
clk => reg_conf[7][3].CLK
clk => reg_conf[7][4].CLK
clk => reg_conf[7][5].CLK
clk => reg_conf[7][6].CLK
clk => reg_conf[7][7].CLK
clk => reg_conf[8][0].CLK
clk => reg_conf[8][1].CLK
clk => reg_conf[8][2].CLK
clk => reg_conf[8][3].CLK
clk => reg_conf[8][4].CLK
clk => reg_conf[8][5].CLK
clk => reg_conf[8][6].CLK
clk => reg_conf[8][7].CLK
clk => reg_conf[9][0].CLK
clk => reg_conf[9][1].CLK
clk => reg_conf[9][2].CLK
clk => reg_conf[9][3].CLK
clk => reg_conf[9][4].CLK
clk => reg_conf[9][5].CLK
clk => reg_conf[9][6].CLK
clk => reg_conf[9][7].CLK
clk => reg_conf[10][0].CLK
clk => reg_conf[10][1].CLK
clk => reg_conf[10][2].CLK
clk => reg_conf[10][3].CLK
clk => reg_conf[10][4].CLK
clk => reg_conf[10][5].CLK
clk => reg_conf[10][6].CLK
clk => reg_conf[10][7].CLK
clk => delay.CLK
clk => reg_rx[0][0].CLK
clk => reg_rx[0][1].CLK
clk => reg_rx[0][2].CLK
clk => reg_rx[0][3].CLK
clk => reg_rx[0][4].CLK
clk => reg_rx[0][5].CLK
clk => reg_rx[0][6].CLK
clk => reg_rx[0][7].CLK
clk => reg_rx[1][0].CLK
clk => reg_rx[1][1].CLK
clk => reg_rx[1][2].CLK
clk => reg_rx[1][3].CLK
clk => reg_rx[1][4].CLK
clk => reg_rx[1][5].CLK
clk => reg_rx[1][6].CLK
clk => reg_rx[1][7].CLK
clk => reg_rx[2][0].CLK
clk => reg_rx[2][1].CLK
clk => reg_rx[2][2].CLK
clk => reg_rx[2][3].CLK
clk => reg_rx[2][4].CLK
clk => reg_rx[2][5].CLK
clk => reg_rx[2][6].CLK
clk => reg_rx[2][7].CLK
clk => reg_rx[3][0].CLK
clk => reg_rx[3][1].CLK
clk => reg_rx[3][2].CLK
clk => reg_rx[3][3].CLK
clk => reg_rx[3][4].CLK
clk => reg_rx[3][5].CLK
clk => reg_rx[3][6].CLK
clk => reg_rx[3][7].CLK
clk => reg_rx[4][0].CLK
clk => reg_rx[4][1].CLK
clk => reg_rx[4][2].CLK
clk => reg_rx[4][3].CLK
clk => reg_rx[4][4].CLK
clk => reg_rx[4][5].CLK
clk => reg_rx[4][6].CLK
clk => reg_rx[4][7].CLK
clk => reg_rx[5][0].CLK
clk => reg_rx[5][1].CLK
clk => reg_rx[5][2].CLK
clk => reg_rx[5][3].CLK
clk => reg_rx[5][4].CLK
clk => reg_rx[5][5].CLK
clk => reg_rx[5][6].CLK
clk => reg_rx[5][7].CLK
clk => reg_rx[6][0].CLK
clk => reg_rx[6][1].CLK
clk => reg_rx[6][2].CLK
clk => reg_rx[6][3].CLK
clk => reg_rx[6][4].CLK
clk => reg_rx[6][5].CLK
clk => reg_rx[6][6].CLK
clk => reg_rx[6][7].CLK
clk => reg_rx[7][0].CLK
clk => reg_rx[7][1].CLK
clk => reg_rx[7][2].CLK
clk => reg_rx[7][3].CLK
clk => reg_rx[7][4].CLK
clk => reg_rx[7][5].CLK
clk => reg_rx[7][6].CLK
clk => reg_rx[7][7].CLK
clk => reg_rx[8][0].CLK
clk => reg_rx[8][1].CLK
clk => reg_rx[8][2].CLK
clk => reg_rx[8][3].CLK
clk => reg_rx[8][4].CLK
clk => reg_rx[8][5].CLK
clk => reg_rx[8][6].CLK
clk => reg_rx[8][7].CLK
clk => reg_rx[9][0].CLK
clk => reg_rx[9][1].CLK
clk => reg_rx[9][2].CLK
clk => reg_rx[9][3].CLK
clk => reg_rx[9][4].CLK
clk => reg_rx[9][5].CLK
clk => reg_rx[9][6].CLK
clk => reg_rx[9][7].CLK
clk => reg_rx[10][0].CLK
clk => reg_rx[10][1].CLK
clk => reg_rx[10][2].CLK
clk => reg_rx[10][3].CLK
clk => reg_rx[10][4].CLK
clk => reg_rx[10][5].CLK
clk => reg_rx[10][6].CLK
clk => reg_rx[10][7].CLK
load_confregs => delay.DATAIN
shift_rxregs => reg_rx[1][0].ENA
shift_rxregs => reg_rx[1][1].ENA
shift_rxregs => reg_rx[1][2].ENA
shift_rxregs => reg_rx[1][3].ENA
shift_rxregs => reg_rx[1][4].ENA
shift_rxregs => reg_rx[1][5].ENA
shift_rxregs => reg_rx[1][6].ENA
shift_rxregs => reg_rx[1][7].ENA
shift_rxregs => reg_rx[2][0].ENA
shift_rxregs => reg_rx[2][1].ENA
shift_rxregs => reg_rx[2][2].ENA
shift_rxregs => reg_rx[2][3].ENA
shift_rxregs => reg_rx[2][4].ENA
shift_rxregs => reg_rx[2][5].ENA
shift_rxregs => reg_rx[2][6].ENA
shift_rxregs => reg_rx[2][7].ENA
shift_rxregs => reg_rx[3][0].ENA
shift_rxregs => reg_rx[3][1].ENA
shift_rxregs => reg_rx[3][2].ENA
shift_rxregs => reg_rx[3][3].ENA
shift_rxregs => reg_rx[3][4].ENA
shift_rxregs => reg_rx[3][5].ENA
shift_rxregs => reg_rx[3][6].ENA
shift_rxregs => reg_rx[3][7].ENA
shift_rxregs => reg_rx[4][0].ENA
shift_rxregs => reg_rx[4][1].ENA
shift_rxregs => reg_rx[4][2].ENA
shift_rxregs => reg_rx[4][3].ENA
shift_rxregs => reg_rx[4][4].ENA
shift_rxregs => reg_rx[4][5].ENA
shift_rxregs => reg_rx[4][6].ENA
shift_rxregs => reg_rx[4][7].ENA
shift_rxregs => reg_rx[5][0].ENA
shift_rxregs => reg_rx[5][1].ENA
shift_rxregs => reg_rx[5][2].ENA
shift_rxregs => reg_rx[5][3].ENA
shift_rxregs => reg_rx[5][4].ENA
shift_rxregs => reg_rx[5][5].ENA
shift_rxregs => reg_rx[5][6].ENA
shift_rxregs => reg_rx[5][7].ENA
shift_rxregs => reg_rx[6][0].ENA
shift_rxregs => reg_rx[6][1].ENA
shift_rxregs => reg_rx[6][2].ENA
shift_rxregs => reg_rx[6][3].ENA
shift_rxregs => reg_rx[6][4].ENA
shift_rxregs => reg_rx[6][5].ENA
shift_rxregs => reg_rx[6][6].ENA
shift_rxregs => reg_rx[6][7].ENA
shift_rxregs => reg_rx[7][0].ENA
shift_rxregs => reg_rx[7][1].ENA
shift_rxregs => reg_rx[7][2].ENA
shift_rxregs => reg_rx[7][3].ENA
shift_rxregs => reg_rx[7][4].ENA
shift_rxregs => reg_rx[7][5].ENA
shift_rxregs => reg_rx[7][6].ENA
shift_rxregs => reg_rx[7][7].ENA
shift_rxregs => reg_rx[8][0].ENA
shift_rxregs => reg_rx[8][1].ENA
shift_rxregs => reg_rx[8][2].ENA
shift_rxregs => reg_rx[8][3].ENA
shift_rxregs => reg_rx[8][4].ENA
shift_rxregs => reg_rx[8][5].ENA
shift_rxregs => reg_rx[8][6].ENA
shift_rxregs => reg_rx[8][7].ENA
shift_rxregs => reg_rx[9][0].ENA
shift_rxregs => reg_rx[9][1].ENA
shift_rxregs => reg_rx[9][2].ENA
shift_rxregs => reg_rx[9][3].ENA
shift_rxregs => reg_rx[9][4].ENA
shift_rxregs => reg_rx[9][5].ENA
shift_rxregs => reg_rx[9][6].ENA
shift_rxregs => reg_rx[9][7].ENA
shift_rxregs => reg_rx[10][0].ENA
shift_rxregs => reg_rx[10][1].ENA
shift_rxregs => reg_rx[10][2].ENA
shift_rxregs => reg_rx[10][3].ENA
shift_rxregs => reg_rx[10][4].ENA
shift_rxregs => reg_rx[10][5].ENA
shift_rxregs => reg_rx[10][6].ENA
shift_rxregs => reg_rx[10][7].ENA
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx.OUTPUTSELECT
load_txregs => reg_tx[0][7].ENA
load_txregs => reg_tx[0][6].ENA
load_txregs => reg_tx[0][5].ENA
load_txregs => reg_tx[0][4].ENA
load_txregs => reg_tx[0][3].ENA
load_txregs => reg_tx[0][2].ENA
load_txregs => reg_tx[0][1].ENA
load_txregs => reg_tx[0][0].ENA
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
shift_txregs => reg_tx.OUTPUTSELECT
txdw[0] <= reg_tx[10][0].DB_MAX_OUTPUT_PORT_TYPE
txdw[1] <= reg_tx[10][1].DB_MAX_OUTPUT_PORT_TYPE
txdw[2] <= reg_tx[10][2].DB_MAX_OUTPUT_PORT_TYPE
txdw[3] <= reg_tx[10][3].DB_MAX_OUTPUT_PORT_TYPE
txdw[4] <= reg_tx[10][4].DB_MAX_OUTPUT_PORT_TYPE
txdw[5] <= reg_tx[10][5].DB_MAX_OUTPUT_PORT_TYPE
txdw[6] <= reg_tx[10][6].DB_MAX_OUTPUT_PORT_TYPE
txdw[7] <= reg_tx[10][7].DB_MAX_OUTPUT_PORT_TYPE
r_control[0] <= reg_conf[0][0].DB_MAX_OUTPUT_PORT_TYPE
r_control[1] <= reg_conf[0][1].DB_MAX_OUTPUT_PORT_TYPE
r_control[2] <= reg_conf[0][2].DB_MAX_OUTPUT_PORT_TYPE
r_control[3] <= reg_conf[0][3].DB_MAX_OUTPUT_PORT_TYPE
r_control[4] <= reg_conf[0][4].DB_MAX_OUTPUT_PORT_TYPE
r_control[5] <= reg_conf[0][5].DB_MAX_OUTPUT_PORT_TYPE
r_control[6] <= reg_conf[0][6].DB_MAX_OUTPUT_PORT_TYPE
r_control[7] <= reg_conf[0][7].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[0] <= reg_conf[10][0].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[1] <= reg_conf[10][1].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[2] <= reg_conf[10][2].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[3] <= reg_conf[10][3].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[4] <= reg_conf[10][4].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[5] <= reg_conf[10][5].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[6] <= reg_conf[10][6].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[7] <= reg_conf[10][7].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[8] <= reg_conf[9][0].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[9] <= reg_conf[9][1].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[10] <= reg_conf[9][2].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[11] <= reg_conf[9][3].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[12] <= reg_conf[9][4].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[13] <= reg_conf[9][5].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[14] <= reg_conf[9][6].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[15] <= reg_conf[9][7].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[16] <= reg_conf[8][0].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[17] <= reg_conf[8][1].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[18] <= reg_conf[8][2].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[19] <= reg_conf[8][3].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[20] <= reg_conf[8][4].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[21] <= reg_conf[8][5].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[22] <= reg_conf[8][6].DB_MAX_OUTPUT_PORT_TYPE
r_frec_mod[23] <= reg_conf[8][7].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[0] <= reg_conf[7][0].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[1] <= reg_conf[7][1].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[2] <= reg_conf[7][2].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[3] <= reg_conf[7][3].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[4] <= reg_conf[7][4].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[5] <= reg_conf[7][5].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[6] <= reg_conf[7][6].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[7] <= reg_conf[7][7].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[8] <= reg_conf[6][0].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[9] <= reg_conf[6][1].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[10] <= reg_conf[6][2].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[11] <= reg_conf[6][3].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[12] <= reg_conf[6][4].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[13] <= reg_conf[6][5].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[14] <= reg_conf[6][6].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[15] <= reg_conf[6][7].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[16] <= reg_conf[5][0].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[17] <= reg_conf[5][1].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[18] <= reg_conf[5][2].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[19] <= reg_conf[5][3].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[20] <= reg_conf[5][4].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[21] <= reg_conf[5][5].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[22] <= reg_conf[5][6].DB_MAX_OUTPUT_PORT_TYPE
r_frec_por[23] <= reg_conf[5][7].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[0] <= reg_conf[4][0].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[1] <= reg_conf[4][1].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[2] <= reg_conf[4][2].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[3] <= reg_conf[4][3].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[4] <= reg_conf[4][4].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[5] <= reg_conf[4][5].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[6] <= reg_conf[4][6].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[7] <= reg_conf[4][7].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[8] <= reg_conf[3][0].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[9] <= reg_conf[3][1].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[10] <= reg_conf[3][2].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[11] <= reg_conf[3][3].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[12] <= reg_conf[3][4].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[13] <= reg_conf[3][5].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[14] <= reg_conf[3][6].DB_MAX_OUTPUT_PORT_TYPE
r_im_am[15] <= reg_conf[3][7].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[0] <= reg_conf[2][0].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[1] <= reg_conf[2][1].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[2] <= reg_conf[2][2].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[3] <= reg_conf[2][3].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[4] <= reg_conf[2][4].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[5] <= reg_conf[2][5].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[6] <= reg_conf[2][6].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[7] <= reg_conf[2][7].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[8] <= reg_conf[1][0].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[9] <= reg_conf[1][1].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[10] <= reg_conf[1][2].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[11] <= reg_conf[1][3].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[12] <= reg_conf[1][4].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[13] <= reg_conf[1][5].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[14] <= reg_conf[1][6].DB_MAX_OUTPUT_PORT_TYPE
r_im_fm[15] <= reg_conf[1][7].DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3
rxdw[0] => rxdw[0].IN1
rxdw[1] => rxdw[1].IN1
rxdw[2] => rxdw[2].IN1
rxdw[3] => rxdw[3].IN1
rxdw[4] => rxdw[4].IN1
rxdw[5] => rxdw[5].IN1
rxdw[6] => rxdw[6].IN1
rxdw[7] => rxdw[7].IN1
clk => clk.IN3
rst => rst.IN3
txena <= RD_CONTROL:C3.txena
rxrdy => rxrdy.IN2
txbusy => txbusy.IN1
load_confregs <= WR_CONTROL:C2.load_confregs
shift_rxregs <= WR_CONTROL:C2.shift_rxregs
load_txregs <= RD_CONTROL:C3.load_txregs
shift_txregs <= RD_CONTROL:C3.shift_txregs
sleds[0] <= MAIN_CONTROL:C1.sleds
sleds[1] <= MAIN_CONTROL:C1.sleds
sleds[2] <= MAIN_CONTROL:C1.sleds
sleds[3] <= WR_CONTROL:C2.wr_leds
sleds[4] <= WR_CONTROL:C2.wr_leds
sleds[5] <= WR_CONTROL:C2.wr_leds
sleds[6] <= RD_CONTROL:C3.rd_leds
sleds[7] <= RD_CONTROL:C3.rd_leds
sleds[8] <= RD_CONTROL:C3.rd_leds


|MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1
rxrdy => always1.IN1
rxrdy => always1.IN1
rxdw[0] => Equal0.IN3
rxdw[0] => Equal1.IN7
rxdw[1] => Equal0.IN2
rxdw[1] => Equal1.IN6
rxdw[2] => Equal0.IN1
rxdw[2] => Equal1.IN5
rxdw[3] => Equal0.IN0
rxdw[3] => Equal1.IN4
rxdw[4] => Equal0.IN7
rxdw[4] => Equal1.IN3
rxdw[5] => Equal0.IN6
rxdw[5] => Equal1.IN2
rxdw[6] => Equal0.IN5
rxdw[6] => Equal1.IN1
rxdw[7] => Equal0.IN4
rxdw[7] => Equal1.IN0
done_wr => always1.IN0
done_rd => always1.IN1
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
clk => state~1.DATAIN
start_wr <= start_wr.DB_MAX_OUTPUT_PORT_TYPE
start_rd <= start_rd.DB_MAX_OUTPUT_PORT_TYPE
sleds[0] <= sleds.DB_MAX_OUTPUT_PORT_TYPE
sleds[1] <= sleds.DB_MAX_OUTPUT_PORT_TYPE
sleds[2] <= sleds[2].DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2
rxrdy => always2.IN1
rxrdy => next_state.OUTPUTSELECT
rxrdy => next_state.OUTPUTSELECT
rxrdy => next_state.DATAA
rxrdy => Selector2.IN3
rxrdy => next_state.DATAA
start_wr => Selector1.IN3
start_wr => Selector0.IN2
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => state~1.DATAIN
shift_rxregs <= shift_rxregs.DB_MAX_OUTPUT_PORT_TYPE
load_confregs <= wr_leds[2].DB_MAX_OUTPUT_PORT_TYPE
done_wr <= wr_leds[2].DB_MAX_OUTPUT_PORT_TYPE
wr_leds[0] <= wr_leds.DB_MAX_OUTPUT_PORT_TYPE
wr_leds[1] <= wr_leds.DB_MAX_OUTPUT_PORT_TYPE
wr_leds[2] <= wr_leds[2].DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3
txbusy => Selector2.IN1
txbusy => next_state.shift.DATAB
txbusy => Selector1.IN2
txbusy => always2.IN0
start_rd => always2.IN1
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => state~1.DATAIN
txena <= txena.DB_MAX_OUTPUT_PORT_TYPE
load_txregs <= load_txregs.DB_MAX_OUTPUT_PORT_TYPE
shift_txregs <= shift_txregs.DB_MAX_OUTPUT_PORT_TYPE
done_rd <= done_rd.DB_MAX_OUTPUT_PORT_TYPE
rd_leds[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rd_leds[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
rd_leds[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|GEN_CE:U3
clk => ce~reg0.CLK
clk => C[0].CLK
clk => C[1].CLK
clk => C[2].CLK
clk => C[3].CLK
clk => C[4].CLK
clk => C[5].CLK
clk => C[6].CLK
clk => C[7].CLK
clk => C[8].CLK
clk => C[9].CLK
clk => C[10].CLK
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => C.OUTPUTSELECT
rst => ce.OUTPUTSELECT
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|pll_mod:pll_inst1
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|MOD_COMP|pll_mod:pll_inst1|altpll:altpll_component
inclk[0] => pll_mod_altpll:auto_generated.inclk[0]
inclk[1] => pll_mod_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_mod_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MOD_COMP|pll_mod:pll_inst1|altpll:altpll_component|pll_mod_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|MOD_COMP|pll_com:pll_inst2
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|MOD_COMP|pll_com:pll_inst2|altpll:altpll_component
inclk[0] => pll_com_altpll:auto_generated.inclk[0]
inclk[1] => pll_com_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_com_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MOD_COMP|pll_com:pll_inst2|altpll:altpll_component|pll_com_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|MOD_COMP|clock_generator:my_clock_gen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|MOD_COMP|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MOD_COMP|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|MOD_COMP|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|MOD_COMP|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_9tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_9tb1:FIFOram.data_a[0]
data[1] => altsyncram_9tb1:FIFOram.data_a[1]
data[2] => altsyncram_9tb1:FIFOram.data_a[2]
data[3] => altsyncram_9tb1:FIFOram.data_a[3]
data[4] => altsyncram_9tb1:FIFOram.data_a[4]
data[5] => altsyncram_9tb1:FIFOram.data_a[5]
data[6] => altsyncram_9tb1:FIFOram.data_a[6]
data[7] => altsyncram_9tb1:FIFOram.data_a[7]
data[8] => altsyncram_9tb1:FIFOram.data_a[8]
data[9] => altsyncram_9tb1:FIFOram.data_a[9]
data[10] => altsyncram_9tb1:FIFOram.data_a[10]
data[11] => altsyncram_9tb1:FIFOram.data_a[11]
data[12] => altsyncram_9tb1:FIFOram.data_a[12]
data[13] => altsyncram_9tb1:FIFOram.data_a[13]
data[14] => altsyncram_9tb1:FIFOram.data_a[14]
data[15] => altsyncram_9tb1:FIFOram.data_a[15]
data[16] => altsyncram_9tb1:FIFOram.data_a[16]
data[17] => altsyncram_9tb1:FIFOram.data_a[17]
data[18] => altsyncram_9tb1:FIFOram.data_a[18]
data[19] => altsyncram_9tb1:FIFOram.data_a[19]
data[20] => altsyncram_9tb1:FIFOram.data_a[20]
data[21] => altsyncram_9tb1:FIFOram.data_a[21]
data[22] => altsyncram_9tb1:FIFOram.data_a[22]
data[23] => altsyncram_9tb1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_9tb1:FIFOram.q_b[0]
q[1] <= altsyncram_9tb1:FIFOram.q_b[1]
q[2] <= altsyncram_9tb1:FIFOram.q_b[2]
q[3] <= altsyncram_9tb1:FIFOram.q_b[3]
q[4] <= altsyncram_9tb1:FIFOram.q_b[4]
q[5] <= altsyncram_9tb1:FIFOram.q_b[5]
q[6] <= altsyncram_9tb1:FIFOram.q_b[6]
q[7] <= altsyncram_9tb1:FIFOram.q_b[7]
q[8] <= altsyncram_9tb1:FIFOram.q_b[8]
q[9] <= altsyncram_9tb1:FIFOram.q_b[9]
q[10] <= altsyncram_9tb1:FIFOram.q_b[10]
q[11] <= altsyncram_9tb1:FIFOram.q_b[11]
q[12] <= altsyncram_9tb1:FIFOram.q_b[12]
q[13] <= altsyncram_9tb1:FIFOram.q_b[13]
q[14] <= altsyncram_9tb1:FIFOram.q_b[14]
q[15] <= altsyncram_9tb1:FIFOram.q_b[15]
q[16] <= altsyncram_9tb1:FIFOram.q_b[16]
q[17] <= altsyncram_9tb1:FIFOram.q_b[17]
q[18] <= altsyncram_9tb1:FIFOram.q_b[18]
q[19] <= altsyncram_9tb1:FIFOram.q_b[19]
q[20] <= altsyncram_9tb1:FIFOram.q_b[20]
q[21] <= altsyncram_9tb1:FIFOram.q_b[21]
q[22] <= altsyncram_9tb1:FIFOram.q_b[22]
q[23] <= altsyncram_9tb1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_9tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_9tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_9tb1:FIFOram.data_a[0]
data[1] => altsyncram_9tb1:FIFOram.data_a[1]
data[2] => altsyncram_9tb1:FIFOram.data_a[2]
data[3] => altsyncram_9tb1:FIFOram.data_a[3]
data[4] => altsyncram_9tb1:FIFOram.data_a[4]
data[5] => altsyncram_9tb1:FIFOram.data_a[5]
data[6] => altsyncram_9tb1:FIFOram.data_a[6]
data[7] => altsyncram_9tb1:FIFOram.data_a[7]
data[8] => altsyncram_9tb1:FIFOram.data_a[8]
data[9] => altsyncram_9tb1:FIFOram.data_a[9]
data[10] => altsyncram_9tb1:FIFOram.data_a[10]
data[11] => altsyncram_9tb1:FIFOram.data_a[11]
data[12] => altsyncram_9tb1:FIFOram.data_a[12]
data[13] => altsyncram_9tb1:FIFOram.data_a[13]
data[14] => altsyncram_9tb1:FIFOram.data_a[14]
data[15] => altsyncram_9tb1:FIFOram.data_a[15]
data[16] => altsyncram_9tb1:FIFOram.data_a[16]
data[17] => altsyncram_9tb1:FIFOram.data_a[17]
data[18] => altsyncram_9tb1:FIFOram.data_a[18]
data[19] => altsyncram_9tb1:FIFOram.data_a[19]
data[20] => altsyncram_9tb1:FIFOram.data_a[20]
data[21] => altsyncram_9tb1:FIFOram.data_a[21]
data[22] => altsyncram_9tb1:FIFOram.data_a[22]
data[23] => altsyncram_9tb1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_9tb1:FIFOram.q_b[0]
q[1] <= altsyncram_9tb1:FIFOram.q_b[1]
q[2] <= altsyncram_9tb1:FIFOram.q_b[2]
q[3] <= altsyncram_9tb1:FIFOram.q_b[3]
q[4] <= altsyncram_9tb1:FIFOram.q_b[4]
q[5] <= altsyncram_9tb1:FIFOram.q_b[5]
q[6] <= altsyncram_9tb1:FIFOram.q_b[6]
q[7] <= altsyncram_9tb1:FIFOram.q_b[7]
q[8] <= altsyncram_9tb1:FIFOram.q_b[8]
q[9] <= altsyncram_9tb1:FIFOram.q_b[9]
q[10] <= altsyncram_9tb1:FIFOram.q_b[10]
q[11] <= altsyncram_9tb1:FIFOram.q_b[11]
q[12] <= altsyncram_9tb1:FIFOram.q_b[12]
q[13] <= altsyncram_9tb1:FIFOram.q_b[13]
q[14] <= altsyncram_9tb1:FIFOram.q_b[14]
q[15] <= altsyncram_9tb1:FIFOram.q_b[15]
q[16] <= altsyncram_9tb1:FIFOram.q_b[16]
q[17] <= altsyncram_9tb1:FIFOram.q_b[17]
q[18] <= altsyncram_9tb1:FIFOram.q_b[18]
q[19] <= altsyncram_9tb1:FIFOram.q_b[19]
q[20] <= altsyncram_9tb1:FIFOram.q_b[20]
q[21] <= altsyncram_9tb1:FIFOram.q_b[21]
q[22] <= altsyncram_9tb1:FIFOram.q_b[22]
q[23] <= altsyncram_9tb1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_9tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_9tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_9tb1:FIFOram.data_a[0]
data[1] => altsyncram_9tb1:FIFOram.data_a[1]
data[2] => altsyncram_9tb1:FIFOram.data_a[2]
data[3] => altsyncram_9tb1:FIFOram.data_a[3]
data[4] => altsyncram_9tb1:FIFOram.data_a[4]
data[5] => altsyncram_9tb1:FIFOram.data_a[5]
data[6] => altsyncram_9tb1:FIFOram.data_a[6]
data[7] => altsyncram_9tb1:FIFOram.data_a[7]
data[8] => altsyncram_9tb1:FIFOram.data_a[8]
data[9] => altsyncram_9tb1:FIFOram.data_a[9]
data[10] => altsyncram_9tb1:FIFOram.data_a[10]
data[11] => altsyncram_9tb1:FIFOram.data_a[11]
data[12] => altsyncram_9tb1:FIFOram.data_a[12]
data[13] => altsyncram_9tb1:FIFOram.data_a[13]
data[14] => altsyncram_9tb1:FIFOram.data_a[14]
data[15] => altsyncram_9tb1:FIFOram.data_a[15]
data[16] => altsyncram_9tb1:FIFOram.data_a[16]
data[17] => altsyncram_9tb1:FIFOram.data_a[17]
data[18] => altsyncram_9tb1:FIFOram.data_a[18]
data[19] => altsyncram_9tb1:FIFOram.data_a[19]
data[20] => altsyncram_9tb1:FIFOram.data_a[20]
data[21] => altsyncram_9tb1:FIFOram.data_a[21]
data[22] => altsyncram_9tb1:FIFOram.data_a[22]
data[23] => altsyncram_9tb1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_9tb1:FIFOram.q_b[0]
q[1] <= altsyncram_9tb1:FIFOram.q_b[1]
q[2] <= altsyncram_9tb1:FIFOram.q_b[2]
q[3] <= altsyncram_9tb1:FIFOram.q_b[3]
q[4] <= altsyncram_9tb1:FIFOram.q_b[4]
q[5] <= altsyncram_9tb1:FIFOram.q_b[5]
q[6] <= altsyncram_9tb1:FIFOram.q_b[6]
q[7] <= altsyncram_9tb1:FIFOram.q_b[7]
q[8] <= altsyncram_9tb1:FIFOram.q_b[8]
q[9] <= altsyncram_9tb1:FIFOram.q_b[9]
q[10] <= altsyncram_9tb1:FIFOram.q_b[10]
q[11] <= altsyncram_9tb1:FIFOram.q_b[11]
q[12] <= altsyncram_9tb1:FIFOram.q_b[12]
q[13] <= altsyncram_9tb1:FIFOram.q_b[13]
q[14] <= altsyncram_9tb1:FIFOram.q_b[14]
q[15] <= altsyncram_9tb1:FIFOram.q_b[15]
q[16] <= altsyncram_9tb1:FIFOram.q_b[16]
q[17] <= altsyncram_9tb1:FIFOram.q_b[17]
q[18] <= altsyncram_9tb1:FIFOram.q_b[18]
q[19] <= altsyncram_9tb1:FIFOram.q_b[19]
q[20] <= altsyncram_9tb1:FIFOram.q_b[20]
q[21] <= altsyncram_9tb1:FIFOram.q_b[21]
q[22] <= altsyncram_9tb1:FIFOram.q_b[22]
q[23] <= altsyncram_9tb1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_9tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_9tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_9tb1:FIFOram.data_a[0]
data[1] => altsyncram_9tb1:FIFOram.data_a[1]
data[2] => altsyncram_9tb1:FIFOram.data_a[2]
data[3] => altsyncram_9tb1:FIFOram.data_a[3]
data[4] => altsyncram_9tb1:FIFOram.data_a[4]
data[5] => altsyncram_9tb1:FIFOram.data_a[5]
data[6] => altsyncram_9tb1:FIFOram.data_a[6]
data[7] => altsyncram_9tb1:FIFOram.data_a[7]
data[8] => altsyncram_9tb1:FIFOram.data_a[8]
data[9] => altsyncram_9tb1:FIFOram.data_a[9]
data[10] => altsyncram_9tb1:FIFOram.data_a[10]
data[11] => altsyncram_9tb1:FIFOram.data_a[11]
data[12] => altsyncram_9tb1:FIFOram.data_a[12]
data[13] => altsyncram_9tb1:FIFOram.data_a[13]
data[14] => altsyncram_9tb1:FIFOram.data_a[14]
data[15] => altsyncram_9tb1:FIFOram.data_a[15]
data[16] => altsyncram_9tb1:FIFOram.data_a[16]
data[17] => altsyncram_9tb1:FIFOram.data_a[17]
data[18] => altsyncram_9tb1:FIFOram.data_a[18]
data[19] => altsyncram_9tb1:FIFOram.data_a[19]
data[20] => altsyncram_9tb1:FIFOram.data_a[20]
data[21] => altsyncram_9tb1:FIFOram.data_a[21]
data[22] => altsyncram_9tb1:FIFOram.data_a[22]
data[23] => altsyncram_9tb1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_9tb1:FIFOram.q_b[0]
q[1] <= altsyncram_9tb1:FIFOram.q_b[1]
q[2] <= altsyncram_9tb1:FIFOram.q_b[2]
q[3] <= altsyncram_9tb1:FIFOram.q_b[3]
q[4] <= altsyncram_9tb1:FIFOram.q_b[4]
q[5] <= altsyncram_9tb1:FIFOram.q_b[5]
q[6] <= altsyncram_9tb1:FIFOram.q_b[6]
q[7] <= altsyncram_9tb1:FIFOram.q_b[7]
q[8] <= altsyncram_9tb1:FIFOram.q_b[8]
q[9] <= altsyncram_9tb1:FIFOram.q_b[9]
q[10] <= altsyncram_9tb1:FIFOram.q_b[10]
q[11] <= altsyncram_9tb1:FIFOram.q_b[11]
q[12] <= altsyncram_9tb1:FIFOram.q_b[12]
q[13] <= altsyncram_9tb1:FIFOram.q_b[13]
q[14] <= altsyncram_9tb1:FIFOram.q_b[14]
q[15] <= altsyncram_9tb1:FIFOram.q_b[15]
q[16] <= altsyncram_9tb1:FIFOram.q_b[16]
q[17] <= altsyncram_9tb1:FIFOram.q_b[17]
q[18] <= altsyncram_9tb1:FIFOram.q_b[18]
q[19] <= altsyncram_9tb1:FIFOram.q_b[19]
q[20] <= altsyncram_9tb1:FIFOram.q_b[20]
q[21] <= altsyncram_9tb1:FIFOram.q_b[21]
q[22] <= altsyncram_9tb1:FIFOram.q_b[22]
q[23] <= altsyncram_9tb1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_9tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


