// Seed: 4185826183
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output sample,
    input id_2,
    output wor id_3,
    output logic id_4,
    output logic id_5,
    output id_6
);
  initial begin
    id_3[{1'b0, 1}] <= id_2;
  end
endmodule
