Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks

