/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [30:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[18] ? in_data[86] : in_data[95]);
  assign celloutsig_1_2z = !(celloutsig_1_1z[1] ? celloutsig_1_1z[3] : celloutsig_1_1z[2]);
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_5z = ~in_data[123];
  assign celloutsig_0_3z = ~in_data[27];
  assign celloutsig_1_8z = ~((in_data[153] | celloutsig_1_2z) & (celloutsig_1_4z | celloutsig_1_1z[1]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_0z[0]) & (celloutsig_1_2z | 1'h0));
  assign celloutsig_1_10z = ~((celloutsig_1_0z[4] | in_data[180]) & (celloutsig_1_5z | celloutsig_1_2z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_0z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_5z) & (in_data[24] | celloutsig_0_3z));
  assign celloutsig_1_16z = celloutsig_1_15z[6] ^ in_data[173];
  assign celloutsig_0_5z = celloutsig_0_4z ^ celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_6z ^ celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_0z ^ in_data[8];
  assign celloutsig_0_11z = in_data[85] ^ celloutsig_0_9z;
  assign celloutsig_1_12z = ~(celloutsig_1_5z ^ celloutsig_1_6z);
  assign celloutsig_0_21z = ~(celloutsig_0_19z[6] ^ _00_);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ in_data[106]);
  reg [12:0] _20_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 13'h0000;
    else _20_ <= celloutsig_0_16z;
  assign { _01_[12], _00_, _01_[10:0] } = _20_;
  assign celloutsig_1_15z = celloutsig_1_14z[18:11] & { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_14z[23:20], celloutsig_1_5z, celloutsig_1_2z } > { celloutsig_1_14z[14:10], celloutsig_1_6z };
  assign celloutsig_0_6z = { in_data[66:65], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z } > { in_data[30:25], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_15z = in_data[43:41] > { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[93:53], celloutsig_0_2z } && { in_data[49:12], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_17z = { celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_9z } < celloutsig_1_14z[15:13];
  assign celloutsig_1_18z = celloutsig_1_0z[10:0] < { celloutsig_1_15z[5:0], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z } < { in_data[18:7], celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[125:118], celloutsig_1_3z, celloutsig_1_3z } < { in_data[134:129], celloutsig_1_1z };
  assign celloutsig_0_22z = { in_data[14:9], celloutsig_0_17z } * { celloutsig_0_13z[4:2], celloutsig_0_13z[2], celloutsig_0_13z[0], celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[109:98] * in_data[171:160];
  assign celloutsig_1_14z = celloutsig_1_6z ? { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, 1'h1, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z } : { in_data[125:107], celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_16z[2] ? { celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_9z } : { celloutsig_0_16z[12:5], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_1z = celloutsig_1_0z[11] ? in_data[161:158] : in_data[173:170];
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z } | { in_data[75:74], celloutsig_0_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_16z = 13'h0000;
    else if (celloutsig_1_18z) celloutsig_0_16z = { celloutsig_0_12z[2], celloutsig_0_12z, celloutsig_0_13z[4:2], celloutsig_0_13z[2], celloutsig_0_13z[0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_6z = ~((celloutsig_1_0z[5] & in_data[97]) | (celloutsig_1_1z[3] & celloutsig_1_4z));
  assign celloutsig_1_13z = ~((celloutsig_1_5z & celloutsig_1_2z) | (in_data[161] & celloutsig_1_5z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[16]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_17z = ~((celloutsig_0_10z & celloutsig_0_11z) | (celloutsig_0_2z & celloutsig_0_6z));
  assign celloutsig_0_18z = ~((celloutsig_0_9z & celloutsig_0_0z) | (celloutsig_0_16z[6] & celloutsig_0_6z));
  assign { celloutsig_0_13z[0], celloutsig_0_13z[3], celloutsig_0_13z[4], celloutsig_0_13z[2] } = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z } | { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z };
  assign _01_[11] = _00_;
  assign celloutsig_0_13z[1] = celloutsig_0_13z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
