{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703510340455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703510340455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:19:00 2023 " "Processing started: Mon Dec 25 21:19:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703510340455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703510340455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta week14HW -c week14HW " "Command: quartus_sta week14HW -c week14HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703510340455 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703510340562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703510340696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703510340696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510340733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510340733 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1703510340848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week14HW.sdc " "Synopsys Design Constraints File file not found: 'week14HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703510340865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510340866 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703510340867 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 370 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 370 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703510340867 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1895 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1895 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703510340867 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510340867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510340867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac_controller_new_1213:uut4\|delay_flag dac_controller_new_1213:uut4\|delay_flag " "create_clock -period 1.000 -name dac_controller_new_1213:uut4\|delay_flag dac_controller_new_1213:uut4\|delay_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703510340868 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_data_ready_tri:uut7\|send_en adc_data_ready_tri:uut7\|send_en " "create_clock -period 1.000 -name adc_data_ready_tri:uut7\|send_en adc_data_ready_tri:uut7\|send_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703510340868 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut8\|state\[0\] uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut8\|state\[0\] uart_NbyteTran_3byteData_controller:uut8\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703510340868 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510340868 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: dataa  to: combout " "Cell: uut8\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703510340872 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703510340872 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703510340873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510340874 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703510340876 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703510340884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703510340892 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703510340892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.492 " "Worst-case setup slack is -18.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.492             -19.381 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -18.492             -19.381 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.984             -89.251 adc_data_ready_tri:uut7\|send_en  " "  -11.984             -89.251 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.821             -84.610 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "  -10.821             -84.610 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.820             -15.644 clk  " "   -3.820             -15.644 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.851             -23.367 dac_controller_new_1213:uut4\|delay_flag  " "   -1.851             -23.367 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  772.639               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  772.639               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510340894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.083 " "Worst-case hold slack is -1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083              -6.748 clk  " "   -1.083              -6.748 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.027               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.503               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.517               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 adc_data_ready_tri:uut7\|send_en  " "    1.183               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510340897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703510340899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703510340900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag  " "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en  " "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.254               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.393               0.000 clk  " "   19.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.943               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   75.943               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.392               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.392               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510340902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510340902 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510340968 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510340968 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510340968 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510340968 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1559.509 ns " "Worst Case Available Settling Time: 1559.509 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510340968 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510340968 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510340968 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703510340974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703510340995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703510341197 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: dataa  to: combout " "Cell: uut8\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703510341261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703510341261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510341262 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703510341270 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703510341270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.005 " "Worst-case setup slack is -17.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.005             -17.685 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -17.005             -17.685 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.620             -86.481 adc_data_ready_tri:uut7\|send_en  " "  -11.620             -86.481 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.511             -81.901 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "  -10.511             -81.901 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.408             -14.560 clk  " "   -3.408             -14.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -20.238 dac_controller_new_1213:uut4\|delay_flag  " "   -1.663             -20.238 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  773.134               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  773.134               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510341273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.973 " "Worst-case hold slack is -0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973              -5.838 clk  " "   -0.973              -5.838 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.113              -0.113 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.477               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.528               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 adc_data_ready_tri:uut7\|send_en  " "    1.062               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510341278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703510341281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703510341286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag  " "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en  " "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.090               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.424               0.000 clk  " "   19.424               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.922               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   75.922               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.399               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.399               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510341290 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1559.725 ns " "Worst Case Available Settling Time: 1559.725 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341377 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510341377 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703510341384 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: dataa  to: combout " "Cell: uut8\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703510341480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703510341480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510341481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703510341484 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703510341484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.783 " "Worst-case setup slack is -7.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.783              -8.324 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.783              -8.324 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992             -36.815 adc_data_ready_tri:uut7\|send_en  " "   -4.992             -36.815 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208             -32.078 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "   -4.208             -32.078 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411              -3.740 clk  " "   -1.411              -3.740 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -1.640 dac_controller_new_1213:uut4\|delay_flag  " "   -0.199              -1.640 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  777.650               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  777.650               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510341490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.580 " "Worst-case hold slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -4.315 clk  " "   -0.580              -4.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.071 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "   -0.071              -0.071 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.046               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.205               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 adc_data_ready_tri:uut7\|send_en  " "    0.302               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510341497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703510341502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703510341510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.000 dac_controller_new_1213:uut4\|delay_flag  " "   -3.000             -22.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 adc_data_ready_tri:uut7\|send_en  " "   -3.000              -3.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.345               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.345               0.000 clk  " "   19.345               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   76.039               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   76.039               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.496               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.496               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703510341517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703510341517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1561.330 ns " "Worst Case Available Settling Time: 1561.330 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703510341657 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703510341657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703510342019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703510342019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703510342121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:19:02 2023 " "Processing ended: Mon Dec 25 21:19:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703510342121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703510342121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703510342121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703510342121 ""}
