# Logic-Design-Lab
This repository contains the personal/related work for the NTHU 11120EE223002 Topic on Logic Design Laboratory

# Contributers
### Project Advisor:  
- 黃元豪 教授（Prof. Yuan-Hao Huang）
### Author:
- 張育碩

# Lab01 Verilog HDL Combinational Logics
- [Lab01](https://github.com/SamChang03/Logic-Design-Lab/tree/main/Lab01)
- Main purpose: Get familair to Vivado and review conbinational logic
- Tools: Vivado, BASYS3

# Lab09 VGA
- [Lab09]([https://github.com/SamChang03/Logic-Design-Lab/tree/main/Final%20Project](https://github.com/SamChang03/Logic-Design-Lab/tree/main/Lab09))
- Main purpose: learn how to use FPGA to control signal of VGA(Video Graphics Array)
- Tools: Vivado, BASYS3

# Final Project
- [Final Project](https://github.com/SamChang03/Logic-Design-Lab/tree/main/Final%20Project)
- Coperator: 吳燦霖
- Main purpose: Constuct flappy bird game with FPGA boad connecting keyboard, VGA and speaker
- Tools: Vivado, BASYS3
