Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun  4 12:12:00 2024
| Host         : MTPC4511 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MINIuP_T7_timing_summary_routed.rpt -pb MINIuP_T7_timing_summary_routed.pb -rpx MINIuP_T7_timing_summary_routed.rpx -warn_on_violation
| Design       : MINIuP_T7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    47          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (1)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: CPUCLK/CLK_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CTRL/FSM_onehot_S_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CTRL/FSM_onehot_S_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CTRL/FSM_onehot_S_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CTRL/FSM_onehot_S_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.012        0.000                      0                   42        0.225        0.000                      0                   42        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  BCLK/clk_base  {0.000 60.000}       120.000         8.333           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin            6.012        0.000                      0                   29        0.238        0.000                      0                   29        4.500        0.000                       0                    30  
  BCLK/clk_base      117.972        0.000                      0                   13        0.225        0.000                      0                   13       59.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
BCLK/clk_base  sys_clk_pin          7.948        0.000                      0                    1        0.338        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         BCLK/clk_base                 
(none)                        BCLK/clk_base  
(none)                        sys_clk_pin    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.014ns (25.285%)  route 2.996ns (74.715%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.640     5.243    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 f  CPUCLK/DIVCTR_reg[18]/Q
                         net (fo=2, routed)           0.891     6.651    CPUCLK/DIVCTR_reg_n_0_[18]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.775 r  CPUCLK/DIVCTR[22]_i_6/O
                         net (fo=1, routed)           0.568     7.343    CPUCLK/DIVCTR[22]_i_6_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  CPUCLK/DIVCTR[22]_i_5/O
                         net (fo=2, routed)           0.311     7.779    CPUCLK/DIVCTR[22]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          1.226     9.129    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.253 r  CPUCLK/DIVCTR[2]_i_1/O
                         net (fo=1, routed)           0.000     9.253    CPUCLK/DIVCTRplus[2]
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.524    14.947    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y61         FDCE (Setup_fdce_C_D)        0.079    15.265    CPUCLK/DIVCTR_reg[2]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.014ns (25.210%)  route 3.008ns (74.790%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.640     5.243    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 f  CPUCLK/DIVCTR_reg[18]/Q
                         net (fo=2, routed)           0.891     6.651    CPUCLK/DIVCTR_reg_n_0_[18]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.775 r  CPUCLK/DIVCTR[22]_i_6/O
                         net (fo=1, routed)           0.568     7.343    CPUCLK/DIVCTR[22]_i_6_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  CPUCLK/DIVCTR[22]_i_5/O
                         net (fo=2, routed)           0.311     7.779    CPUCLK/DIVCTR[22]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          1.238     9.141    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.265 r  CPUCLK/DIVCTR[21]_i_1/O
                         net (fo=1, routed)           0.000     9.265    CPUCLK/DIVCTRplus[21]
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    14.944    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[21]/C
                         clock pessimism              0.299    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)        0.079    15.286    CPUCLK/DIVCTR_reg[21]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.043ns (25.821%)  route 2.996ns (74.179%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.640     5.243    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 f  CPUCLK/DIVCTR_reg[18]/Q
                         net (fo=2, routed)           0.891     6.651    CPUCLK/DIVCTR_reg_n_0_[18]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.775 r  CPUCLK/DIVCTR[22]_i_6/O
                         net (fo=1, routed)           0.568     7.343    CPUCLK/DIVCTR[22]_i_6_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  CPUCLK/DIVCTR[22]_i_5/O
                         net (fo=2, routed)           0.311     7.779    CPUCLK/DIVCTR[22]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          1.226     9.129    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.153     9.282 r  CPUCLK/DIVCTR[4]_i_1/O
                         net (fo=1, routed)           0.000     9.282    CPUCLK/DIVCTRplus[4]
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.524    14.947    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[4]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y61         FDCE (Setup_fdce_C_D)        0.118    15.304    CPUCLK/DIVCTR_reg[4]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.043ns (25.746%)  route 3.008ns (74.254%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.640     5.243    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 f  CPUCLK/DIVCTR_reg[18]/Q
                         net (fo=2, routed)           0.891     6.651    CPUCLK/DIVCTR_reg_n_0_[18]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.775 r  CPUCLK/DIVCTR[22]_i_6/O
                         net (fo=1, routed)           0.568     7.343    CPUCLK/DIVCTR[22]_i_6_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  CPUCLK/DIVCTR[22]_i_5/O
                         net (fo=2, routed)           0.311     7.779    CPUCLK/DIVCTR[22]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          1.238     9.141    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.153     9.294 r  CPUCLK/DIVCTR[22]_i_1/O
                         net (fo=1, routed)           0.000     9.294    CPUCLK/DIVCTRplus[22]
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    14.944    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[22]/C
                         clock pessimism              0.299    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)        0.118    15.325    CPUCLK/DIVCTR_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.171ns (56.217%)  route 1.691ns (43.783%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.644     5.247    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.518     5.765 r  CPUCLK/DIVCTR_reg[2]/Q
                         net (fo=2, routed)           0.856     6.621    CPUCLK/DIVCTR_reg_n_0_[2]
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.295 r  CPUCLK/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    CPUCLK/plusOp_carry_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CPUCLK/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    CPUCLK/plusOp_carry__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  CPUCLK/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.523    CPUCLK/plusOp_carry__1_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  CPUCLK/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.637    CPUCLK/plusOp_carry__2_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.971 r  CPUCLK/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.835     8.806    CPUCLK/plusOp_carry__3_n_6
    SLICE_X10Y65         LUT2 (Prop_lut2_I1_O)        0.303     9.109 r  CPUCLK/DIVCTR[18]_i_1/O
                         net (fo=1, routed)           0.000     9.109    CPUCLK/DIVCTRplus[18]
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    14.944    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)        0.081    15.264    CPUCLK/DIVCTR_reg[18]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.014ns (26.261%)  route 2.847ns (73.739%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.640     5.243    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 f  CPUCLK/DIVCTR_reg[18]/Q
                         net (fo=2, routed)           0.891     6.651    CPUCLK/DIVCTR_reg_n_0_[18]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.775 r  CPUCLK/DIVCTR[22]_i_6/O
                         net (fo=1, routed)           0.568     7.343    CPUCLK/DIVCTR[22]_i_6_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  CPUCLK/DIVCTR[22]_i_5/O
                         net (fo=2, routed)           0.311     7.779    CPUCLK/DIVCTR[22]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          1.077     8.980    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.124     9.104 r  CPUCLK/DIVCTR[6]_i_1/O
                         net (fo=1, routed)           0.000     9.104    CPUCLK/DIVCTRplus[6]
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    14.946    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[6]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y62         FDCE (Setup_fdce_C_D)        0.079    15.264    CPUCLK/DIVCTR_reg[6]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.043ns (26.811%)  route 2.847ns (73.189%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.640     5.243    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 f  CPUCLK/DIVCTR_reg[18]/Q
                         net (fo=2, routed)           0.891     6.651    CPUCLK/DIVCTR_reg_n_0_[18]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.775 r  CPUCLK/DIVCTR[22]_i_6/O
                         net (fo=1, routed)           0.568     7.343    CPUCLK/DIVCTR[22]_i_6_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  CPUCLK/DIVCTR[22]_i_5/O
                         net (fo=2, routed)           0.311     7.779    CPUCLK/DIVCTR[22]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          1.077     8.980    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.153     9.133 r  CPUCLK/DIVCTR[8]_i_1/O
                         net (fo=1, routed)           0.000     9.133    CPUCLK/DIVCTRplus[8]
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523    14.946    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[8]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y62         FDCE (Setup_fdce_C_D)        0.118    15.303    CPUCLK/DIVCTR_reg[8]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/CLK_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.014ns (26.864%)  route 2.761ns (73.136%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.640     5.243    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 f  CPUCLK/DIVCTR_reg[18]/Q
                         net (fo=2, routed)           0.891     6.651    CPUCLK/DIVCTR_reg_n_0_[18]
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.775 r  CPUCLK/DIVCTR[22]_i_6/O
                         net (fo=1, routed)           0.568     7.343    CPUCLK/DIVCTR[22]_i_6_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.467 r  CPUCLK/DIVCTR[22]_i_5/O
                         net (fo=2, routed)           0.311     7.779    CPUCLK/DIVCTR[22]_i_5_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          0.991     8.893    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124     9.017 r  CPUCLK/CLK_i_1__0/O
                         net (fo=1, routed)           0.000     9.017    CPUCLK/CLK_i_1__0_n_0
    SLICE_X9Y64          FDPE                                         r  CPUCLK/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.519    14.942    CPUCLK/CLK_reg_0
    SLICE_X9Y64          FDPE                                         r  CPUCLK/CLK_reg/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y64          FDPE (Setup_fdpe_C_D)        0.029    15.194    CPUCLK/CLK_reg
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 2.055ns (54.315%)  route 1.728ns (45.685%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.644     5.247    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.518     5.765 r  CPUCLK/DIVCTR_reg[2]/Q
                         net (fo=2, routed)           0.856     6.621    CPUCLK/DIVCTR_reg_n_0_[2]
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.295 r  CPUCLK/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    CPUCLK/plusOp_carry_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CPUCLK/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    CPUCLK/plusOp_carry__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  CPUCLK/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.523    CPUCLK/plusOp_carry__1_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  CPUCLK/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.637    CPUCLK/plusOp_carry__2_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.859 r  CPUCLK/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.873     8.731    CPUCLK/plusOp_carry__3_n_7
    SLICE_X10Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.030 r  CPUCLK/DIVCTR[17]_i_1/O
                         net (fo=1, routed)           0.000     9.030    CPUCLK/DIVCTRplus[17]
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.521    14.944    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[17]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)        0.077    15.260    CPUCLK/DIVCTR_reg[17]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 CPUCLK/DIVCTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 2.057ns (54.728%)  route 1.702ns (45.272%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.644     5.247    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.518     5.765 r  CPUCLK/DIVCTR_reg[2]/Q
                         net (fo=2, routed)           0.856     6.621    CPUCLK/DIVCTR_reg_n_0_[2]
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.295 r  CPUCLK/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    CPUCLK/plusOp_carry_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  CPUCLK/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    CPUCLK/plusOp_carry__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  CPUCLK/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.523    CPUCLK/plusOp_carry__1_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 r  CPUCLK/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.846     8.702    CPUCLK/plusOp_carry__2_n_6
    SLICE_X10Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.005 r  CPUCLK/DIVCTR[14]_i_1/O
                         net (fo=1, routed)           0.000     9.005    CPUCLK/DIVCTRplus[14]
    SLICE_X10Y64         FDCE                                         r  CPUCLK/DIVCTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.522    14.945    CPUCLK/CLK_reg_0
    SLICE_X10Y64         FDCE                                         r  CPUCLK/DIVCTR_reg[14]/C
                         clock pessimism              0.275    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X10Y64         FDCE (Setup_fdce_C_D)        0.081    15.265    CPUCLK/DIVCTR_reg[14]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 BCLK/DIVCTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCLK/CLK_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  BCLK/DIVCTR_reg[0]/Q
                         net (fo=5, routed)           0.143     1.804    BCLK/DIVCTR[0]
    SLICE_X0Y62          LUT5 (Prop_lut5_I1_O)        0.045     1.849 r  BCLK/CLK_i_1/O
                         net (fo=1, routed)           0.000     1.849    BCLK/CLK_i_1_n_0
    SLICE_X0Y62          FDPE                                         r  BCLK/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE                                         r  BCLK/CLK_reg/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDPE (Hold_fdpe_C_D)         0.091     1.611    BCLK/CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BCLK/DIVCTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCLK/DIVCTR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  BCLK/DIVCTR_reg[1]/Q
                         net (fo=4, routed)           0.136     1.784    BCLK/DIVCTR[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.104     1.888 r  BCLK/DIVCTR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    BCLK/DIVCTRplus[3]
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.107     1.627    BCLK/DIVCTR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CPUCLK/CLK_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/CLK_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.571     1.490    CPUCLK/CLK_reg_0
    SLICE_X9Y64          FDPE                                         r  CPUCLK/CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.631 r  CPUCLK/CLK_reg/Q
                         net (fo=6, routed)           0.168     1.800    CPUCLK/CLK
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  CPUCLK/CLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    CPUCLK/CLK_i_1__0_n_0
    SLICE_X9Y64          FDPE                                         r  CPUCLK/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.841     2.006    CPUCLK/CLK_reg_0
    SLICE_X9Y64          FDPE                                         r  CPUCLK/CLK_reg/C
                         clock pessimism             -0.515     1.490    
    SLICE_X9Y64          FDPE (Hold_fdpe_C_D)         0.091     1.581    CPUCLK/CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 BCLK/DIVCTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCLK/DIVCTR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  BCLK/DIVCTR_reg[1]/Q
                         net (fo=4, routed)           0.136     1.784    BCLK/DIVCTR[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.098     1.882 r  BCLK/DIVCTR[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    BCLK/DIVCTRplus[2]
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.092     1.612    BCLK/DIVCTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 BCLK/DIVCTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCLK/DIVCTR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  BCLK/DIVCTR_reg[0]/Q
                         net (fo=5, routed)           0.236     1.897    BCLK/DIVCTR[0]
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.043     1.940 r  BCLK/DIVCTR[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    BCLK/DIVCTRplus[1]
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.107     1.627    BCLK/DIVCTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 BCLK/DIVCTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCLK/DIVCTR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 f  BCLK/DIVCTR_reg[0]/Q
                         net (fo=5, routed)           0.236     1.897    BCLK/DIVCTR[0]
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.942 r  BCLK/DIVCTR[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    BCLK/DIVCTR[0]_i_1__0_n_0
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.092     1.612    BCLK/DIVCTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CPUCLK/DIVCTR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.381ns (62.691%)  route 0.227ns (37.309%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.572     1.491    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  CPUCLK/DIVCTR_reg[6]/Q
                         net (fo=2, routed)           0.061     1.717    CPUCLK/DIVCTR_reg_n_0_[6]
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.827 r  CPUCLK/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.166     1.992    CPUCLK/plusOp_carry__0_n_6
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.107     2.099 r  CPUCLK/DIVCTR[6]_i_1/O
                         net (fo=1, routed)           0.000     2.099    CPUCLK/DIVCTRplus[6]
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.842     2.007    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[6]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X10Y62         FDCE (Hold_fdce_C_D)         0.121     1.612    CPUCLK/DIVCTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 CPUCLK/DIVCTR_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.257ns (37.026%)  route 0.437ns (62.974%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.571     1.490    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  CPUCLK/DIVCTR_reg[21]/Q
                         net (fo=3, routed)           0.246     1.900    CPUCLK/DIVCTR_reg_n_0_[21]
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          0.191     2.136    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.048     2.184 r  CPUCLK/DIVCTR[9]_i_1/O
                         net (fo=1, routed)           0.000     2.184    CPUCLK/DIVCTRplus[9]
    SLICE_X10Y63         FDCE                                         r  CPUCLK/DIVCTR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.841     2.006    CPUCLK/CLK_reg_0
    SLICE_X10Y63         FDCE                                         r  CPUCLK/DIVCTR_reg[9]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y63         FDCE (Hold_fdce_C_D)         0.131     1.636    CPUCLK/DIVCTR_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 CPUCLK/DIVCTR_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.254ns (36.753%)  route 0.437ns (63.247%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.571     1.490    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  CPUCLK/DIVCTR_reg[21]/Q
                         net (fo=3, routed)           0.246     1.900    CPUCLK/DIVCTR_reg_n_0_[21]
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  CPUCLK/DIVCTR[22]_i_2/O
                         net (fo=23, routed)          0.191     2.136    CPUCLK/DIVCTR[22]_i_2_n_0
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.045     2.181 r  CPUCLK/DIVCTR[11]_i_1/O
                         net (fo=1, routed)           0.000     2.181    CPUCLK/DIVCTRplus[11]
    SLICE_X10Y63         FDCE                                         r  CPUCLK/DIVCTR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.841     2.006    CPUCLK/CLK_reg_0
    SLICE_X10Y63         FDCE                                         r  CPUCLK/DIVCTR_reg[11]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y63         FDCE (Hold_fdce_C_D)         0.120     1.625    CPUCLK/DIVCTR_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 CPUCLK/DIVCTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPUCLK/DIVCTR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.422ns (61.991%)  route 0.259ns (38.009%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.573     1.492    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.164     1.656 r  CPUCLK/DIVCTR_reg[1]/Q
                         net (fo=2, routed)           0.093     1.750    CPUCLK/DIVCTR_reg_n_0_[1]
    SLICE_X11Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.901 r  CPUCLK/plusOp_carry/O[1]
                         net (fo=1, routed)           0.166     2.066    CPUCLK/plusOp_carry_n_6
    SLICE_X10Y61         LUT2 (Prop_lut2_I1_O)        0.107     2.173 r  CPUCLK/DIVCTR[2]_i_1/O
                         net (fo=1, routed)           0.000     2.173    CPUCLK/DIVCTRplus[2]
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.844     2.009    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X10Y61         FDCE (Hold_fdce_C_D)         0.121     1.613    CPUCLK/DIVCTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.560    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     BCLK/CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     BCLK/DIVCTR_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     BCLK/DIVCTR_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     BCLK/DIVCTR_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     BCLK/DIVCTR_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X9Y64     CPUCLK/CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y61    CPUCLK/DIVCTR_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y62    CPUCLK/DIVCTR_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63    CPUCLK/DIVCTR_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/CLK_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/CLK_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     BCLK/DIVCTR_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  BCLK/clk_base
  To Clock:  BCLK/clk_base

Setup :            0  Failing Endpoints,  Worst Slack      117.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.972ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 125.823 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.267 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.267    DEC7SEG/RefreshCtr_reg[4]_i_1_n_6
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433   125.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[5]/C
                         clock pessimism              0.389   126.212    
                         clock uncertainty           -0.035   126.177    
    SLICE_X1Y63          FDCE (Setup_fdce_C_D)        0.062   126.239    DEC7SEG/RefreshCtr_reg[5]
  -------------------------------------------------------------------
                         required time                        126.239    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                117.972    

Slack (MET) :             117.986ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 125.952 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  DEC7SEG/RefreshCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    DEC7SEG/RefreshCtr_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.381 r  DEC7SEG/RefreshCtr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.381    DEC7SEG/RefreshCtr_reg[8]_i_1_n_6
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.561   125.952    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[9]/C
                         clock pessimism              0.389   126.341    
                         clock uncertainty           -0.035   126.306    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.062   126.368    DEC7SEG/RefreshCtr_reg[9]
  -------------------------------------------------------------------
                         required time                        126.368    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                117.986    

Slack (MET) :             117.993ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 125.823 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.246 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.246    DEC7SEG/RefreshCtr_reg[4]_i_1_n_4
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433   125.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/C
                         clock pessimism              0.389   126.212    
                         clock uncertainty           -0.035   126.177    
    SLICE_X1Y63          FDCE (Setup_fdce_C_D)        0.062   126.239    DEC7SEG/RefreshCtr_reg[7]
  -------------------------------------------------------------------
                         required time                        126.239    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                117.993    

Slack (MET) :             118.007ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 125.952 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  DEC7SEG/RefreshCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    DEC7SEG/RefreshCtr_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.360 r  DEC7SEG/RefreshCtr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.360    DEC7SEG/RefreshCtr_reg[8]_i_1_n_4
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.561   125.952    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C
                         clock pessimism              0.389   126.341    
                         clock uncertainty           -0.035   126.306    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.062   126.368    DEC7SEG/RefreshCtr_reg[11]
  -------------------------------------------------------------------
                         required time                        126.368    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                118.007    

Slack (MET) :             118.067ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 125.823 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.172 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.172    DEC7SEG/RefreshCtr_reg[4]_i_1_n_5
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433   125.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[6]/C
                         clock pessimism              0.389   126.212    
                         clock uncertainty           -0.035   126.177    
    SLICE_X1Y63          FDCE (Setup_fdce_C_D)        0.062   126.239    DEC7SEG/RefreshCtr_reg[6]
  -------------------------------------------------------------------
                         required time                        126.239    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                118.067    

Slack (MET) :             118.081ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 125.952 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  DEC7SEG/RefreshCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    DEC7SEG/RefreshCtr_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.286 r  DEC7SEG/RefreshCtr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.286    DEC7SEG/RefreshCtr_reg[8]_i_1_n_5
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.561   125.952    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
                         clock pessimism              0.389   126.341    
                         clock uncertainty           -0.035   126.306    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.062   126.368    DEC7SEG/RefreshCtr_reg[10]
  -------------------------------------------------------------------
                         required time                        126.368    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                118.081    

Slack (MET) :             118.083ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 125.823 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.156 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.156    DEC7SEG/RefreshCtr_reg[4]_i_1_n_7
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433   125.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/C
                         clock pessimism              0.389   126.212    
                         clock uncertainty           -0.035   126.177    
    SLICE_X1Y63          FDCE (Setup_fdce_C_D)        0.062   126.239    DEC7SEG/RefreshCtr_reg[4]
  -------------------------------------------------------------------
                         required time                        126.239    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                118.083    

Slack (MET) :             118.097ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 125.952 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  DEC7SEG/RefreshCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    DEC7SEG/RefreshCtr_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.270 r  DEC7SEG/RefreshCtr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.270    DEC7SEG/RefreshCtr_reg[8]_i_1_n_7
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.561   125.952    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[8]/C
                         clock pessimism              0.389   126.341    
                         clock uncertainty           -0.035   126.306    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.062   126.368    DEC7SEG/RefreshCtr_reg[8]
  -------------------------------------------------------------------
                         required time                        126.368    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                118.097    

Slack (MET) :             118.112ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.081ns = ( 126.081 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.933 r  DEC7SEG/RefreshCtr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.933    DEC7SEG/RefreshCtr_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.047 r  DEC7SEG/RefreshCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.047    DEC7SEG/RefreshCtr_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.161 r  DEC7SEG/RefreshCtr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.161    DEC7SEG/RefreshCtr_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.384 r  DEC7SEG/RefreshCtr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.384    DEC7SEG/RefreshCtr_reg[12]_i_1_n_7
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.690   126.081    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
                         clock pessimism              0.389   126.470    
                         clock uncertainty           -0.035   126.435    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)        0.062   126.497    DEC7SEG/RefreshCtr_reg[12]
  -------------------------------------------------------------------
                         required time                        126.497    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                118.112    

Slack (MET) :             118.326ns  (required time - arrival time)
  Source:                 DEC7SEG/RefreshCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (BCLK/clk_base rise@120.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 125.858 - 120.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.543     6.323    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     6.779 r  DEC7SEG/RefreshCtr_reg[1]/Q
                         net (fo=1, routed)           0.480     7.259    DEC7SEG/RefreshCtr_reg_n_0_[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     8.023 r  DEC7SEG/RefreshCtr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.023    DEC7SEG/RefreshCtr_reg[0]_i_1_n_4
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   120.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   123.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   123.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601   125.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367   125.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.467   125.858    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[3]/C
                         clock pessimism              0.465   126.323    
                         clock uncertainty           -0.035   126.288    
    SLICE_X1Y62          FDCE (Setup_fdce_C_D)        0.062   126.350    DEC7SEG/RefreshCtr_reg[3]
  -------------------------------------------------------------------
                         required time                        126.350    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                118.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.394ns (78.459%)  route 0.108ns (21.541%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.192     1.853    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.994 r  DEC7SEG/RefreshCtr_reg[7]/Q
                         net (fo=1, routed)           0.108     2.102    DEC7SEG/RefreshCtr_reg_n_0_[7]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.262 r  DEC7SEG/RefreshCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.262    DEC7SEG/RefreshCtr_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.301 r  DEC7SEG/RefreshCtr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.301    DEC7SEG/RefreshCtr_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.355 r  DEC7SEG/RefreshCtr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.355    DEC7SEG/RefreshCtr_reg[12]_i_1_n_7
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.372     2.585    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
                         clock pessimism             -0.559     2.026    
    SLICE_X1Y65          FDCE (Hold_fdce_C_D)         0.105     2.131    DEC7SEG/RefreshCtr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.210     1.872    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141     2.013 r  DEC7SEG/RefreshCtr_reg[3]/Q
                         net (fo=1, routed)           0.108     2.121    DEC7SEG/RefreshCtr_reg_n_0_[3]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.229 r  DEC7SEG/RefreshCtr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    DEC7SEG/RefreshCtr_reg[0]_i_1_n_4
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.243     2.456    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[3]/C
                         clock pessimism             -0.584     1.872    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.105     1.977    DEC7SEG/RefreshCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.192     1.853    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.994 r  DEC7SEG/RefreshCtr_reg[7]/Q
                         net (fo=1, routed)           0.108     2.102    DEC7SEG/RefreshCtr_reg_n_0_[7]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.210 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.210    DEC7SEG/RefreshCtr_reg[4]_i_1_n_4
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/C
                         clock pessimism             -0.580     1.853    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.105     1.958    DEC7SEG/RefreshCtr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.192     1.853    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.994 r  DEC7SEG/RefreshCtr_reg[4]/Q
                         net (fo=1, routed)           0.105     2.099    DEC7SEG/RefreshCtr_reg_n_0_[4]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.214 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.214    DEC7SEG/RefreshCtr_reg[4]_i_1_n_7
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/C
                         clock pessimism             -0.580     1.853    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.105     1.958    DEC7SEG/RefreshCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.257     1.919    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     2.060 r  DEC7SEG/RefreshCtr_reg[8]/Q
                         net (fo=1, routed)           0.105     2.165    DEC7SEG/RefreshCtr_reg_n_0_[8]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.280 r  DEC7SEG/RefreshCtr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.280    DEC7SEG/RefreshCtr_reg[8]_i_1_n_7
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.296     2.509    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[8]/C
                         clock pessimism             -0.590     1.919    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.105     2.024    DEC7SEG/RefreshCtr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.210     1.872    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141     2.013 r  DEC7SEG/RefreshCtr_reg[2]/Q
                         net (fo=1, routed)           0.109     2.122    DEC7SEG/RefreshCtr_reg_n_0_[2]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.233 r  DEC7SEG/RefreshCtr_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.233    DEC7SEG/RefreshCtr_reg[0]_i_1_n_5
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.243     2.456    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[2]/C
                         clock pessimism             -0.584     1.872    
    SLICE_X1Y62          FDCE (Hold_fdce_C_D)         0.105     1.977    DEC7SEG/RefreshCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.192     1.853    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.994 r  DEC7SEG/RefreshCtr_reg[6]/Q
                         net (fo=1, routed)           0.109     2.103    DEC7SEG/RefreshCtr_reg_n_0_[6]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.214 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.214    DEC7SEG/RefreshCtr_reg[4]_i_1_n_5
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[6]/C
                         clock pessimism             -0.580     1.853    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.105     1.958    DEC7SEG/RefreshCtr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.192     1.853    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.994 r  DEC7SEG/RefreshCtr_reg[7]/Q
                         net (fo=1, routed)           0.108     2.102    DEC7SEG/RefreshCtr_reg_n_0_[7]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.262 r  DEC7SEG/RefreshCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.262    DEC7SEG/RefreshCtr_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.327 r  DEC7SEG/RefreshCtr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.327    DEC7SEG/RefreshCtr_reg[8]_i_1_n_5
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.296     2.509    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
                         clock pessimism             -0.559     1.950    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.105     2.055    DEC7SEG/RefreshCtr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.257     1.919    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     2.060 r  DEC7SEG/RefreshCtr_reg[11]/Q
                         net (fo=19, routed)          0.145     2.204    DEC7SEG/sel0[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.312 r  DEC7SEG/RefreshCtr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.312    DEC7SEG/RefreshCtr_reg[8]_i_1_n_4
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.296     2.509    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C
                         clock pessimism             -0.590     1.919    
    SLICE_X1Y64          FDCE (Hold_fdce_C_D)         0.105     2.024    DEC7SEG/RefreshCtr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 DEC7SEG/RefreshCtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            DEC7SEG/RefreshCtr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             BCLK/clk_base
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK/clk_base rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.192     1.853    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.994 r  DEC7SEG/RefreshCtr_reg[4]/Q
                         net (fo=1, routed)           0.105     2.099    DEC7SEG/RefreshCtr_reg_n_0_[4]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.250 r  DEC7SEG/RefreshCtr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.250    DEC7SEG/RefreshCtr_reg[4]_i_1_n_6
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[5]/C
                         clock pessimism             -0.580     1.853    
    SLICE_X1Y63          FDCE (Hold_fdce_C_D)         0.105     1.958    DEC7SEG/RefreshCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCLK/clk_base
Waveform(ns):       { 0.000 60.000 }
Period(ns):         120.000
Sources:            { BCLK/CLK_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y65  DEC7SEG/RefreshCtr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y63  DEC7SEG/RefreshCtr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y63  DEC7SEG/RefreshCtr_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         120.000     119.000    SLICE_X1Y63  DEC7SEG/RefreshCtr_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y65  DEC7SEG/RefreshCtr_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y65  DEC7SEG/RefreshCtr_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y64  DEC7SEG/RefreshCtr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y65  DEC7SEG/RefreshCtr_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y65  DEC7SEG/RefreshCtr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         60.000      59.500     SLICE_X1Y62  DEC7SEG/RefreshCtr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  BCLK/clk_base
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 BCLK/CLK_reg/Q
                            (clock source 'BCLK/clk_base'  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            BCLK/CLK_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@70.000ns - BCLK/clk_base fall@60.000ns)
  Data Path Delay:        1.469ns  (logic 0.124ns (8.438%)  route 1.345ns (91.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 75.024 - 70.000 ) 
    Source Clock Delay      (SCD):    5.780ns = ( 65.780 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base fall edge)
                                                     60.000    60.000 f  
    E3                                                0.000    60.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    60.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    61.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    63.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    63.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721    65.324    BCLK/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456    65.780 f  BCLK/CLK_reg/Q
                         net (fo=14, routed)          1.345    67.125    BCLK/CLK_reg_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I4_O)        0.124    67.249 r  BCLK/CLK_i_1/O
                         net (fo=1, routed)           0.000    67.249    BCLK/CLK_i_1_n_0
    SLICE_X0Y62          FDPE                                         r  BCLK/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    70.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    71.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    73.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    73.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601    75.024    BCLK/CLK
    SLICE_X0Y62          FDPE                                         r  BCLK/CLK_reg/C
                         clock pessimism              0.180    75.204    
                         clock uncertainty           -0.035    75.168    
    SLICE_X0Y62          FDPE (Setup_fdpe_C_D)        0.029    75.197    BCLK/CLK_reg
  -------------------------------------------------------------------
                         required time                         75.197    
                         arrival time                         -67.249    
  -------------------------------------------------------------------
                         slack                                  7.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 BCLK/CLK_reg/Q
                            (clock source 'BCLK/clk_base'  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            BCLK/CLK_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - BCLK/clk_base rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.045ns (8.029%)  route 0.515ns (91.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.515     2.177    BCLK/CLK_reg_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I4_O)        0.045     2.222 r  BCLK/CLK_i_1/O
                         net (fo=1, routed)           0.000     2.222    BCLK/CLK_i_1_n_0
    SLICE_X0Y62          FDPE                                         r  BCLK/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE                                         r  BCLK/CLK_reg/C
                         clock pessimism             -0.245     1.792    
    SLICE_X0Y62          FDPE (Hold_fdpe_C_D)         0.091     1.883    BCLK/CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.338    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.525ns  (logic 14.220ns (35.976%)  route 25.305ns (64.024%))
  Logic Levels:           41  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 f  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 r  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           1.703    33.359    IR/LED_OBUF[2]
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.124    33.483 r  IR/LED_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.670    34.153    IR/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.124    34.277 r  IR/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.697    35.973    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    39.525 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    39.525    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.905ns  (logic 14.113ns (36.275%)  route 24.792ns (63.725%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           2.588    35.336    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    38.905 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    38.905    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.967ns  (logic 13.990ns (36.849%)  route 23.976ns (63.151%))
  Logic Levels:           39  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 f  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 r  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           2.741    34.396    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    37.967 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    37.967    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.578ns  (logic 10.668ns (30.852%)  route 23.910ns (69.148%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           1.706    34.454    IR/LED_OBUF[3]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124    34.578 r  IR/IP[4]_i_1/O
                         net (fo=1, routed)           0.000    34.578    IP/IP_reg[7]_1[4]
    SLICE_X5Y63          FDCE                                         r  IP/IP_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.557ns  (logic 10.668ns (30.871%)  route 23.889ns (69.129%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           1.684    34.433    IR/LED_OBUF[3]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.124    34.557 r  IR/IP[1]_i_1/O
                         net (fo=1, routed)           0.000    34.557    IP/IP_reg[7]_1[1]
    SLICE_X2Y62          FDCE                                         r  IP/IP_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.275ns  (logic 10.668ns (31.125%)  route 23.607ns (68.875%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           1.402    34.151    IR/LED_OBUF[3]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124    34.275 r  IR/IP[2]_i_1/O
                         net (fo=1, routed)           0.000    34.275    IP/IP_reg[7]_1[2]
    SLICE_X2Y63          FDCE                                         r  IP/IP_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.265ns  (logic 10.668ns (31.134%)  route 23.597ns (68.866%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           1.392    34.141    IR/LED_OBUF[3]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124    34.265 r  IR/IP[6]_i_1/O
                         net (fo=1, routed)           0.000    34.265    IP/IP_reg[7]_1[6]
    SLICE_X2Y63          FDCE                                         r  IP/IP_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.250ns  (logic 10.668ns (31.148%)  route 23.582ns (68.852%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           1.377    34.126    IR/LED_OBUF[3]
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.124    34.250 r  IR/IP[7]_i_1/O
                         net (fo=1, routed)           0.000    34.250    IP/IP_reg[7]_1[7]
    SLICE_X2Y63          FDCE                                         r  IP/IP_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.177ns  (logic 10.668ns (31.214%)  route 23.509ns (68.786%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           1.305    34.053    IR/LED_OBUF[3]
    SLICE_X5Y63          LUT6 (Prop_lut6_I4_O)        0.124    34.177 r  IR/IP[3]_i_1/O
                         net (fo=1, routed)           0.000    34.177    IP/IP_reg[7]_1[3]
    SLICE_X5Y63          FDCE                                         r  IP/IP_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.064ns  (logic 10.668ns (31.318%)  route 23.396ns (68.682%))
  Logic Levels:           40  (CARRY4=20 FDCE=1 LUT2=3 LUT3=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[9]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  IR/S_reg[9]/Q
                         net (fo=30, routed)          1.132     1.723    IR/opcodeo[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.296     2.019 f  IR/Memory_reg_i_14/O
                         net (fo=8, routed)           1.189     3.207    IR/oe
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.124     3.331 f  IR/Memory_reg_i_5/O
                         net (fo=41, routed)          2.622     5.954    IR/DATAIN[5]
    SLICE_X9Y71          LUT6 (Prop_lut6_I0_O)        0.124     6.078 f  IR/Ysign1__7_carry_i_20/O
                         net (fo=4, routed)           1.222     7.300    IR/Ysign1__7_carry_i_20_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.124     7.424 r  IR/Ysign1__7_carry_i_22/O
                         net (fo=1, routed)           0.642     8.066    IR/Ysign1__7_carry_i_22_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.190 r  IR/Ysign1__7_carry_i_12/O
                         net (fo=5, routed)           0.722     8.912    IR/Ysign1__7_carry_i_12_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.124     9.036 r  IR/Ysign1__7_carry_i_1/O
                         net (fo=16, routed)          1.715    10.751    IR/Ysign10_in[0]
    SLICE_X4Y73          LUT5 (Prop_lut5_I0_O)        0.124    10.875 r  IR/Ysign1__7_carry_i_9/O
                         net (fo=1, routed)           0.000    10.875    ALUNIT/S[13]_i_23_0[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.407 r  ALUNIT/Ysign1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    ALUNIT/Ysign1__7_carry_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  ALUNIT/Ysign1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.530    ALUNIT/Ysign1__7_carry__0_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.801 r  ALUNIT/Ysign1__7_carry__1/CO[0]
                         net (fo=14, routed)          1.411    13.212    ALUNIT/Ysign1__7_carry__1_i_1[6]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.373    13.585 r  ALUNIT/S[13]_i_19/O
                         net (fo=1, routed)           0.000    13.585    ALUNIT/S[13]_i_19_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.135 r  ALUNIT/S_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    14.144    ALUNIT/S_reg[13]_i_12_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.301 r  ALUNIT/S_reg[13]_i_8/CO[1]
                         net (fo=14, routed)          1.219    15.520    IR/S_reg[13]_i_16[5]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.329    15.849 r  IR/Ysign1__211_carry_i_43/O
                         net (fo=1, routed)           0.000    15.849    ALUNIT/Ysign1__211_carry_i_38_0[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.382 r  ALUNIT/Ysign1__211_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.382    ALUNIT/Ysign1__211_carry_i_31_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  ALUNIT/S_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.009    16.508    ALUNIT/S_reg[12]_i_13_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.665 r  ALUNIT/S_reg[12]_i_8/CO[1]
                         net (fo=14, routed)          1.039    17.703    IR/S_reg[13]_i_16[4]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.332    18.035 r  IR/Ysign1__211_carry_i_36/O
                         net (fo=2, routed)           0.620    18.655    ALUNIT/Ysign1__211_carry_i_27[0]
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.162 r  ALUNIT/Ysign1__211_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.162    ALUNIT/Ysign1__211_carry_i_20_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ALUNIT/Ysign1__211_carry_i_17/CO[3]
                         net (fo=1, routed)           0.009    19.285    ALUNIT/Ysign1__211_carry_i_17_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.442 r  ALUNIT/Ysign1__211_carry_i_16/CO[1]
                         net (fo=16, routed)          1.568    21.010    IR/S_reg[13]_i_16[3]
    SLICE_X8Y70          LUT2 (Prop_lut2_I1_O)        0.322    21.332 r  IR/Ysign1__211_carry_i_25/O
                         net (fo=1, routed)           0.527    21.858    ALUNIT/Ysign1__211_carry_i_14[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    22.602 r  ALUNIT/Ysign1__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.602    ALUNIT/Ysign1__211_carry_i_11_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.719 r  ALUNIT/Ysign1__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.719    ALUNIT/Ysign1__211_carry_i_8_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.876 r  ALUNIT/Ysign1__211_carry_i_7/CO[1]
                         net (fo=17, routed)          1.593    24.470    ALUNIT/Ysign1__7_carry__1_i_1[2]
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.332    24.802 r  ALUNIT/Ysign1__211_carry_i_13/O
                         net (fo=1, routed)           0.000    24.802    ALUNIT/Ysign1__211_carry_i_13_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.203 r  ALUNIT/Ysign1__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.203    ALUNIT/Ysign1__211_carry_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.317 r  ALUNIT/Ysign1__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.317    ALUNIT/Ysign1__211_carry__0_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.474 r  ALUNIT/Ysign1__211_carry_i_1/CO[1]
                         net (fo=18, routed)          1.045    26.519    IR/S_reg[13]_i_16[1]
    SLICE_X6Y70          LUT5 (Prop_lut5_I0_O)        0.329    26.848 r  IR/Ysign1__211_carry_i_5/O
                         net (fo=1, routed)           0.000    26.848    ALUNIT/Ysign1__211_carry__0_0[1]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.381 r  ALUNIT/Ysign1__211_carry/CO[3]
                         net (fo=1, routed)           0.000    27.381    ALUNIT/Ysign1__211_carry_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.498 r  ALUNIT/Ysign1__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.498    ALUNIT/Ysign1__211_carry__0_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.752 f  ALUNIT/Ysign1__211_carry__1/CO[0]
                         net (fo=8, routed)           1.044    28.796    ALUNIT/Ysign1__7_carry__1_i_1[0]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.367    29.163 r  ALUNIT/LED_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.452    29.615    ALUNIT/LED_OBUF[14]_inst_i_15_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.150    29.765 r  ALUNIT/LED_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.452    30.217    IR/S_reg[15]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.328    30.545 r  IR/LED_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.986    31.531    IR/LED_OBUF[14]_inst_i_6_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124    31.655 f  IR/LED_OBUF[14]_inst_i_1/O
                         net (fo=6, routed)           0.969    32.625    IR/LED_OBUF[2]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    32.749 r  IR/LED_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           1.191    33.940    IR/LED_OBUF[3]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124    34.064 r  IR/IP[5]_i_1/O
                         net (fo=1, routed)           0.000    34.064    IP/IP_reg[7]_1[5]
    SLICE_X5Y63          FDCE                                         r  IP/IP_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CTRL/FSM_onehot_S_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CTRL/FSM_onehot_S_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDPE                         0.000     0.000 r  CTRL/FSM_onehot_S_reg[0]/C
    SLICE_X4Y65          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  CTRL/FSM_onehot_S_reg[0]/Q
                         net (fo=9, routed)           0.135     0.263    CTRL/D[1]
    SLICE_X4Y65          FDCE                                         r  CTRL/FSM_onehot_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.239ns (61.144%)  route 0.152ns (38.856%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  IR/S_reg[0]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  IR/S_reg[0]/Q
                         net (fo=11, routed)          0.152     0.346    IR/S_reg[14]_0[0]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.391 r  IR/IP[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    IP/IP_reg[7]_1[0]
    SLICE_X5Y63          FDCE                                         r  IP/IP_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.239ns (59.433%)  route 0.163ns (40.567%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE                         0.000     0.000 r  IR/S_reg[8]/C
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  IR/S_reg[8]/Q
                         net (fo=20, routed)          0.163     0.357    IR/S_reg[14]_0[4]
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  IR/IP[2]_i_1/O
                         net (fo=1, routed)           0.000     0.402    IP/IP_reg[7]_1[2]
    SLICE_X2Y63          FDCE                                         r  IP/IP_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP/IP_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.240ns (56.961%)  route 0.181ns (43.039%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  IP/IP_reg[5]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  IP/IP_reg[5]/Q
                         net (fo=3, routed)           0.181     0.376    IR/IP_reg[6][3]
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.421 r  IR/IP[5]_i_1/O
                         net (fo=1, routed)           0.000     0.421    IP/IP_reg[7]_1[5]
    SLICE_X5Y63          FDCE                                         r  IP/IP_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP/IP_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/S_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.240ns (53.882%)  route 0.205ns (46.118%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  IP/IP_reg[3]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  IP/IP_reg[3]/Q
                         net (fo=15, routed)          0.205     0.400    IP/IP_reg_n_0_[3]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.045     0.445 r  IP/S[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.445    IR/S_reg[14]_2[0]
    SLICE_X4Y64          FDCE                                         r  IR/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP/IP_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/S_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.240ns (53.761%)  route 0.206ns (46.239%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  IP/IP_reg[3]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  IP/IP_reg[3]/Q
                         net (fo=15, routed)          0.206     0.401    IP/IP_reg_n_0_[3]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.045     0.446 r  IP/S[11]_i_1/O
                         net (fo=1, routed)           0.000     0.446    IR/S_reg[14]_2[7]
    SLICE_X4Y64          FDCE                                         r  IR/S_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP/IP_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/S_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.243ns (54.190%)  route 0.205ns (45.810%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  IP/IP_reg[3]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  IP/IP_reg[3]/Q
                         net (fo=15, routed)          0.205     0.400    IP/IP_reg_n_0_[3]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.048     0.448 r  IP/S[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.448    IR/S_reg[14]_2[9]
    SLICE_X4Y64          FDCE                                         r  IR/S_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/S_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.239ns (53.068%)  route 0.211ns (46.932%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE                         0.000     0.000 r  IR/S_reg[8]/C
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  IR/S_reg[8]/Q
                         net (fo=20, routed)          0.211     0.405    IR/S_reg[14]_0[4]
    SLICE_X2Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.450 r  IR/IP[1]_i_1/O
                         net (fo=1, routed)           0.000     0.450    IP/IP_reg[7]_1[1]
    SLICE_X2Y62          FDCE                                         r  IP/IP_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP/IP_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/S_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.244ns (54.172%)  route 0.206ns (45.828%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  IP/IP_reg[3]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  IP/IP_reg[3]/Q
                         net (fo=15, routed)          0.206     0.401    IP/IP_reg_n_0_[3]
    SLICE_X4Y64          LUT4 (Prop_lut4_I0_O)        0.049     0.450 r  IP/S[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.450    IR/S_reg[14]_2[5]
    SLICE_X4Y64          FDCE                                         r  IR/S_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP/IP_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IP/IP_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.240ns (49.782%)  route 0.242ns (50.218%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  IP/IP_reg[4]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  IP/IP_reg[4]/Q
                         net (fo=4, routed)           0.242     0.437    IR/IP_reg[6][2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.482 r  IR/IP[4]_i_1/O
                         net (fo=1, routed)           0.000     0.482    IP/IP_reg[7]_1[4]
    SLICE_X5Y63          FDCE                                         r  IP/IP_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  BCLK/clk_base
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.410ns  (logic 4.502ns (39.459%)  route 6.908ns (60.541%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          1.193     8.079    ACCUREG/sel0[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  ACCUREG/CT_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.943     9.147    IP/CT_OBUF[1]_inst_i_3
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.124     9.271 r  IP/CT_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.280     9.550    DEC7SEG/CT_OBUF[1]_inst_i_1_6
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  DEC7SEG/CT_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           1.031    10.705    DEC7SEG/CT_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.124    10.829 r  DEC7SEG/CT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.461    14.290    CT_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.840 r  CT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.840    CT[4]
    K13                                                               r  CT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.927ns  (logic 4.725ns (43.244%)  route 6.202ns (56.756%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          1.193     8.079    ACCUREG/sel0[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  ACCUREG/CT_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.943     9.147    IP/CT_OBUF[1]_inst_i_3
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.124     9.271 r  IP/CT_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.280     9.550    DEC7SEG/CT_OBUF[1]_inst_i_1_6
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  DEC7SEG/CT_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           1.031    10.705    DEC7SEG/CT_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.152    10.857 r  DEC7SEG/CT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.755    13.612    CT_OBUF[7]
    L18                  OBUF (Prop_obuf_I_O)         3.745    17.357 r  CT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.357    CT[7]
    L18                                                               r  CT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 4.445ns (41.962%)  route 6.148ns (58.038%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          1.193     8.079    ACCUREG/sel0[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.124     8.203 f  ACCUREG/CT_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.943     9.147    IP/CT_OBUF[1]_inst_i_3
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.124     9.271 f  IP/CT_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.280     9.550    DEC7SEG/CT_OBUF[1]_inst_i_1_6
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.674 f  DEC7SEG/CT_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           0.829    10.503    DEC7SEG/CT_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.124    10.627 r  DEC7SEG/CT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.903    13.530    CT_OBUF[3]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.023 r  CT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.023    CT[3]
    K16                                                               r  CT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.737ns (45.980%)  route 5.566ns (54.020%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          1.193     8.079    ACCUREG/sel0[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  ACCUREG/CT_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.943     9.147    IP/CT_OBUF[1]_inst_i_3
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.124     9.271 r  IP/CT_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.280     9.550    DEC7SEG/CT_OBUF[1]_inst_i_1_6
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  DEC7SEG/CT_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           1.028    10.702    DEC7SEG/CT_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.152    10.854 r  DEC7SEG/CT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.122    12.976    CT_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.757    16.733 r  CT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.733    CT[2]
    R10                                                               r  CT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 4.529ns (45.056%)  route 5.523ns (54.944%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          1.193     8.079    ACCUREG/sel0[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  ACCUREG/CT_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.943     9.147    IP/CT_OBUF[1]_inst_i_3
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.124     9.271 r  IP/CT_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.280     9.550    DEC7SEG/CT_OBUF[1]_inst_i_1_6
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  DEC7SEG/CT_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           1.028    10.702    DEC7SEG/CT_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.124    10.826 r  DEC7SEG/CT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.079    12.905    CT_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.482 r  CT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.482    CT[1]
    T10                                                               r  CT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 4.098ns (41.835%)  route 5.697ns (58.165%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          0.856     7.742    DEC7SEG/sel0[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.124     7.866 r  DEC7SEG/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.841    12.707    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    16.225 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.225    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 4.486ns (46.535%)  route 5.154ns (53.465%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          1.193     8.079    ACCUREG/sel0[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  ACCUREG/CT_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.943     9.147    IP/CT_OBUF[1]_inst_i_3
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.124     9.271 r  IP/CT_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.280     9.550    DEC7SEG/CT_OBUF[1]_inst_i_1_6
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  DEC7SEG/CT_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           0.673    10.347    DEC7SEG/CT_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.124    10.471 r  DEC7SEG/CT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.065    12.536    CT_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.069 r  CT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.069    CT[5]
    P15                                                               r  CT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.511ns  (logic 4.745ns (49.888%)  route 4.766ns (50.112%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 r  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          1.193     8.079    ACCUREG/sel0[0]
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  ACCUREG/CT_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.943     9.147    IP/CT_OBUF[1]_inst_i_3
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.124     9.271 r  IP/CT_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.280     9.550    DEC7SEG/CT_OBUF[1]_inst_i_1_6
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     9.674 r  DEC7SEG/CT_OBUF[1]_inst_i_3/O
                         net (fo=7, routed)           0.673    10.347    DEC7SEG/CT_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.153    10.500 r  DEC7SEG/CT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.677    12.177    CT_OBUF[6]
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.941 r  CT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.941    CT[6]
    T11                                                               r  CT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 4.362ns (52.119%)  route 4.007ns (47.881%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 f  DEC7SEG/RefreshCtr_reg[10]/Q
                         net (fo=22, routed)          0.853     7.739    DEC7SEG/sel0[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.152     7.891 r  DEC7SEG/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.155    11.046    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    14.800 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.800    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CTP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.349ns (52.256%)  route 3.973ns (47.744%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.721     5.324    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.456     5.780 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.650     6.430    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     6.886 f  DEC7SEG/RefreshCtr_reg[11]/Q
                         net (fo=19, routed)          0.800     7.686    DEC7SEG/sel0[1]
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.150     7.836 r  DEC7SEG/CTP_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.174    11.009    CTP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.743    14.752 r  CTP_OBUF_inst/O
                         net (fo=0)                   0.000    14.752    CTP
    H15                                                               r  CTP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.503ns (68.952%)  route 0.677ns (31.048%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.257     1.919    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     2.060 r  DEC7SEG/RefreshCtr_reg[11]/Q
                         net (fo=19, routed)          0.271     2.331    DEC7SEG/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.045     2.376 r  DEC7SEG/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.782    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     4.099 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.099    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.461ns (68.895%)  route 0.660ns (31.105%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.323     1.985    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     2.126 r  DEC7SEG/RefreshCtr_reg[12]/Q
                         net (fo=14, routed)          0.145     2.271    DEC7SEG/sel0[2]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.045     2.316 r  DEC7SEG/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.830    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.105 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.105    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.506ns (67.624%)  route 0.721ns (32.376%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.257     1.919    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     2.060 f  DEC7SEG/RefreshCtr_reg[11]/Q
                         net (fo=19, routed)          0.265     2.324    DEC7SEG/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.044     2.368 r  DEC7SEG/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.456     2.825    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.321     4.146 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.146    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.437ns (61.904%)  route 0.884ns (38.096%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.257     1.919    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     2.060 r  DEC7SEG/RefreshCtr_reg[11]/Q
                         net (fo=19, routed)          0.271     2.331    DEC7SEG/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.045     2.376 r  DEC7SEG/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.989    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.240 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.240    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.563ns (68.608%)  route 0.715ns (31.392%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.323     1.985    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     2.126 r  DEC7SEG/RefreshCtr_reg[12]/Q
                         net (fo=14, routed)          0.196     2.322    DEC7SEG/sel0[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.045     2.367 r  DEC7SEG/CT_OBUF[1]_inst_i_5/O
                         net (fo=7, routed)           0.173     2.540    DEC7SEG/CT_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.051     2.591 r  DEC7SEG/CT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.937    CT_OBUF[6]
    T11                  OBUF (Prop_obuf_I_O)         1.326     4.263 r  CT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.263    CT[6]
    T11                                                               r  CT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.465ns (62.939%)  route 0.863ns (37.061%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.323     1.985    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     2.126 r  DEC7SEG/RefreshCtr_reg[12]/Q
                         net (fo=14, routed)          0.196     2.322    DEC7SEG/sel0[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.045     2.367 r  DEC7SEG/CT_OBUF[1]_inst_i_5/O
                         net (fo=7, routed)           0.173     2.540    DEC7SEG/CT_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.045     2.585 r  DEC7SEG/CT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.494     3.078    CT_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.313 r  CT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.313    CT[5]
    P15                                                               r  CT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.422ns (61.032%)  route 0.908ns (38.968%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.323     1.985    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     2.126 r  DEC7SEG/RefreshCtr_reg[12]/Q
                         net (fo=14, routed)          0.144     2.270    DEC7SEG/sel0[2]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.045     2.315 r  DEC7SEG/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.764     3.079    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.315 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.315    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.508ns (63.776%)  route 0.857ns (36.224%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.323     1.985    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     2.126 r  DEC7SEG/RefreshCtr_reg[12]/Q
                         net (fo=14, routed)          0.196     2.322    DEC7SEG/sel0[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.045     2.367 r  DEC7SEG/CT_OBUF[1]_inst_i_5/O
                         net (fo=7, routed)           0.154     2.520    DEC7SEG/CT_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.045     2.565 r  DEC7SEG/CT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     3.072    CT_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.350 r  CT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.350    CT[1]
    T10                                                               r  CT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            CT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.552ns (63.854%)  route 0.879ns (36.146%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.323     1.985    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     2.126 r  DEC7SEG/RefreshCtr_reg[12]/Q
                         net (fo=14, routed)          0.196     2.322    DEC7SEG/sel0[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.045     2.367 r  DEC7SEG/CT_OBUF[1]_inst_i_5/O
                         net (fo=7, routed)           0.154     2.520    DEC7SEG/CT_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I1_O)        0.048     2.568 r  DEC7SEG/CT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.529     3.097    CT_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         1.318     4.415 r  CT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.415    CT[2]
    R10                                                               r  CT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC7SEG/RefreshCtr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.493ns (57.326%)  route 1.112ns (42.674%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.520    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.323     1.985    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     2.126 r  DEC7SEG/RefreshCtr_reg[12]/Q
                         net (fo=14, routed)          0.145     2.271    DEC7SEG/sel0[2]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.049     2.320 r  DEC7SEG/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.966     3.286    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     4.590 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.590    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  BCLK/clk_base

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[0]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 1.631ns (30.464%)  route 3.723ns (69.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.730     5.354    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y62          FDCE                                         f  DEC7SEG/RefreshCtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.467     5.858    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[0]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[1]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 1.631ns (30.464%)  route 3.723ns (69.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.730     5.354    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y62          FDCE                                         f  DEC7SEG/RefreshCtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.467     5.858    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[1]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[2]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 1.631ns (30.464%)  route 3.723ns (69.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.730     5.354    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y62          FDCE                                         f  DEC7SEG/RefreshCtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.467     5.858    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[2]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[3]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 1.631ns (30.464%)  route 3.723ns (69.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.730     5.354    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y62          FDCE                                         f  DEC7SEG/RefreshCtr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.467     5.858    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[3]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[4]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.631ns (31.392%)  route 3.565ns (68.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.572     5.196    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433     5.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[5]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.631ns (31.392%)  route 3.565ns (68.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.572     5.196    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433     5.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[5]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[6]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.631ns (31.392%)  route 3.565ns (68.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.572     5.196    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433     5.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[6]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[7]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.631ns (31.392%)  route 3.565ns (68.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.572     5.196    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.433     5.823    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[10]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.631ns (31.480%)  route 3.550ns (68.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.557     5.181    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y64          FDCE                                         f  DEC7SEG/RefreshCtr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.561     5.952    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[11]/CLR
                            (recovery check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 1.631ns (31.480%)  route 3.550ns (68.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.557     5.181    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y64          FDCE                                         f  DEC7SEG/RefreshCtr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.601     5.024    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.367     5.391 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.561     5.952    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[12]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.320ns (18.697%)  route 1.390ns (81.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.183     1.709    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y65          FDCE                                         f  DEC7SEG/RefreshCtr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.372     2.585    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y65          FDCE                                         r  DEC7SEG/RefreshCtr_reg[12]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[10]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.320ns (18.120%)  route 1.444ns (81.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.237     1.764    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y64          FDCE                                         f  DEC7SEG/RefreshCtr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.296     2.509    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[10]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[11]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.320ns (18.120%)  route 1.444ns (81.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.237     1.764    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y64          FDCE                                         f  DEC7SEG/RefreshCtr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.296     2.509    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[11]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[8]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.320ns (18.120%)  route 1.444ns (81.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.237     1.764    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y64          FDCE                                         f  DEC7SEG/RefreshCtr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.296     2.509    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[8]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[9]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.320ns (18.120%)  route 1.444ns (81.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.237     1.764    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y64          FDCE                                         f  DEC7SEG/RefreshCtr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.296     2.509    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y64          FDCE                                         r  DEC7SEG/RefreshCtr_reg[9]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[4]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.320ns (18.084%)  route 1.448ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.241     1.767    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[4]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[5]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.320ns (18.084%)  route 1.448ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.241     1.767    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[5]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[6]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.320ns (18.084%)  route 1.448ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.241     1.767    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[6]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[7]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.320ns (18.084%)  route 1.448ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.241     1.767    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y63          FDCE                                         f  DEC7SEG/RefreshCtr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.221     2.434    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y63          FDCE                                         r  DEC7SEG/RefreshCtr_reg[7]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            DEC7SEG/RefreshCtr_reg[0]/CLR
                            (removal check against rising-edge clock BCLK/clk_base  {rise@0.000ns fall@60.000ns period=120.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.320ns (17.384%)  route 1.519ns (82.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.312     1.838    DEC7SEG/RefreshCtr_reg[0]_1
    SLICE_X1Y62          FDCE                                         f  DEC7SEG/RefreshCtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCLK/clk_base rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE (Prop_fdpe_C_Q)         0.175     2.213 r  BCLK/CLK_reg/Q
                         net (fo=14, routed)          0.243     2.456    DEC7SEG/RefreshCtr_reg[0]_0
    SLICE_X1Y62          FDCE                                         r  DEC7SEG/RefreshCtr_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.631ns (23.023%)  route 5.453ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.460     7.084    CPUCLK/RESETN
    SLICE_X11Y61         FDCE                                         f  CPUCLK/DIVCTR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.524     4.947    CPUCLK/CLK_reg_0
    SLICE_X11Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[0]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.631ns (23.023%)  route 5.453ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.460     7.084    CPUCLK/RESETN
    SLICE_X10Y61         FDCE                                         f  CPUCLK/DIVCTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.524     4.947    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[1]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.631ns (23.023%)  route 5.453ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.460     7.084    CPUCLK/RESETN
    SLICE_X10Y61         FDCE                                         f  CPUCLK/DIVCTR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.524     4.947    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[2]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.631ns (23.023%)  route 5.453ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.460     7.084    CPUCLK/RESETN
    SLICE_X10Y61         FDCE                                         f  CPUCLK/DIVCTR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.524     4.947    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[3]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 1.631ns (23.023%)  route 5.453ns (76.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.460     7.084    CPUCLK/RESETN
    SLICE_X10Y61         FDCE                                         f  CPUCLK/DIVCTR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.524     4.947    CPUCLK/CLK_reg_0
    SLICE_X10Y61         FDCE                                         r  CPUCLK/DIVCTR_reg[4]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.631ns (23.518%)  route 5.304ns (76.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.311     6.935    CPUCLK/RESETN
    SLICE_X10Y62         FDCE                                         f  CPUCLK/DIVCTR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523     4.946    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[10]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.631ns (23.518%)  route 5.304ns (76.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.311     6.935    CPUCLK/RESETN
    SLICE_X10Y62         FDCE                                         f  CPUCLK/DIVCTR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523     4.946    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[12]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.631ns (23.518%)  route 5.304ns (76.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.311     6.935    CPUCLK/RESETN
    SLICE_X10Y62         FDCE                                         f  CPUCLK/DIVCTR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523     4.946    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[5]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.631ns (23.518%)  route 5.304ns (76.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.311     6.935    CPUCLK/RESETN
    SLICE_X10Y62         FDCE                                         f  CPUCLK/DIVCTR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523     4.946    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[6]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.631ns (23.518%)  route 5.304ns (76.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           2.993     4.500    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.124     4.624 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          2.311     6.935    CPUCLK/RESETN
    SLICE_X10Y62         FDCE                                         f  CPUCLK/DIVCTR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.523     4.946    CPUCLK/CLK_reg_0
    SLICE_X10Y62         FDCE                                         r  CPUCLK/DIVCTR_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            BCLK/CLK_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.320ns (17.343%)  route 1.523ns (82.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.316     1.843    BCLK/DIVCTR_reg[3]_0
    SLICE_X0Y62          FDPE                                         f  BCLK/CLK_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDPE                                         r  BCLK/CLK_reg/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            BCLK/DIVCTR_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.320ns (17.343%)  route 1.523ns (82.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.316     1.843    BCLK/DIVCTR_reg[3]_0
    SLICE_X0Y62          FDCE                                         f  BCLK/DIVCTR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[0]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            BCLK/DIVCTR_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.320ns (17.343%)  route 1.523ns (82.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.316     1.843    BCLK/DIVCTR_reg[3]_0
    SLICE_X0Y62          FDCE                                         f  BCLK/DIVCTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[1]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            BCLK/DIVCTR_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.320ns (17.343%)  route 1.523ns (82.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.316     1.843    BCLK/DIVCTR_reg[3]_0
    SLICE_X0Y62          FDCE                                         f  BCLK/DIVCTR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[2]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            BCLK/DIVCTR_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.320ns (17.343%)  route 1.523ns (82.657%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.316     1.843    BCLK/DIVCTR_reg[3]_0
    SLICE_X0Y62          FDCE                                         f  BCLK/DIVCTR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.038    BCLK/CLK
    SLICE_X0Y62          FDCE                                         r  BCLK/DIVCTR_reg[3]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.320ns (17.227%)  route 1.536ns (82.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.329     1.855    CPUCLK/RESETN
    SLICE_X10Y65         FDCE                                         f  CPUCLK/DIVCTR_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.840     2.005    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[17]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.320ns (17.227%)  route 1.536ns (82.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.329     1.855    CPUCLK/RESETN
    SLICE_X10Y65         FDCE                                         f  CPUCLK/DIVCTR_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.840     2.005    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[18]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.320ns (17.227%)  route 1.536ns (82.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.329     1.855    CPUCLK/RESETN
    SLICE_X10Y65         FDCE                                         f  CPUCLK/DIVCTR_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.840     2.005    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[19]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.320ns (17.227%)  route 1.536ns (82.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.329     1.855    CPUCLK/RESETN
    SLICE_X10Y65         FDCE                                         f  CPUCLK/DIVCTR_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.840     2.005    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[20]/C

Slack:                    inf
  Source:                 RESETN
                            (input port)
  Destination:            CPUCLK/DIVCTR_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.320ns (17.227%)  route 1.536ns (82.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESETN (IN)
                         net (fo=0)                   0.000     0.000    RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESETN_IBUF_inst/O
                         net (fo=9, routed)           1.207     1.481    CPUCLK/RESETN_IBUF
    SLICE_X2Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.526 f  CPUCLK/FSM_onehot_S[3]_i_2/O
                         net (fo=88, routed)          0.329     1.855    CPUCLK/RESETN
    SLICE_X10Y65         FDCE                                         f  CPUCLK/DIVCTR_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.840     2.005    CPUCLK/CLK_reg_0
    SLICE_X10Y65         FDCE                                         r  CPUCLK/DIVCTR_reg[21]/C





