Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 13 23:21:04 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_wrapper_timing_summary_routed.rpt -pb io_wrapper_timing_summary_routed.pb -rpx io_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : io_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (6)
6. checking no_output_delay (31)
7. checking multiple_clock (13307)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (108)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/bus_controller/FSM_sequential_i_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/core/pipeline/reg_de/q_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/core/pipeline/reg_de/q_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/core/pipeline/reg_de/q_reg[129]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: led_device/i_state_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: numeric_display_interface/i_state_sseg_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: numeric_display_interface/i_state_sseg_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: numeric_display_interface/i_state_sseg_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: numeric_display_interface/i_state_sseg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: push_button_device/i_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13307)
----------------------------------
 There are 13307 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                22823       -0.635       -4.328                      8                22807        3.000        0.000                       0                 13820  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0                                                                        {0.000 61.053}       122.105         8.190           
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0_1                                                                      {0.000 61.053}       122.105         8.190           
  clkfbout_clk_wiz_0_1                                                                      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             40.249        0.000                      0                 4905       -0.519       -0.987                      2                 4905       49.020        0.000                       0                  2694  
  clk_out2_clk_wiz_0                                                                              9.417        0.000                      0                15997       -0.472       -0.904                      2                15997        8.750        0.000                       0                 10587  
  clk_out3_clk_wiz_0                                                                            118.872        0.000                      0                   26        0.237        0.000                      0                   26       37.895        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         17.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.184        0.000                      0                  953        0.100        0.000                      0                  953       15.250        0.000                       0                   503  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           40.262        0.000                      0                 4905       -0.506       -0.962                      2                 4905       49.020        0.000                       0                  2694  
  clk_out2_clk_wiz_0_1                                                                            9.422        0.000                      0                15997       -0.467       -0.894                      2                15997        8.750        0.000                       0                 10587  
  clk_out3_clk_wiz_0_1                                                                          118.885        0.000                      0                   26        0.237        0.000                      0                   26       37.895        0.000                       0                    32  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               40.249        0.000                      0                 4905       -0.519       -0.987                      2                 4905  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                5.534        0.000                      0                  736       -0.635       -2.438                      4                  736  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0                                                                               31.701        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                5.547        0.000                      0                  736       -0.622       -2.388                      4                  736  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                                9.417        0.000                      0                15997       -0.472       -0.904                      2                15997  
clk_out3_clk_wiz_0_1                                                                        clk_out3_clk_wiz_0                                                                              118.872        0.000                      0                   26        0.094        0.000                      0                   26  
clk_out2_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.760        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.760        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             40.249        0.000                      0                 4905       -0.519       -0.987                      2                 4905  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              5.534        0.000                      0                  736       -0.635       -2.438                      4                  736  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                              9.417        0.000                      0                15997       -0.472       -0.904                      2                15997  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz_0_1                                                                             31.701        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                              5.547        0.000                      0                  736       -0.622       -2.388                      4                  736  
clk_out3_clk_wiz_0                                                                          clk_out3_clk_wiz_0_1                                                                            118.872        0.000                      0                   26        0.094        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               16.402        0.000                      0                  133        0.359        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               16.402        0.000                      0                  133        0.257        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             16.402        0.000                      0                  133        0.257        0.000                      0                  133  
**async_default**                                                                           clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             16.407        0.000                      0                  133        0.359        0.000                      0                  133  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.748        0.000                      0                  100        0.230        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.249ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.519ns,  Total Violation       -0.987ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.249ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.685ns  (logic 1.119ns (11.554%)  route 8.566ns (88.446%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 98.180 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.339    57.273    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.719    98.180    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.679    
                         clock uncertainty           -0.138    97.541    
    SLICE_X74Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.523    <hidden>
  -------------------------------------------------------------------
                         required time                         97.523    
                         arrival time                         -57.273    
  -------------------------------------------------------------------
                         slack                                 40.249    

Slack (MET) :             40.347ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.520ns  (logic 1.099ns (11.544%)  route 8.421ns (88.456%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           5.224    57.099    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.447    <hidden>
  -------------------------------------------------------------------
                         required time                         97.447    
                         arrival time                         -57.099    
  -------------------------------------------------------------------
                         slack                                 40.347    

Slack (MET) :             40.535ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.401ns  (logic 1.119ns (11.903%)  route 8.282ns (88.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.055    56.989    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.681    
                         clock uncertainty           -0.138    97.543    
    SLICE_X74Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.525    <hidden>
  -------------------------------------------------------------------
                         required time                         97.525    
                         arrival time                         -56.989    
  -------------------------------------------------------------------
                         slack                                 40.535    

Slack (MET) :             40.587ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.291ns  (logic 1.262ns (13.584%)  route 8.029ns (86.416%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.748    56.885    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.472    <hidden>
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -56.885    
  -------------------------------------------------------------------
                         slack                                 40.587    

Slack (MET) :             40.709ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.156ns  (logic 1.099ns (12.003%)  route 8.057ns (87.997%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 98.128 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.860    56.735    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.667    98.128    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.627    
                         clock uncertainty           -0.138    97.489    
    SLICE_X70Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.445    <hidden>
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 40.709    

Slack (MET) :             40.746ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.140ns  (logic 1.119ns (12.242%)  route 8.021ns (87.758%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 98.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.795    56.729    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.671    98.132    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.631    
                         clock uncertainty           -0.138    97.493    
    SLICE_X62Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.475    <hidden>
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -56.729    
  -------------------------------------------------------------------
                         slack                                 40.746    

Slack (MET) :             40.913ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.964ns  (logic 1.262ns (14.078%)  route 7.702ns (85.922%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.422    56.559    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.472    <hidden>
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -56.559    
  -------------------------------------------------------------------
                         slack                                 40.913    

Slack (MET) :             40.978ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.889ns  (logic 1.099ns (12.363%)  route 7.790ns (87.637%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.593    56.469    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.447    <hidden>
  -------------------------------------------------------------------
                         required time                         97.447    
                         arrival time                         -56.469    
  -------------------------------------------------------------------
                         slack                                 40.978    

Slack (MET) :             41.006ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.796ns  (logic 1.184ns (13.461%)  route 7.612ns (86.539%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 98.131 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.248ns = ( 47.752 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.799    47.752    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X54Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.524    48.276 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/Q
                         net (fo=5, routed)           1.457    49.734    cpu/core/pipeline/stage_decode/register_file/reg_file[0][2]
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124    49.858 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.858    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11_n_0
    SLICE_X45Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.165    51.261    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.298    51.559 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0/O
                         net (fo=10, routed)          4.990    56.548    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.670    98.131    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.421    97.710    
                         clock uncertainty           -0.138    97.572    
    SLICE_X70Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.554    <hidden>
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                         -56.548    
  -------------------------------------------------------------------
                         slack                                 41.006    

Slack (MET) :             41.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.835ns  (logic 1.128ns (12.767%)  route 7.707ns (87.233%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    47.767    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.459    48.226 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/Q
                         net (fo=4, routed)           1.916    50.142    cpu/core/pipeline/stage_decode/register_file/reg_file[4][15]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.266 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    50.266    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.247    50.513 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.500    52.013    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0/O
                         net (fo=10, routed)          4.292    56.603    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
                         clock pessimism             -0.493    97.689    
                         clock uncertainty           -0.138    97.551    
    SLICE_X74Y14         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    97.710    <hidden>
  -------------------------------------------------------------------
                         required time                         97.710    
                         arrival time                         -56.603    
  -------------------------------------------------------------------
                         slack                                 41.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.519ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.026ns (2.081%)  route 1.224ns (97.919%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.710    -0.402    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.925    -0.227    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.139    
                         clock uncertainty            0.138    -0.000    
    SLICE_X74Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.117    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.468ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.026ns (2.099%)  route 1.213ns (97.901%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.699    -0.413    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.138    -0.015    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.070     0.055    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.666%)  route 0.132ns (48.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.637    -0.475    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X28Y40         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  cpu/core/pipeline/reg_de/q_reg[121]/Q
                         net (fo=3, routed)           0.132    -0.202    cpu/core/pipeline/reg_em/D[69]
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/C
                         clock pessimism             -0.218    -0.459    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.066    -0.393    cpu/core/pipeline/reg_em/q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.925%)  route 0.128ns (50.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    <hidden>
    SLICE_X68Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  <hidden>
                         net (fo=3, routed)           0.128    -0.221    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.440    
    SLICE_X67Y46         FDRE (Hold_fdre_C_D)         0.025    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.122    -0.197    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.075    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.635    -0.477    <hidden>
    SLICE_X67Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  <hidden>
                         net (fo=3, routed)           0.118    -0.217    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.911    -0.241    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.219    -0.461    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.047    -0.414    <hidden>
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.627%)  route 0.296ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.621    -0.491    <hidden>
    SLICE_X66Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  <hidden>
                         net (fo=6, routed)           0.296    -0.030    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.939    -0.213    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.227    <hidden>
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.121    -0.198    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.071    -0.395    <hidden>
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.632    -0.480    <hidden>
    SLICE_X47Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  <hidden>
                         net (fo=3, routed)           0.119    -0.219    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.907    -0.245    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.464    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.047    -0.417    <hidden>
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X21Y35         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/reg_fd/q_reg[42]/Q
                         net (fo=1, routed)           0.142    -0.192    cpu/core/pipeline/reg_de/q_reg[181]_0[147]
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/C
                         clock pessimism             -0.219    -0.460    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.070    -0.390    cpu/core/pipeline/reg_de/q_reg[147]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y2     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y4     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y3     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y3     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y2     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y1     <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y42    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y8      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y8      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y26    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y26    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.417ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -0.904ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.096ns (2.524%)  route 3.707ns (97.476%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.994     7.947    <hidden>
    SLICE_X27Y18         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.547    
                         clock uncertainty           -0.102    17.445    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.081    17.364    <hidden>
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.557ns  (logic 0.029ns (1.863%)  route 1.528ns (98.137%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.484ns = ( 19.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.968     9.816    <hidden>
    SLICE_X8Y24          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    19.516    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.428    
                         clock uncertainty           -0.102    19.326    
    SLICE_X8Y24          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.288    <hidden>
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 0.704ns (8.141%)  route 7.943ns (91.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.771     4.979    <hidden>
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124     5.103 r  <hidden>
                         net (fo=1, routed)           1.172     6.276    <hidden>
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.400 r  <hidden>
                         net (fo=1, routed)           0.000     6.400    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.675    18.136    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.643    
                         clock uncertainty           -0.102    17.541    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    17.618    <hidden>
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 0.704ns (8.257%)  route 7.822ns (91.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.167     6.154    <hidden>
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.278 r  <hidden>
                         net (fo=1, routed)           0.000     6.278    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 11.295    

Slack (MET) :             11.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 1.056ns (12.475%)  route 7.409ns (87.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.454     4.663    <hidden>
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.124     4.787 f  <hidden>
                         net (fo=1, routed)           0.649     5.436    <hidden>
    SLICE_X48Y7          LUT2 (Prop_lut2_I1_O)        0.150     5.586 r  <hidden>
                         net (fo=1, routed)           0.305     5.891    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.326     6.217 r  <hidden>
                         net (fo=1, routed)           0.000     6.217    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 11.356    

Slack (MET) :             11.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 0.704ns (8.316%)  route 7.761ns (91.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 18.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.668     4.876    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.000 r  <hidden>
                         net (fo=1, routed)           1.094     6.094    <hidden>
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.679    18.140    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.647    
                         clock uncertainty           -0.102    17.545    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.029    17.574    <hidden>
  -------------------------------------------------------------------
                         required time                         17.574    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 11.357    

Slack (MET) :             11.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 0.828ns (9.831%)  route 7.595ns (90.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.613     4.821    <hidden>
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.945 r  <hidden>
                         net (fo=1, routed)           0.570     5.516    <hidden>
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.640 r  <hidden>
                         net (fo=1, routed)           0.411     6.051    <hidden>
    SLICE_X43Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.175 r  <hidden>
                         net (fo=1, routed)           0.000     6.175    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.646    
                         clock uncertainty           -0.102    17.544    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    17.575    <hidden>
  -------------------------------------------------------------------
                         required time                         17.575    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 11.401    

Slack (MET) :             11.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 0.704ns (8.389%)  route 7.688ns (91.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.032     6.020    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  <hidden>
                         net (fo=1, routed)           0.000     6.144    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 11.430    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.704ns (8.406%)  route 7.671ns (91.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 18.138 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.016     6.004    <hidden>
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  <hidden>
                         net (fo=1, routed)           0.000     6.128    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.677    18.138    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.645    
                         clock uncertainty           -0.102    17.543    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.029    17.572    <hidden>
  -------------------------------------------------------------------
                         required time                         17.572    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 0.704ns (8.408%)  route 7.669ns (91.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 18.142 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.721     4.930    <hidden>
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.054 r  <hidden>
                         net (fo=1, routed)           0.947     6.001    <hidden>
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.125 r  <hidden>
                         net (fo=1, routed)           0.000     6.125    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.681    18.142    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.649    
                         clock uncertainty           -0.102    17.547    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.029    17.576    <hidden>
  -------------------------------------------------------------------
                         required time                         17.576    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 11.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.102    -0.062    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.431ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.026ns (2.113%)  route 1.205ns (97.887%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.691    -0.421    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.906    -0.246    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.158    
                         clock uncertainty            0.102    -0.056    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.066     0.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=3, routed)           0.102    -0.301    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.075    -0.453    <hidden>
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.997%)  route 0.274ns (66.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X11Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  <hidden>
                         net (fo=2, routed)           0.274    -0.063    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.398    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.215    <hidden>
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.633    -0.479    <hidden>
    SLICE_X8Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148    -0.331 r  <hidden>
                         net (fo=1, routed)           0.164    -0.167    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.102    -0.319    <hidden>
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.806%)  route 0.116ns (45.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.641    -0.471    <hidden>
    SLICE_X21Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  <hidden>
                         net (fo=1, routed)           0.116    -0.213    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.917    -0.235    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.433    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.066    -0.367    <hidden>
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.764%)  route 0.309ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.605    -0.507    <hidden>
    RAMB18_X1Y20         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.204    -0.303 r  <hidden>
                         net (fo=1, routed)           0.309     0.006    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
                         clock pessimism              0.035    -0.207    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.060    -0.147    <hidden>
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X62Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  <hidden>
                         net (fo=3, routed)           0.231    -0.082    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.952    -0.200    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.418    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.235    <hidden>
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    -0.484    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.336 r  <hidden>
                         net (fo=1, routed)           0.164    -0.172    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.943    -0.209    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.427    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.102    -0.325    <hidden>
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.138%)  route 0.166ns (52.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.632    -0.480    <hidden>
    SLICE_X8Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.332 r  <hidden>
                         net (fo=1, routed)           0.166    -0.166    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.101    -0.320    <hidden>
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y4     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y4     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9     <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      118.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             118.872ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.704ns (23.561%)  route 2.284ns (76.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.819     0.049    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.173 r  numeric_display_interface/i_clk_div_counter[9]_i_1/O
                         net (fo=1, routed)           0.569     0.741    numeric_display_interface/plusOp[9]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.067   119.613    numeric_display_interface/i_clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.613    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                118.872    

Slack (MET) :             119.187ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.402%)  route 2.067ns (74.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.124     0.525 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.525    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.031   119.711    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        119.711    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                119.187    

Slack (MET) :             119.203ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.732ns (26.148%)  route 2.067ns (73.852%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.152     0.553 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.553    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.075   119.755    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        119.755    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                119.203    

Slack (MET) :             119.537ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.704ns (29.062%)  route 1.718ns (70.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.822     0.052    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     0.176 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.032   119.712    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        119.712    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                119.537    

Slack (MET) :             119.754ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.000 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.000    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_6
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                119.754    

Slack (MET) :             119.775ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.021 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.021    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_4
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                119.775    

Slack (MET) :             119.849ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.095 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.095    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                119.849    

Slack (MET) :             119.865ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.581ns (74.192%)  route 0.550ns (25.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.111 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.111    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_7
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                119.865    

Slack (MET) :             119.870ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.578ns (74.156%)  route 0.550ns (25.844%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.114 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_6
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.143   119.694    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.756    numeric_display_interface/i_disp_start_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.756    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                119.870    

Slack (MET) :             119.891ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.557ns (73.898%)  route 0.550ns (26.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.135 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_4
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.143   119.694    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.756    numeric_display_interface/i_disp_start_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        119.756    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                119.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.199    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.154 r  numeric_display_interface/i_clk_div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    numeric_display_interface/plusOp[5]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.392    numeric_display_interface/i_clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.049    -0.138 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.231    -0.483    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.107    -0.376    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.042    -0.134 r  numeric_display_interface/i_clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    numeric_display_interface/plusOp[2]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.377    numeric_display_interface/i_clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.231    -0.483    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.391    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.049    -0.127 r  numeric_display_interface/i_clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    numeric_display_interface/plusOp[4]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.377    numeric_display_interface/i_clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[3]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.392    numeric_display_interface/i_clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[1]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.091    -0.393    numeric_display_interface/i_clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.343 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.174    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 r  numeric_display_interface/i_clk_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    numeric_display_interface/plusOp[0]
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.393    numeric_display_interface/i_clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[6]/Q
                         net (fo=5, routed)           0.181    -0.160    numeric_display_interface/i_clk_div_counter_reg[6]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.231    -0.483    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.391    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.627    -0.485    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  numeric_display_interface/i_disp_start_counter_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.211    numeric_display_interface/i_disp_start_counter_reg[14]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.232    -0.485    
    SLICE_X16Y24         FDCE (Hold_fdce_C_D)         0.105    -0.380    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 61.053 }
Period(ns):         122.105
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         122.105     119.950    BUFGCTRL_X0Y18  cpu_main_clk/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         122.105     120.856    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y23    numeric_display_interface/i_clk_div_counter_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y23    numeric_display_interface/i_clk_div_counter_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       122.105     37.895     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y23    numeric_display_interface/i_disp_start_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y23    numeric_display_interface/i_disp_start_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y22    numeric_display_interface/i_disp_start_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y22    numeric_display_interface/i_disp_start_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y19  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.172ns (32.076%)  route 4.599ns (67.924%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.259 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.749     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.119     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.037    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.332    10.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.498    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.361    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)        0.029    36.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.613    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                 26.184    

Slack (MET) :             26.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 2.172ns (32.066%)  route 4.601ns (67.934%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.259 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.749     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.119     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.039    10.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.332    10.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.498    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.361    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)        0.031    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                 26.184    

Slack (MET) :             26.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 2.172ns (32.142%)  route 4.585ns (67.858%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.749     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.119     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.023    10.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X68Y71         LUT3 (Prop_lut3_I1_O)        0.332    10.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X68Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.497    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.361    36.619    
                         clock uncertainty           -0.035    36.583    
    SLICE_X68Y71         FDRE (Setup_fdre_C_D)        0.029    36.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 26.197    

Slack (MET) :             26.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 2.172ns (32.177%)  route 4.578ns (67.823%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.749     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.119     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.016    10.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X68Y71         LUT3 (Prop_lut3_I1_O)        0.332    10.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X68Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.497    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.361    36.619    
                         clock uncertainty           -0.035    36.583    
    SLICE_X68Y71         FDRE (Setup_fdre_C_D)        0.031    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.614    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 26.206    

Slack (MET) :             26.351ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.172ns (32.877%)  route 4.434ns (67.123%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.259 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.749     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.119     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.872     9.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X67Y70         LUT3 (Prop_lut3_I1_O)        0.332    10.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X67Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.498    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.361    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)        0.031    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                 26.351    

Slack (MET) :             26.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 2.172ns (33.097%)  route 4.390ns (66.903%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.749     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.119     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.828     9.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I2_O)        0.332    10.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.496    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.401    36.658    
                         clock uncertainty           -0.035    36.622    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 26.433    

Slack (MET) :             26.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 2.172ns (33.914%)  route 4.232ns (66.086%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.259 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.749     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.119     9.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.670     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X69Y70         LUT3 (Prop_lut3_I1_O)        0.332    10.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X69Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.498    36.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.361    36.620    
                         clock uncertainty           -0.035    36.584    
    SLICE_X69Y70         FDRE (Setup_fdre_C_D)        0.029    36.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.613    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 26.551    

Slack (MET) :             26.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.969ns (30.885%)  route 4.406ns (69.115%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X64Y70         LUT4 (Prop_lut4_I2_O)        0.324     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.820     7.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X65Y71         LUT6 (Prop_lut6_I4_O)        0.332     7.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.946     9.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.647     9.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.033    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.496    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.401    36.658    
                         clock uncertainty           -0.035    36.622    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.029    36.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                 26.618    

Slack (MET) :             26.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 0.966ns (16.180%)  route 5.004ns (83.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.613     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.419     4.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.402     5.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I1_O)        0.299     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.464     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X70Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.506     8.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.633     9.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.289    36.756    
                         clock uncertainty           -0.035    36.721    
    SLICE_X73Y24         FDRE (Setup_fdre_C_R)       -0.429    36.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.292    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                 26.667    

Slack (MET) :             26.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 0.966ns (16.180%)  route 5.004ns (83.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.613     3.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.419     4.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.402     5.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X68Y71         LUT5 (Prop_lut5_I1_O)        0.299     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.464     8.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X70Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.506     8.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.633     9.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X73Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X73Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.289    36.756    
                         clock uncertainty           -0.035    36.721    
    SLICE_X73Y24         FDRE (Setup_fdre_C_R)       -0.429    36.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.292    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                 26.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.758%)  route 0.303ns (68.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.648     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.303     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X76Y16         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.361     1.481    
    SLICE_X76Y16         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.647     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X77Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X76Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.920     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X76Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.383     1.458    
    SLICE_X76Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.647     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X75Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.109     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.921     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X76Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.382     1.460    
    SLICE_X76Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X73Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X72Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X71Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X76Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.262ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.506ns,  Total Violation       -0.962ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.262ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.685ns  (logic 1.119ns (11.554%)  route 8.566ns (88.446%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 98.180 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.339    57.273    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.719    98.180    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.679    
                         clock uncertainty           -0.126    97.553    
    SLICE_X74Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.535    <hidden>
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                         -57.273    
  -------------------------------------------------------------------
                         slack                                 40.262    

Slack (MET) :             40.360ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.520ns  (logic 1.099ns (11.544%)  route 8.421ns (88.456%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           5.224    57.099    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.126    97.503    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.459    <hidden>
  -------------------------------------------------------------------
                         required time                         97.459    
                         arrival time                         -57.099    
  -------------------------------------------------------------------
                         slack                                 40.360    

Slack (MET) :             40.548ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.401ns  (logic 1.119ns (11.903%)  route 8.282ns (88.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.055    56.989    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.681    
                         clock uncertainty           -0.126    97.555    
    SLICE_X74Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.537    <hidden>
  -------------------------------------------------------------------
                         required time                         97.537    
                         arrival time                         -56.989    
  -------------------------------------------------------------------
                         slack                                 40.548    

Slack (MET) :             40.599ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.291ns  (logic 1.262ns (13.584%)  route 8.029ns (86.416%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.748    56.885    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.126    97.503    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.484    <hidden>
  -------------------------------------------------------------------
                         required time                         97.484    
                         arrival time                         -56.885    
  -------------------------------------------------------------------
                         slack                                 40.599    

Slack (MET) :             40.722ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.156ns  (logic 1.099ns (12.003%)  route 8.057ns (87.997%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 98.128 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.860    56.735    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.667    98.128    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.627    
                         clock uncertainty           -0.126    97.501    
    SLICE_X70Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.457    <hidden>
  -------------------------------------------------------------------
                         required time                         97.457    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 40.722    

Slack (MET) :             40.759ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.140ns  (logic 1.119ns (12.242%)  route 8.021ns (87.758%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 98.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.795    56.729    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.671    98.132    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.631    
                         clock uncertainty           -0.126    97.505    
    SLICE_X62Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.487    <hidden>
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -56.729    
  -------------------------------------------------------------------
                         slack                                 40.759    

Slack (MET) :             40.926ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.964ns  (logic 1.262ns (14.078%)  route 7.702ns (85.922%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.422    56.559    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.126    97.503    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.484    <hidden>
  -------------------------------------------------------------------
                         required time                         97.484    
                         arrival time                         -56.559    
  -------------------------------------------------------------------
                         slack                                 40.926    

Slack (MET) :             40.991ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.889ns  (logic 1.099ns (12.363%)  route 7.790ns (87.637%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.593    56.469    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.126    97.503    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.459    <hidden>
  -------------------------------------------------------------------
                         required time                         97.459    
                         arrival time                         -56.469    
  -------------------------------------------------------------------
                         slack                                 40.991    

Slack (MET) :             41.018ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.796ns  (logic 1.184ns (13.461%)  route 7.612ns (86.539%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 98.131 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.248ns = ( 47.752 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.799    47.752    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X54Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.524    48.276 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/Q
                         net (fo=5, routed)           1.457    49.734    cpu/core/pipeline/stage_decode/register_file/reg_file[0][2]
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124    49.858 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.858    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11_n_0
    SLICE_X45Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.165    51.261    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.298    51.559 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0/O
                         net (fo=10, routed)          4.990    56.548    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.670    98.131    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.421    97.710    
                         clock uncertainty           -0.126    97.585    
    SLICE_X70Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.567    <hidden>
  -------------------------------------------------------------------
                         required time                         97.567    
                         arrival time                         -56.548    
  -------------------------------------------------------------------
                         slack                                 41.018    

Slack (MET) :             41.120ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.835ns  (logic 1.128ns (12.767%)  route 7.707ns (87.233%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    47.767    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.459    48.226 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/Q
                         net (fo=4, routed)           1.916    50.142    cpu/core/pipeline/stage_decode/register_file/reg_file[4][15]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.266 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    50.266    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.247    50.513 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.500    52.013    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0/O
                         net (fo=10, routed)          4.292    56.603    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
                         clock pessimism             -0.493    97.689    
                         clock uncertainty           -0.126    97.564    
    SLICE_X74Y14         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    97.723    <hidden>
  -------------------------------------------------------------------
                         required time                         97.723    
                         arrival time                         -56.603    
  -------------------------------------------------------------------
                         slack                                 41.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.506ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.026ns (2.081%)  route 1.224ns (97.919%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.710    -0.402    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.925    -0.227    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.139    
                         clock uncertainty            0.126    -0.013    
    SLICE_X74Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.104    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.455ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.026ns (2.099%)  route 1.213ns (97.901%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.699    -0.413    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.126    -0.028    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.070     0.042    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.666%)  route 0.132ns (48.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.637    -0.475    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X28Y40         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  cpu/core/pipeline/reg_de/q_reg[121]/Q
                         net (fo=3, routed)           0.132    -0.202    cpu/core/pipeline/reg_em/D[69]
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/C
                         clock pessimism             -0.218    -0.459    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.066    -0.393    cpu/core/pipeline/reg_em/q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.925%)  route 0.128ns (50.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    <hidden>
    SLICE_X68Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  <hidden>
                         net (fo=3, routed)           0.128    -0.221    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.440    
    SLICE_X67Y46         FDRE (Hold_fdre_C_D)         0.025    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.122    -0.197    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.075    -0.391    <hidden>
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.635    -0.477    <hidden>
    SLICE_X67Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  <hidden>
                         net (fo=3, routed)           0.118    -0.217    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.911    -0.241    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.219    -0.461    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.047    -0.414    <hidden>
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.627%)  route 0.296ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.621    -0.491    <hidden>
    SLICE_X66Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  <hidden>
                         net (fo=6, routed)           0.296    -0.030    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.939    -0.213    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.227    <hidden>
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.121    -0.198    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.071    -0.395    <hidden>
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.632    -0.480    <hidden>
    SLICE_X47Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  <hidden>
                         net (fo=3, routed)           0.119    -0.219    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.907    -0.245    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.464    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.047    -0.417    <hidden>
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X21Y35         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/reg_fd/q_reg[42]/Q
                         net (fo=1, routed)           0.142    -0.192    cpu/core/pipeline/reg_de/q_reg[181]_0[147]
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/C
                         clock pessimism             -0.219    -0.460    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.070    -0.390    cpu/core/pipeline/reg_de/q_reg[147]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y2     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10    <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y4     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y3     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y3     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y2     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y1     <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  cpu_main_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y42    <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y17    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y8      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X8Y8      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y26    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X58Y26    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y16    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X74Y17    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.422ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.467ns,  Total Violation       -0.894ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.096ns (2.524%)  route 3.707ns (97.476%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.994     7.947    <hidden>
    SLICE_X27Y18         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.547    
                         clock uncertainty           -0.097    17.450    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.081    17.369    <hidden>
  -------------------------------------------------------------------
                         required time                         17.369    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  9.422    

Slack (MET) :             9.476ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.557ns  (logic 0.029ns (1.863%)  route 1.528ns (98.137%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.484ns = ( 19.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.968     9.816    <hidden>
    SLICE_X8Y24          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    19.516    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.428    
                         clock uncertainty           -0.097    19.331    
    SLICE_X8Y24          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.293    <hidden>
  -------------------------------------------------------------------
                         required time                         19.293    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.476    

Slack (MET) :             11.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 0.704ns (8.141%)  route 7.943ns (91.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.771     4.979    <hidden>
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124     5.103 r  <hidden>
                         net (fo=1, routed)           1.172     6.276    <hidden>
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.400 r  <hidden>
                         net (fo=1, routed)           0.000     6.400    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.675    18.136    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.643    
                         clock uncertainty           -0.097    17.546    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    17.623    <hidden>
  -------------------------------------------------------------------
                         required time                         17.623    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 11.224    

Slack (MET) :             11.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 0.704ns (8.257%)  route 7.822ns (91.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.167     6.154    <hidden>
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.278 r  <hidden>
                         net (fo=1, routed)           0.000     6.278    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.097    17.547    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.031    17.578    <hidden>
  -------------------------------------------------------------------
                         required time                         17.578    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 11.300    

Slack (MET) :             11.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 1.056ns (12.475%)  route 7.409ns (87.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.454     4.663    <hidden>
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.124     4.787 f  <hidden>
                         net (fo=1, routed)           0.649     5.436    <hidden>
    SLICE_X48Y7          LUT2 (Prop_lut2_I1_O)        0.150     5.586 r  <hidden>
                         net (fo=1, routed)           0.305     5.891    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.326     6.217 r  <hidden>
                         net (fo=1, routed)           0.000     6.217    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.097    17.547    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.578    <hidden>
  -------------------------------------------------------------------
                         required time                         17.578    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 11.361    

Slack (MET) :             11.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 0.704ns (8.316%)  route 7.761ns (91.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 18.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.668     4.876    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.000 r  <hidden>
                         net (fo=1, routed)           1.094     6.094    <hidden>
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.679    18.140    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.647    
                         clock uncertainty           -0.097    17.550    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.029    17.579    <hidden>
  -------------------------------------------------------------------
                         required time                         17.579    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 11.362    

Slack (MET) :             11.406ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 0.828ns (9.831%)  route 7.595ns (90.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.613     4.821    <hidden>
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.945 r  <hidden>
                         net (fo=1, routed)           0.570     5.516    <hidden>
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.640 r  <hidden>
                         net (fo=1, routed)           0.411     6.051    <hidden>
    SLICE_X43Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.175 r  <hidden>
                         net (fo=1, routed)           0.000     6.175    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.646    
                         clock uncertainty           -0.097    17.549    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    17.580    <hidden>
  -------------------------------------------------------------------
                         required time                         17.580    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 11.406    

Slack (MET) :             11.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 0.704ns (8.389%)  route 7.688ns (91.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.032     6.020    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  <hidden>
                         net (fo=1, routed)           0.000     6.144    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.097    17.547    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.578    <hidden>
  -------------------------------------------------------------------
                         required time                         17.578    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 11.434    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.704ns (8.406%)  route 7.671ns (91.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 18.138 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.016     6.004    <hidden>
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  <hidden>
                         net (fo=1, routed)           0.000     6.128    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.677    18.138    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.645    
                         clock uncertainty           -0.097    17.548    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.029    17.577    <hidden>
  -------------------------------------------------------------------
                         required time                         17.577    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 0.704ns (8.408%)  route 7.669ns (91.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 18.142 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.721     4.930    <hidden>
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.054 r  <hidden>
                         net (fo=1, routed)           0.947     6.001    <hidden>
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.125 r  <hidden>
                         net (fo=1, routed)           0.000     6.125    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.681    18.142    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.649    
                         clock uncertainty           -0.097    17.552    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.029    17.581    <hidden>
  -------------------------------------------------------------------
                         required time                         17.581    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 11.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.467ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.097    -0.067    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.042    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.426ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.026ns (2.113%)  route 1.205ns (97.887%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.691    -0.421    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.906    -0.246    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.158    
                         clock uncertainty            0.097    -0.061    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.066     0.005    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 -0.426    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=3, routed)           0.102    -0.301    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.075    -0.453    <hidden>
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.997%)  route 0.274ns (66.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X11Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  <hidden>
                         net (fo=2, routed)           0.274    -0.063    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.398    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.215    <hidden>
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.633    -0.479    <hidden>
    SLICE_X8Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148    -0.331 r  <hidden>
                         net (fo=1, routed)           0.164    -0.167    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.102    -0.319    <hidden>
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.806%)  route 0.116ns (45.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.641    -0.471    <hidden>
    SLICE_X21Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  <hidden>
                         net (fo=1, routed)           0.116    -0.213    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.917    -0.235    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.433    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.066    -0.367    <hidden>
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.764%)  route 0.309ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.605    -0.507    <hidden>
    RAMB18_X1Y20         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.204    -0.303 r  <hidden>
                         net (fo=1, routed)           0.309     0.006    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
                         clock pessimism              0.035    -0.207    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.060    -0.147    <hidden>
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X62Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  <hidden>
                         net (fo=3, routed)           0.231    -0.082    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.952    -0.200    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.418    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.235    <hidden>
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    -0.484    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.336 r  <hidden>
                         net (fo=1, routed)           0.164    -0.172    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.943    -0.209    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.427    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.102    -0.325    <hidden>
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.138%)  route 0.166ns (52.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.632    -0.480    <hidden>
    SLICE_X8Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.332 r  <hidden>
                         net (fo=1, routed)           0.166    -0.166    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.101    -0.320    <hidden>
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y4     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y4     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9     <hidden>
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      118.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             118.885ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.704ns (23.561%)  route 2.284ns (76.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.819     0.049    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.173 r  numeric_display_interface/i_clk_div_counter[9]_i_1/O
                         net (fo=1, routed)           0.569     0.741    numeric_display_interface/plusOp[9]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.130   119.694    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.067   119.627    numeric_display_interface/i_clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.627    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                118.885    

Slack (MET) :             119.200ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.402%)  route 2.067ns (74.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.124     0.525 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.525    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.130   119.694    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.031   119.725    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        119.725    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                119.200    

Slack (MET) :             119.216ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.732ns (26.148%)  route 2.067ns (73.852%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.152     0.553 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.553    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.130   119.694    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.075   119.769    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        119.769    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                119.216    

Slack (MET) :             119.550ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.704ns (29.062%)  route 1.718ns (70.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.822     0.052    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     0.176 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.130   119.694    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.032   119.726    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        119.726    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                119.550    

Slack (MET) :             119.767ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.000 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.000    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_6
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.130   119.706    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.768    numeric_display_interface/i_disp_start_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        119.768    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                119.767    

Slack (MET) :             119.788ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.021 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.021    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_4
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.130   119.706    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.768    numeric_display_interface/i_disp_start_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        119.768    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                119.788    

Slack (MET) :             119.862ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.095 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.095    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.130   119.706    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.768    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        119.768    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                119.862    

Slack (MET) :             119.878ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.581ns (74.192%)  route 0.550ns (25.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.111 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.111    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_7
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.130   119.706    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.768    numeric_display_interface/i_disp_start_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        119.768    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                119.878    

Slack (MET) :             119.883ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.578ns (74.156%)  route 0.550ns (25.844%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.114 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_6
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.130   119.708    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.770    numeric_display_interface/i_disp_start_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.770    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                119.883    

Slack (MET) :             119.904ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.557ns (73.898%)  route 0.550ns (26.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.135 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_4
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.130   119.708    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.770    numeric_display_interface/i_disp_start_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        119.770    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                119.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.199    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.154 r  numeric_display_interface/i_clk_div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    numeric_display_interface/plusOp[5]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.392    numeric_display_interface/i_clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.049    -0.138 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.231    -0.483    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.107    -0.376    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.042    -0.134 r  numeric_display_interface/i_clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    numeric_display_interface/plusOp[2]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.377    numeric_display_interface/i_clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.231    -0.483    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.391    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.049    -0.127 r  numeric_display_interface/i_clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    numeric_display_interface/plusOp[4]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.377    numeric_display_interface/i_clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[3]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.392    numeric_display_interface/i_clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[1]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.091    -0.393    numeric_display_interface/i_clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.343 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.174    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 r  numeric_display_interface/i_clk_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    numeric_display_interface/plusOp[0]
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.393    numeric_display_interface/i_clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[6]/Q
                         net (fo=5, routed)           0.181    -0.160    numeric_display_interface/i_clk_div_counter_reg[6]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.231    -0.483    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.391    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.627    -0.485    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  numeric_display_interface/i_disp_start_counter_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.211    numeric_display_interface/i_disp_start_counter_reg[14]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.232    -0.485    
    SLICE_X16Y24         FDCE (Hold_fdce_C_D)         0.105    -0.380    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 61.053 }
Period(ns):         122.105
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         122.105     119.950    BUFGCTRL_X0Y18  cpu_main_clk/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         122.105     120.856    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y23    numeric_display_interface/i_clk_div_counter_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         122.105     121.105    SLICE_X11Y23    numeric_display_interface/i_clk_div_counter_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       122.105     37.895     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y23    numeric_display_interface/i_disp_start_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y23    numeric_display_interface/i_disp_start_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y22    numeric_display_interface/i_disp_start_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X16Y22    numeric_display_interface/i_disp_start_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y25    numeric_display_interface/i_clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         61.053      60.553     SLICE_X11Y24    numeric_display_interface/i_clk_div_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y19  cpu_main_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cpu_main_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.249ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.519ns,  Total Violation       -0.987ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.249ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.685ns  (logic 1.119ns (11.554%)  route 8.566ns (88.446%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 98.180 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.339    57.273    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.719    98.180    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.679    
                         clock uncertainty           -0.138    97.541    
    SLICE_X74Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.523    <hidden>
  -------------------------------------------------------------------
                         required time                         97.523    
                         arrival time                         -57.273    
  -------------------------------------------------------------------
                         slack                                 40.249    

Slack (MET) :             40.347ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.520ns  (logic 1.099ns (11.544%)  route 8.421ns (88.456%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           5.224    57.099    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.447    <hidden>
  -------------------------------------------------------------------
                         required time                         97.447    
                         arrival time                         -57.099    
  -------------------------------------------------------------------
                         slack                                 40.347    

Slack (MET) :             40.535ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.401ns  (logic 1.119ns (11.903%)  route 8.282ns (88.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.055    56.989    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.681    
                         clock uncertainty           -0.138    97.543    
    SLICE_X74Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.525    <hidden>
  -------------------------------------------------------------------
                         required time                         97.525    
                         arrival time                         -56.989    
  -------------------------------------------------------------------
                         slack                                 40.535    

Slack (MET) :             40.587ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.291ns  (logic 1.262ns (13.584%)  route 8.029ns (86.416%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.748    56.885    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.472    <hidden>
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -56.885    
  -------------------------------------------------------------------
                         slack                                 40.587    

Slack (MET) :             40.709ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.156ns  (logic 1.099ns (12.003%)  route 8.057ns (87.997%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 98.128 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.860    56.735    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.667    98.128    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.627    
                         clock uncertainty           -0.138    97.489    
    SLICE_X70Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.445    <hidden>
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 40.709    

Slack (MET) :             40.746ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        9.140ns  (logic 1.119ns (12.242%)  route 8.021ns (87.758%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 98.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.795    56.729    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.671    98.132    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.631    
                         clock uncertainty           -0.138    97.493    
    SLICE_X62Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.475    <hidden>
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -56.729    
  -------------------------------------------------------------------
                         slack                                 40.746    

Slack (MET) :             40.913ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.964ns  (logic 1.262ns (14.078%)  route 7.702ns (85.922%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.422    56.559    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.472    <hidden>
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -56.559    
  -------------------------------------------------------------------
                         slack                                 40.913    

Slack (MET) :             40.978ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.889ns  (logic 1.099ns (12.363%)  route 7.790ns (87.637%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.593    56.469    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.447    <hidden>
  -------------------------------------------------------------------
                         required time                         97.447    
                         arrival time                         -56.469    
  -------------------------------------------------------------------
                         slack                                 40.978    

Slack (MET) :             41.006ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.796ns  (logic 1.184ns (13.461%)  route 7.612ns (86.539%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 98.131 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.248ns = ( 47.752 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.799    47.752    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X54Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.524    48.276 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/Q
                         net (fo=5, routed)           1.457    49.734    cpu/core/pipeline/stage_decode/register_file/reg_file[0][2]
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124    49.858 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.858    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11_n_0
    SLICE_X45Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.165    51.261    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.298    51.559 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0/O
                         net (fo=10, routed)          4.990    56.548    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.670    98.131    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.421    97.710    
                         clock uncertainty           -0.138    97.572    
    SLICE_X70Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.554    <hidden>
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                         -56.548    
  -------------------------------------------------------------------
                         slack                                 41.006    

Slack (MET) :             41.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        8.835ns  (logic 1.128ns (12.767%)  route 7.707ns (87.233%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    47.767    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.459    48.226 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/Q
                         net (fo=4, routed)           1.916    50.142    cpu/core/pipeline/stage_decode/register_file/reg_file[4][15]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.266 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    50.266    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.247    50.513 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.500    52.013    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0/O
                         net (fo=10, routed)          4.292    56.603    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
                         clock pessimism             -0.493    97.689    
                         clock uncertainty           -0.138    97.551    
    SLICE_X74Y14         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    97.710    <hidden>
  -------------------------------------------------------------------
                         required time                         97.710    
                         arrival time                         -56.603    
  -------------------------------------------------------------------
                         slack                                 41.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.519ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.026ns (2.081%)  route 1.224ns (97.919%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.710    -0.402    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.925    -0.227    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.139    
                         clock uncertainty            0.138    -0.000    
    SLICE_X74Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.117    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.468ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.026ns (2.099%)  route 1.213ns (97.901%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.699    -0.413    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.138    -0.015    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.070     0.055    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.666%)  route 0.132ns (48.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.637    -0.475    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X28Y40         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  cpu/core/pipeline/reg_de/q_reg[121]/Q
                         net (fo=3, routed)           0.132    -0.202    cpu/core/pipeline/reg_em/D[69]
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/C
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.138    -0.320    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.066    -0.254    cpu/core/pipeline/reg_em/q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.925%)  route 0.128ns (50.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    <hidden>
    SLICE_X68Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  <hidden>
                         net (fo=3, routed)           0.128    -0.221    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.440    
                         clock uncertainty            0.138    -0.301    
    SLICE_X67Y46         FDRE (Hold_fdre_C_D)         0.025    -0.276    <hidden>
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.122    -0.197    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.138    -0.327    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.075    -0.252    <hidden>
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.635    -0.477    <hidden>
    SLICE_X67Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  <hidden>
                         net (fo=3, routed)           0.118    -0.217    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.911    -0.241    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.138    -0.322    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.047    -0.275    <hidden>
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.627%)  route 0.296ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.621    -0.491    <hidden>
    SLICE_X66Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  <hidden>
                         net (fo=6, routed)           0.296    -0.030    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.939    -0.213    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.410    
                         clock uncertainty            0.138    -0.272    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.089    <hidden>
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.121    -0.198    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.138    -0.327    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.071    -0.256    <hidden>
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.632    -0.480    <hidden>
    SLICE_X47Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  <hidden>
                         net (fo=3, routed)           0.119    -0.219    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.907    -0.245    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.464    
                         clock uncertainty            0.138    -0.325    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.047    -0.278    <hidden>
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X21Y35         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/reg_fd/q_reg[42]/Q
                         net (fo=1, routed)           0.142    -0.192    cpu/core/pipeline/reg_de/q_reg[181]_0[147]
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/C
                         clock pessimism             -0.219    -0.460    
                         clock uncertainty            0.138    -0.321    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.070    -0.251    cpu/core/pipeline/reg_de/q_reg[147]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.635ns,  Total Violation       -2.438ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 3.808ns (27.630%)  route 9.974ns (72.370%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.513 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           1.037    11.549    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    17.083    <hidden>
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.718ns  (logic 4.017ns (29.283%)  route 9.701ns (70.717%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.764    11.485    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.687    18.148    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.556    
                         clock uncertainty           -0.258    17.297    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.237    17.060    <hidden>
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.903ns (28.494%)  route 9.795ns (71.506%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.608 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.857    11.465    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.246    17.053    <hidden>
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.905ns (28.508%)  route 9.793ns (71.492%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.610 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.856    11.465    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.215    17.084    <hidden>
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 3.791ns (27.701%)  route 9.895ns (72.299%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.496 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.957    11.453    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    17.073    <hidden>
  -------------------------------------------------------------------
                         required time                         17.073    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 3.789ns (27.669%)  route 9.905ns (72.331%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.494 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[1]
                         net (fo=3, routed)           0.968    11.461    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.101    <hidden>
  -------------------------------------------------------------------
                         required time                         17.101    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.677ns (26.923%)  route 9.980ns (73.077%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           1.043    11.425    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.205    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.663ns  (logic 4.017ns (29.401%)  route 9.646ns (70.599%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.708    11.430    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.102    <hidden>
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 3.922ns (28.396%)  route 9.890ns (71.604%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.627 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.953    11.579    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.281    <hidden>
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.558ns  (logic 3.677ns (27.121%)  route 9.881ns (72.879%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           0.943    11.325    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.268    17.031    <hidden>
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  5.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.635ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.258     0.095    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.210    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.625ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.258     0.109    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.211    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.591ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.026ns (2.116%)  route 1.203ns (97.884%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.689    -0.423    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.903    -0.249    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.161    
                         clock uncertainty            0.258     0.098    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.070     0.168    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.588ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.026ns (2.114%)  route 1.204ns (97.886%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.690    -0.422    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.905    -0.247    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.159    
                         clock uncertainty            0.258     0.100    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.066     0.166    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.226ns (31.896%)  route 0.483ns (68.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  push_button_device/i_data_register_reg[4]/Q
                         net (fo=3, routed)           0.212    -0.137    push_button_device/i_data_register[4]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.098    -0.039 r  push_button_device/data_bus[4]_INST_0/O
                         net (fo=3, routed)           0.270     0.231    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.258     0.107    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     0.157    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[0]/Q
                         net (fo=3, routed)           0.638     0.301    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.907    -0.245    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.157    
                         clock uncertainty            0.258     0.102    
    SLICE_X60Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.183ns (24.790%)  route 0.555ns (75.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[1]/Q
                         net (fo=3, routed)           0.288    -0.048    push_button_device/i_data_register[1]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.042    -0.006 r  push_button_device/data_bus[1]_INST_0/O
                         net (fo=3, routed)           0.267     0.261    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.258     0.107    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.044     0.151    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.249ns (33.273%)  route 0.499ns (66.727%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.638    -0.474    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X17Y38         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.219    -0.114    cpu/core/pipeline/stage_fetch/i_pc_out[24]
    SLICE_X18Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.069 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17/O
                         net (fo=1, routed)           0.000    -0.069    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[3]
                         net (fo=3, routed)           0.281     0.275    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.258     0.109    
    SLICE_X10Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.249ns (32.851%)  route 0.509ns (67.149%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.288     0.282    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.911    -0.241    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.153    
                         clock uncertainty            0.258     0.106    
    SLICE_X8Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.143    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.249ns (33.690%)  route 0.490ns (66.310%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.269     0.263    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.258     0.104    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.006     0.110    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.701ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.075ns  (logic 0.478ns (44.457%)  route 0.597ns (55.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X80Y17         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.597     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X78Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y17         FDCE (Setup_fdce_C_D)       -0.224    32.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.776    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 31.701    

Slack (MET) :             31.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.890%)  route 0.607ns (57.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y17         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 31.844    

Slack (MET) :             31.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.866ns  (logic 0.419ns (48.366%)  route 0.447ns (51.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X52Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y17         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 31.864    

Slack (MET) :             31.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.176%)  route 0.451ns (51.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y17         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 31.865    

Slack (MET) :             31.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.262%)  route 0.492ns (48.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y16                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X78Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.492     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X78Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y17         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.947    

Slack (MET) :             31.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.678%)  route 0.465ns (47.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X80Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.465     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X78Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y17         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                 31.972    

Slack (MET) :             31.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.967ns  (logic 0.518ns (53.551%)  route 0.449ns (46.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X80Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.449     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y18         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 31.986    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.096%)  route 0.454ns (49.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y16         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 31.995    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.547ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.622ns,  Total Violation       -2.388ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 3.808ns (27.630%)  route 9.974ns (72.370%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.513 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           1.037    11.549    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    17.096    <hidden>
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.718ns  (logic 4.017ns (29.283%)  route 9.701ns (70.717%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.764    11.485    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.687    18.148    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.556    
                         clock uncertainty           -0.246    17.310    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.237    17.073    <hidden>
  -------------------------------------------------------------------
                         required time                         17.073    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.903ns (28.494%)  route 9.795ns (71.506%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.608 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.857    11.465    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.246    17.066    <hidden>
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.905ns (28.508%)  route 9.793ns (71.492%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.610 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.856    11.465    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.215    17.097    <hidden>
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 3.791ns (27.701%)  route 9.895ns (72.299%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.496 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.957    11.453    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    17.086    <hidden>
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 3.789ns (27.669%)  route 9.905ns (72.331%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.494 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[1]
                         net (fo=3, routed)           0.968    11.461    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.114    <hidden>
  -------------------------------------------------------------------
                         required time                         17.114    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.677ns (26.923%)  route 9.980ns (73.077%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           1.043    11.425    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.205    17.107    <hidden>
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.663ns  (logic 4.017ns (29.401%)  route 9.646ns (70.599%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.708    11.430    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.115    <hidden>
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 3.922ns (28.396%)  route 9.890ns (71.604%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.627 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.953    11.579    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.294    <hidden>
  -------------------------------------------------------------------
                         required time                         17.294    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.558ns  (logic 3.677ns (27.121%)  route 9.881ns (72.879%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           0.943    11.325    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.268    17.044    <hidden>
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.622ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.246     0.082    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.197    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.612ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.246     0.096    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.198    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.578ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.026ns (2.116%)  route 1.203ns (97.884%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.689    -0.423    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.903    -0.249    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.161    
                         clock uncertainty            0.246     0.085    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.070     0.155    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.575ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.026ns (2.114%)  route 1.204ns (97.886%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.690    -0.422    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.905    -0.247    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.159    
                         clock uncertainty            0.246     0.087    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.066     0.153    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.226ns (31.896%)  route 0.483ns (68.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  push_button_device/i_data_register_reg[4]/Q
                         net (fo=3, routed)           0.212    -0.137    push_button_device/i_data_register[4]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.098    -0.039 r  push_button_device/data_bus[4]_INST_0/O
                         net (fo=3, routed)           0.270     0.231    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.246     0.094    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     0.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[0]/Q
                         net (fo=3, routed)           0.638     0.301    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.907    -0.245    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.157    
                         clock uncertainty            0.246     0.089    
    SLICE_X60Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.191    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.183ns (24.790%)  route 0.555ns (75.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[1]/Q
                         net (fo=3, routed)           0.288    -0.048    push_button_device/i_data_register[1]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.042    -0.006 r  push_button_device/data_bus[1]_INST_0/O
                         net (fo=3, routed)           0.267     0.261    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.246     0.094    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.044     0.138    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.249ns (33.273%)  route 0.499ns (66.727%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.638    -0.474    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X17Y38         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.219    -0.114    cpu/core/pipeline/stage_fetch/i_pc_out[24]
    SLICE_X18Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.069 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17/O
                         net (fo=1, routed)           0.000    -0.069    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[3]
                         net (fo=3, routed)           0.281     0.275    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.246     0.096    
    SLICE_X10Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.133    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.249ns (32.851%)  route 0.509ns (67.149%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.288     0.282    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.911    -0.241    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.153    
                         clock uncertainty            0.246     0.093    
    SLICE_X8Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.130    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.249ns (33.690%)  route 0.490ns (66.310%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.269     0.263    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.246     0.091    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.006     0.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.417ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -0.904ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.096ns (2.524%)  route 3.707ns (97.476%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.994     7.947    <hidden>
    SLICE_X27Y18         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.547    
                         clock uncertainty           -0.102    17.445    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.081    17.364    <hidden>
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.557ns  (logic 0.029ns (1.863%)  route 1.528ns (98.137%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.484ns = ( 19.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.968     9.816    <hidden>
    SLICE_X8Y24          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    19.516    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.428    
                         clock uncertainty           -0.102    19.326    
    SLICE_X8Y24          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.288    <hidden>
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 0.704ns (8.141%)  route 7.943ns (91.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.771     4.979    <hidden>
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124     5.103 r  <hidden>
                         net (fo=1, routed)           1.172     6.276    <hidden>
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.400 r  <hidden>
                         net (fo=1, routed)           0.000     6.400    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.675    18.136    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.643    
                         clock uncertainty           -0.102    17.541    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    17.618    <hidden>
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 0.704ns (8.257%)  route 7.822ns (91.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.167     6.154    <hidden>
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.278 r  <hidden>
                         net (fo=1, routed)           0.000     6.278    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 11.295    

Slack (MET) :             11.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 1.056ns (12.475%)  route 7.409ns (87.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.454     4.663    <hidden>
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.124     4.787 f  <hidden>
                         net (fo=1, routed)           0.649     5.436    <hidden>
    SLICE_X48Y7          LUT2 (Prop_lut2_I1_O)        0.150     5.586 r  <hidden>
                         net (fo=1, routed)           0.305     5.891    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.326     6.217 r  <hidden>
                         net (fo=1, routed)           0.000     6.217    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 11.356    

Slack (MET) :             11.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 0.704ns (8.316%)  route 7.761ns (91.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 18.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.668     4.876    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.000 r  <hidden>
                         net (fo=1, routed)           1.094     6.094    <hidden>
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.679    18.140    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.647    
                         clock uncertainty           -0.102    17.545    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.029    17.574    <hidden>
  -------------------------------------------------------------------
                         required time                         17.574    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 11.357    

Slack (MET) :             11.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 0.828ns (9.831%)  route 7.595ns (90.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.613     4.821    <hidden>
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.945 r  <hidden>
                         net (fo=1, routed)           0.570     5.516    <hidden>
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.640 r  <hidden>
                         net (fo=1, routed)           0.411     6.051    <hidden>
    SLICE_X43Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.175 r  <hidden>
                         net (fo=1, routed)           0.000     6.175    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.646    
                         clock uncertainty           -0.102    17.544    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    17.575    <hidden>
  -------------------------------------------------------------------
                         required time                         17.575    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 11.401    

Slack (MET) :             11.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 0.704ns (8.389%)  route 7.688ns (91.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.032     6.020    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  <hidden>
                         net (fo=1, routed)           0.000     6.144    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 11.430    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.704ns (8.406%)  route 7.671ns (91.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 18.138 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.016     6.004    <hidden>
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  <hidden>
                         net (fo=1, routed)           0.000     6.128    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.677    18.138    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.645    
                         clock uncertainty           -0.102    17.543    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.029    17.572    <hidden>
  -------------------------------------------------------------------
                         required time                         17.572    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 0.704ns (8.408%)  route 7.669ns (91.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 18.142 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.721     4.930    <hidden>
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.054 r  <hidden>
                         net (fo=1, routed)           0.947     6.001    <hidden>
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.125 r  <hidden>
                         net (fo=1, routed)           0.000     6.125    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.681    18.142    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.649    
                         clock uncertainty           -0.102    17.547    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.029    17.576    <hidden>
  -------------------------------------------------------------------
                         required time                         17.576    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 11.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.102    -0.062    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.431ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.026ns (2.113%)  route 1.205ns (97.887%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.691    -0.421    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.906    -0.246    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.158    
                         clock uncertainty            0.102    -0.056    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.066     0.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=3, routed)           0.102    -0.301    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
                         clock uncertainty            0.102    -0.426    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.075    -0.351    <hidden>
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.997%)  route 0.274ns (66.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X11Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  <hidden>
                         net (fo=2, routed)           0.274    -0.063    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.398    
                         clock uncertainty            0.102    -0.296    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.113    <hidden>
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.633    -0.479    <hidden>
    SLICE_X8Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148    -0.331 r  <hidden>
                         net (fo=1, routed)           0.164    -0.167    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
                         clock uncertainty            0.102    -0.319    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.102    -0.217    <hidden>
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.806%)  route 0.116ns (45.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.641    -0.471    <hidden>
    SLICE_X21Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  <hidden>
                         net (fo=1, routed)           0.116    -0.213    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.917    -0.235    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.433    
                         clock uncertainty            0.102    -0.331    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.066    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.764%)  route 0.309ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.605    -0.507    <hidden>
    RAMB18_X1Y20         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.204    -0.303 r  <hidden>
                         net (fo=1, routed)           0.309     0.006    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
                         clock pessimism              0.035    -0.207    
                         clock uncertainty            0.102    -0.105    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.060    -0.045    <hidden>
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X62Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  <hidden>
                         net (fo=3, routed)           0.231    -0.082    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.952    -0.200    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.418    
                         clock uncertainty            0.102    -0.316    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.133    <hidden>
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    -0.484    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.336 r  <hidden>
                         net (fo=1, routed)           0.164    -0.172    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.943    -0.209    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.427    
                         clock uncertainty            0.102    -0.325    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.102    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.138%)  route 0.166ns (52.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.632    -0.480    <hidden>
    SLICE_X8Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.332 r  <hidden>
                         net (fo=1, routed)           0.166    -0.166    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
                         clock uncertainty            0.102    -0.319    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.101    -0.218    <hidden>
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      118.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             118.872ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.704ns (23.561%)  route 2.284ns (76.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.819     0.049    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.173 r  numeric_display_interface/i_clk_div_counter[9]_i_1/O
                         net (fo=1, routed)           0.569     0.741    numeric_display_interface/plusOp[9]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.067   119.613    numeric_display_interface/i_clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.613    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                118.872    

Slack (MET) :             119.187ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.402%)  route 2.067ns (74.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.124     0.525 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.525    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.031   119.711    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        119.711    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                119.187    

Slack (MET) :             119.203ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.732ns (26.148%)  route 2.067ns (73.852%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.152     0.553 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.553    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.075   119.755    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        119.755    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                119.203    

Slack (MET) :             119.537ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.704ns (29.062%)  route 1.718ns (70.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.822     0.052    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     0.176 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.032   119.712    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        119.712    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                119.537    

Slack (MET) :             119.754ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.000 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.000    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_6
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                119.754    

Slack (MET) :             119.775ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.021 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.021    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_4
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                119.775    

Slack (MET) :             119.849ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.095 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.095    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                119.849    

Slack (MET) :             119.865ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.581ns (74.192%)  route 0.550ns (25.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.111 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.111    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_7
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                119.865    

Slack (MET) :             119.870ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.578ns (74.156%)  route 0.550ns (25.844%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.114 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_6
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.143   119.694    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.756    numeric_display_interface/i_disp_start_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.756    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                119.870    

Slack (MET) :             119.891ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0 rise@122.105ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.557ns (73.898%)  route 0.550ns (26.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.135 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_4
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.143   119.694    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.756    numeric_display_interface/i_disp_start_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        119.756    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                119.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.199    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.154 r  numeric_display_interface/i_clk_div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    numeric_display_interface/plusOp[5]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.249    numeric_display_interface/i_clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.049    -0.138 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.231    -0.483    
                         clock uncertainty            0.143    -0.340    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.107    -0.233    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.042    -0.134 r  numeric_display_interface/i_clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    numeric_display_interface/plusOp[2]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.234    numeric_display_interface/i_clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.231    -0.483    
                         clock uncertainty            0.143    -0.340    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.248    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.049    -0.127 r  numeric_display_interface/i_clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    numeric_display_interface/plusOp[4]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.234    numeric_display_interface/i_clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[3]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.249    numeric_display_interface/i_clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[1]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.091    -0.250    numeric_display_interface/i_clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.343 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.174    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 r  numeric_display_interface/i_clk_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    numeric_display_interface/plusOp[0]
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.250    numeric_display_interface/i_clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[6]/Q
                         net (fo=5, routed)           0.181    -0.160    numeric_display_interface/i_clk_div_counter_reg[6]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.231    -0.483    
                         clock uncertainty            0.143    -0.340    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.248    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.627    -0.485    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  numeric_display_interface/i_disp_start_counter_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.211    numeric_display_interface/i_disp_start_counter_reg[14]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.232    -0.485    
                         clock uncertainty            0.143    -0.342    
    SLICE_X16Y24         FDCE (Hold_fdce_C_D)         0.105    -0.237    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.760ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.167%)  route 0.599ns (58.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y18         FDCE (Setup_fdce_C_D)       -0.222    19.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.454%)  route 0.451ns (48.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X78Y17         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X78Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X78Y16         FDCE (Setup_fdce_C_D)       -0.219    19.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 18.852    

Slack (MET) :             18.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.753%)  route 0.563ns (55.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.563     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 18.886    

Slack (MET) :             18.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X79Y17         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X78Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X78Y16         FDCE (Setup_fdce_C_D)       -0.222    19.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 18.908    

Slack (MET) :             18.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.944%)  route 0.476ns (51.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 18.975    

Slack (MET) :             18.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.188%)  route 0.456ns (46.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X78Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X80Y17         FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 18.979    

Slack (MET) :             19.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.277%)  route 0.451ns (49.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 19.000    

Slack (MET) :             19.028ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.097%)  route 0.473ns (50.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X79Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.473     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X78Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X78Y16         FDCE (Setup_fdce_C_D)       -0.043    19.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 19.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.760ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.167%)  route 0.599ns (58.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y18         FDCE (Setup_fdce_C_D)       -0.222    19.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.454%)  route 0.451ns (48.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X78Y17         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X78Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X78Y16         FDCE (Setup_fdce_C_D)       -0.219    19.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 18.852    

Slack (MET) :             18.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.753%)  route 0.563ns (55.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.563     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 18.886    

Slack (MET) :             18.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X79Y17         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X78Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X78Y16         FDCE (Setup_fdce_C_D)       -0.222    19.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 18.908    

Slack (MET) :             18.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.944%)  route 0.476ns (51.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 18.975    

Slack (MET) :             18.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.188%)  route 0.456ns (46.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X78Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X80Y17         FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 18.979    

Slack (MET) :             19.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.277%)  route 0.451ns (49.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.451     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 19.000    

Slack (MET) :             19.028ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.097%)  route 0.473ns (50.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X79Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.473     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X78Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X78Y16         FDCE (Setup_fdce_C_D)       -0.043    19.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 19.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.249ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.519ns,  Total Violation       -0.987ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.249ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.685ns  (logic 1.119ns (11.554%)  route 8.566ns (88.446%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 98.180 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.339    57.273    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.719    98.180    <hidden>
    SLICE_X74Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.679    
                         clock uncertainty           -0.138    97.541    
    SLICE_X74Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.523    <hidden>
  -------------------------------------------------------------------
                         required time                         97.523    
                         arrival time                         -57.273    
  -------------------------------------------------------------------
                         slack                                 40.249    

Slack (MET) :             40.347ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.520ns  (logic 1.099ns (11.544%)  route 8.421ns (88.456%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           5.224    57.099    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.447    <hidden>
  -------------------------------------------------------------------
                         required time                         97.447    
                         arrival time                         -57.099    
  -------------------------------------------------------------------
                         slack                                 40.347    

Slack (MET) :             40.535ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.401ns  (logic 1.119ns (11.903%)  route 8.282ns (88.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          5.055    56.989    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.681    
                         clock uncertainty           -0.138    97.543    
    SLICE_X74Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.525    <hidden>
  -------------------------------------------------------------------
                         required time                         97.525    
                         arrival time                         -56.989    
  -------------------------------------------------------------------
                         slack                                 40.535    

Slack (MET) :             40.587ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.291ns  (logic 1.262ns (13.584%)  route 8.029ns (86.416%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.748    56.885    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X62Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X62Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.472    <hidden>
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -56.885    
  -------------------------------------------------------------------
                         slack                                 40.587    

Slack (MET) :             40.709ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.156ns  (logic 1.099ns (12.003%)  route 8.057ns (87.997%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 98.128 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.860    56.735    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.667    98.128    <hidden>
    SLICE_X70Y18         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.627    
                         clock uncertainty           -0.138    97.489    
    SLICE_X70Y18         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.445    <hidden>
  -------------------------------------------------------------------
                         required time                         97.445    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 40.709    

Slack (MET) :             40.746ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        9.140ns  (logic 1.119ns (12.242%)  route 8.021ns (87.758%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 98.132 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 47.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.635    47.588    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X45Y56         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.459    48.047 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[1][18]/Q
                         net (fo=4, routed)           1.592    49.639    cpu/core/pipeline/stage_decode/register_file/reg_file[1][18]
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    49.763 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.763    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_11_n_0
    SLICE_X49Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    50.001 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.635    51.636    cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0_i_4_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.298    51.934 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[18]_INST_0/O
                         net (fo=10, routed)          4.795    56.729    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.671    98.132    <hidden>
    SLICE_X62Y13         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.631    
                         clock uncertainty           -0.138    97.493    
    SLICE_X62Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.475    <hidden>
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -56.729    
  -------------------------------------------------------------------
                         slack                                 40.746    

Slack (MET) :             40.913ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.964ns  (logic 1.262ns (14.078%)  route 7.702ns (85.922%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.641    47.594    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y52         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.422    48.016 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][30]/Q
                         net (fo=4, routed)           1.616    49.632    cpu/core/pipeline/stage_decode/register_file/reg_file[4][30]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.297    49.929 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.929    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_12_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    50.174 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4/O
                         net (fo=1, routed)           1.665    51.839    cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.137 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[30]_INST_0/O
                         net (fo=8, routed)           4.422    56.559    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    97.472    <hidden>
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -56.559    
  -------------------------------------------------------------------
                         slack                                 40.913    

Slack (MET) :             40.978ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.889ns  (logic 1.099ns (12.363%)  route 7.790ns (87.637%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.870ns = ( 98.130 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.421ns = ( 47.579 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.626    47.579    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X52Y51         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.459    48.038 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[7][28]/Q
                         net (fo=4, routed)           1.746    49.785    cpu/core/pipeline/stage_decode/register_file/reg_file[7][28]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    49.909 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    49.909    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_12_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    50.126 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4/O
                         net (fo=1, routed)           1.451    51.576    cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0_i_4_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.299    51.875 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[28]_INST_0/O
                         net (fo=8, routed)           4.593    56.469    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.669    98.130    <hidden>
    SLICE_X70Y17         SRL16E                                       r  <hidden>
                         clock pessimism             -0.502    97.629    
                         clock uncertainty           -0.138    97.491    
    SLICE_X70Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    97.447    <hidden>
  -------------------------------------------------------------------
                         required time                         97.447    
                         arrival time                         -56.469    
  -------------------------------------------------------------------
                         slack                                 40.978    

Slack (MET) :             41.006ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.796ns  (logic 1.184ns (13.461%)  route 7.612ns (86.539%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.869ns = ( 98.131 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.248ns = ( 47.752 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.799    47.752    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X54Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.524    48.276 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[0][2]/Q
                         net (fo=5, routed)           1.457    49.734    cpu/core/pipeline/stage_decode/register_file/reg_file[0][2]
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124    49.858 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    49.858    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_11_n_0
    SLICE_X45Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    50.096 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.165    51.261    cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0_i_4_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.298    51.559 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[2]_INST_0/O
                         net (fo=10, routed)          4.990    56.548    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.670    98.131    <hidden>
    SLICE_X70Y16         SRL16E                                       r  <hidden>
                         clock pessimism             -0.421    97.710    
                         clock uncertainty           -0.138    97.572    
    SLICE_X70Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    97.554    <hidden>
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                         -56.548    
  -------------------------------------------------------------------
                         slack                                 41.006    

Slack (MET) :             41.107ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.835ns  (logic 1.128ns (12.767%)  route 7.707ns (87.233%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 98.182 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    52.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    44.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    45.857    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    45.953 f  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    47.767    cpu/core/pipeline/stage_decode/register_file/clk
    SLICE_X37Y49         FDRE                                         r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.459    48.226 r  cpu/core/pipeline/stage_decode/register_file/reg_file_reg[4][15]/Q
                         net (fo=4, routed)           1.916    50.142    cpu/core/pipeline/stage_decode/register_file/reg_file[4][15]
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.266 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    50.266    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_12_n_0
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I1_O)      0.247    50.513 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.500    52.013    cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0_i_4_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.298    52.311 r  cpu/core/pipeline/stage_decode/register_file/rd_data_2[15]_INST_0/O
                         net (fo=10, routed)          4.292    56.603    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.461 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.721    98.182    <hidden>
    SLICE_X74Y14         SRL16E                                       r  <hidden>
                         clock pessimism             -0.493    97.689    
                         clock uncertainty           -0.138    97.551    
    SLICE_X74Y14         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    97.710    <hidden>
  -------------------------------------------------------------------
                         required time                         97.710    
                         arrival time                         -56.603    
  -------------------------------------------------------------------
                         slack                                 41.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.519ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.026ns (2.081%)  route 1.224ns (97.919%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.710    -0.402    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.925    -0.227    <hidden>
    SLICE_X74Y13         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.139    
                         clock uncertainty            0.138    -0.000    
    SLICE_X74Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.117    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.468ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.026ns (2.099%)  route 1.213ns (97.901%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.699    -0.413    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X64Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.154    
                         clock uncertainty            0.138    -0.015    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.070     0.055    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_de/q_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_em/q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.666%)  route 0.132ns (48.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.637    -0.475    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X28Y40         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  cpu/core/pipeline/reg_de/q_reg[121]/Q
                         net (fo=3, routed)           0.132    -0.202    cpu/core/pipeline/reg_em/D[69]
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X28Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[76]/C
                         clock pessimism             -0.218    -0.459    
                         clock uncertainty            0.138    -0.320    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.066    -0.254    cpu/core/pipeline/reg_em/q_reg[76]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.925%)  route 0.128ns (50.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    <hidden>
    SLICE_X68Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  <hidden>
                         net (fo=3, routed)           0.128    -0.221    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.910    -0.242    <hidden>
    SLICE_X67Y46         FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.440    
                         clock uncertainty            0.138    -0.301    
    SLICE_X67Y46         FDRE (Hold_fdre_C_D)         0.025    -0.276    <hidden>
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.122    -0.197    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.138    -0.327    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.075    -0.252    <hidden>
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.635    -0.477    <hidden>
    SLICE_X67Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  <hidden>
                         net (fo=3, routed)           0.118    -0.217    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.911    -0.241    <hidden>
    SLICE_X67Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.138    -0.322    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.047    -0.275    <hidden>
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.627%)  route 0.296ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.621    -0.491    <hidden>
    SLICE_X66Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  <hidden>
                         net (fo=6, routed)           0.296    -0.030    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.939    -0.213    <hidden>
    RAMB18_X1Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.410    
                         clock uncertainty            0.138    -0.272    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.089    <hidden>
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.629    -0.483    <hidden>
    SLICE_X46Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  <hidden>
                         net (fo=3, routed)           0.121    -0.198    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.905    -0.247    <hidden>
    SLICE_X47Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.466    
                         clock uncertainty            0.138    -0.327    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.071    -0.256    <hidden>
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.632    -0.480    <hidden>
    SLICE_X47Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  <hidden>
                         net (fo=3, routed)           0.119    -0.219    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.907    -0.245    <hidden>
    SLICE_X47Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.218    -0.464    
                         clock uncertainty            0.138    -0.325    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.047    -0.278    <hidden>
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/reg_fd/q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core/pipeline/reg_de/q_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/reg_fd/clk_temp
    SLICE_X21Y35         FDRE                                         r  cpu/core/pipeline/reg_fd/q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/reg_fd/q_reg[42]/Q
                         net (fo=1, routed)           0.142    -0.192    cpu/core/pipeline/reg_de/q_reg[181]_0[147]
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.912    -0.240    cpu/core/pipeline/reg_de/clk_temp
    SLICE_X21Y37         FDRE                                         r  cpu/core/pipeline/reg_de/q_reg[147]/C
                         clock pessimism             -0.219    -0.460    
                         clock uncertainty            0.138    -0.321    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.070    -0.251    cpu/core/pipeline/reg_de/q_reg[147]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.635ns,  Total Violation       -2.438ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 3.808ns (27.630%)  route 9.974ns (72.370%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.513 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           1.037    11.549    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    17.083    <hidden>
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.718ns  (logic 4.017ns (29.283%)  route 9.701ns (70.717%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.764    11.485    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.687    18.148    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.556    
                         clock uncertainty           -0.258    17.297    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.237    17.060    <hidden>
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.903ns (28.494%)  route 9.795ns (71.506%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.608 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.857    11.465    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.246    17.053    <hidden>
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.905ns (28.508%)  route 9.793ns (71.492%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.610 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.856    11.465    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.215    17.084    <hidden>
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 3.791ns (27.701%)  route 9.895ns (72.299%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.496 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.957    11.453    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    17.073    <hidden>
  -------------------------------------------------------------------
                         required time                         17.073    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 3.789ns (27.669%)  route 9.905ns (72.331%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.494 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[1]
                         net (fo=3, routed)           0.968    11.461    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.101    <hidden>
  -------------------------------------------------------------------
                         required time                         17.101    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.677ns (26.923%)  route 9.980ns (73.077%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           1.043    11.425    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.205    17.094    <hidden>
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.663ns  (logic 4.017ns (29.401%)  route 9.646ns (70.599%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.708    11.430    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.102    <hidden>
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 3.922ns (28.396%)  route 9.890ns (71.604%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.627 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.953    11.579    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.258    17.300    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.281    <hidden>
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.558ns  (logic 3.677ns (27.121%)  route 9.881ns (72.879%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           0.943    11.325    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.258    17.299    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.268    17.031    <hidden>
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  5.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.635ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.258     0.095    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.210    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.635    

Slack (VIOLATED) :        -0.625ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.258     0.109    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.211    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.591ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.026ns (2.116%)  route 1.203ns (97.884%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.689    -0.423    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.903    -0.249    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.161    
                         clock uncertainty            0.258     0.098    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.070     0.168    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.588ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.026ns (2.114%)  route 1.204ns (97.886%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.690    -0.422    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.905    -0.247    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.159    
                         clock uncertainty            0.258     0.100    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.066     0.166    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.226ns (31.896%)  route 0.483ns (68.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  push_button_device/i_data_register_reg[4]/Q
                         net (fo=3, routed)           0.212    -0.137    push_button_device/i_data_register[4]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.098    -0.039 r  push_button_device/data_bus[4]_INST_0/O
                         net (fo=3, routed)           0.270     0.231    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.258     0.107    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     0.157    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[0]/Q
                         net (fo=3, routed)           0.638     0.301    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.907    -0.245    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.157    
                         clock uncertainty            0.258     0.102    
    SLICE_X60Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.183ns (24.790%)  route 0.555ns (75.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[1]/Q
                         net (fo=3, routed)           0.288    -0.048    push_button_device/i_data_register[1]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.042    -0.006 r  push_button_device/data_bus[1]_INST_0/O
                         net (fo=3, routed)           0.267     0.261    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.258     0.107    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.044     0.151    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.249ns (33.273%)  route 0.499ns (66.727%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.638    -0.474    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X17Y38         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.219    -0.114    cpu/core/pipeline/stage_fetch/i_pc_out[24]
    SLICE_X18Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.069 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17/O
                         net (fo=1, routed)           0.000    -0.069    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[3]
                         net (fo=3, routed)           0.281     0.275    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.258     0.109    
    SLICE_X10Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.249ns (32.851%)  route 0.509ns (67.149%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.288     0.282    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.911    -0.241    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.153    
                         clock uncertainty            0.258     0.106    
    SLICE_X8Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.143    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.249ns (33.690%)  route 0.490ns (66.310%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.269     0.263    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.258     0.104    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.006     0.110    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.417ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.472ns,  Total Violation       -0.904ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        3.803ns  (logic 0.096ns (2.524%)  route 3.707ns (97.476%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -5.856ns = ( 4.144 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591     4.144 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     5.857    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.953 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.994     7.947    <hidden>
    SLICE_X27Y18         FDRE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.547    
                         clock uncertainty           -0.102    17.445    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.081    17.364    <hidden>
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.472ns  (required time - arrival time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.557ns  (logic 0.029ns (1.863%)  route 1.528ns (98.137%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.484ns = ( 19.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659     8.260 f  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.819    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.848 f  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.968     9.816    <hidden>
    SLICE_X8Y24          SRL16E                                       f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    18.348 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    18.862    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    19.516    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism             -0.089    19.428    
                         clock uncertainty           -0.102    19.326    
    SLICE_X8Y24          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    19.288    <hidden>
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.472    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 0.704ns (8.141%)  route 7.943ns (91.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.771     4.979    <hidden>
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124     5.103 r  <hidden>
                         net (fo=1, routed)           1.172     6.276    <hidden>
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.400 r  <hidden>
                         net (fo=1, routed)           0.000     6.400    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.675    18.136    <hidden>
    SLICE_X42Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.643    
                         clock uncertainty           -0.102    17.541    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    17.618    <hidden>
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 0.704ns (8.257%)  route 7.822ns (91.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.167     6.154    <hidden>
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.278 r  <hidden>
                         net (fo=1, routed)           0.000     6.278    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y10         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 11.295    

Slack (MET) :             11.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 1.056ns (12.475%)  route 7.409ns (87.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.454     4.663    <hidden>
    SLICE_X47Y6          LUT6 (Prop_lut6_I3_O)        0.124     4.787 f  <hidden>
                         net (fo=1, routed)           0.649     5.436    <hidden>
    SLICE_X48Y7          LUT2 (Prop_lut2_I1_O)        0.150     5.586 r  <hidden>
                         net (fo=1, routed)           0.305     5.891    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I3_O)        0.326     6.217 r  <hidden>
                         net (fo=1, routed)           0.000     6.217    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 11.356    

Slack (MET) :             11.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 0.704ns (8.316%)  route 7.761ns (91.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 18.140 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.668     4.876    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.000 r  <hidden>
                         net (fo=1, routed)           1.094     6.094    <hidden>
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.218 r  <hidden>
                         net (fo=1, routed)           0.000     6.218    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.679    18.140    <hidden>
    SLICE_X44Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.647    
                         clock uncertainty           -0.102    17.545    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.029    17.574    <hidden>
  -------------------------------------------------------------------
                         required time                         17.574    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 11.357    

Slack (MET) :             11.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 0.828ns (9.831%)  route 7.595ns (90.169%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 18.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.613     4.821    <hidden>
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.945 r  <hidden>
                         net (fo=1, routed)           0.570     5.516    <hidden>
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.640 r  <hidden>
                         net (fo=1, routed)           0.411     6.051    <hidden>
    SLICE_X43Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.175 r  <hidden>
                         net (fo=1, routed)           0.000     6.175    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.678    18.139    <hidden>
    SLICE_X43Y40         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.646    
                         clock uncertainty           -0.102    17.544    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    17.575    <hidden>
  -------------------------------------------------------------------
                         required time                         17.575    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 11.401    

Slack (MET) :             11.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 0.704ns (8.389%)  route 7.688ns (91.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.032     6.020    <hidden>
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  <hidden>
                         net (fo=1, routed)           0.000     6.144    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.676    18.137    <hidden>
    SLICE_X48Y9          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.644    
                         clock uncertainty           -0.102    17.542    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.031    17.573    <hidden>
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 11.430    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.704ns (8.406%)  route 7.671ns (91.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 18.138 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.655     4.864    <hidden>
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.988 f  <hidden>
                         net (fo=10, routed)          1.016     6.004    <hidden>
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  <hidden>
                         net (fo=1, routed)           0.000     6.128    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.677    18.138    <hidden>
    SLICE_X47Y8          FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.645    
                         clock uncertainty           -0.102    17.543    
    SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.029    17.572    <hidden>
  -------------------------------------------------------------------
                         required time                         17.572    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 0.704ns (8.408%)  route 7.669ns (91.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 18.142 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.248ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.799    -2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X65Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=259, routed)         6.721     4.930    <hidden>
    SLICE_X39Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.054 r  <hidden>
                         net (fo=1, routed)           0.947     6.001    <hidden>
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.125 r  <hidden>
                         net (fo=1, routed)           0.000     6.125    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.681    18.142    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
                         clock pessimism             -0.493    17.649    
                         clock uncertainty           -0.102    17.547    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.029    17.576    <hidden>
  -------------------------------------------------------------------
                         required time                         17.576    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                 11.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.472ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.102    -0.062    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.431ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.026ns (2.113%)  route 1.205ns (97.887%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.691    -0.421    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.906    -0.246    <hidden>
    SLICE_X27Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.158    
                         clock uncertainty            0.102    -0.056    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.066     0.010    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.568    -0.544    <hidden>
    SLICE_X44Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  <hidden>
                         net (fo=3, routed)           0.102    -0.301    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.838    -0.314    <hidden>
    SLICE_X43Y53         FDRE                                         r  <hidden>
                         clock pessimism             -0.214    -0.528    
                         clock uncertainty            0.102    -0.426    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.075    -0.351    <hidden>
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.997%)  route 0.274ns (66.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.634    -0.478    <hidden>
    SLICE_X11Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  <hidden>
                         net (fo=2, routed)           0.274    -0.063    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.951    -0.201    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.197    -0.398    
                         clock uncertainty            0.102    -0.296    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.113    <hidden>
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.633    -0.479    <hidden>
    SLICE_X8Y19          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148    -0.331 r  <hidden>
                         net (fo=1, routed)           0.164    -0.167    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
                         clock uncertainty            0.102    -0.319    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.102    -0.217    <hidden>
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.806%)  route 0.116ns (45.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.641    -0.471    <hidden>
    SLICE_X21Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  <hidden>
                         net (fo=1, routed)           0.116    -0.213    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.917    -0.235    <hidden>
    SLICE_X18Y1          FDRE                                         r  <hidden>
                         clock pessimism             -0.197    -0.433    
                         clock uncertainty            0.102    -0.331    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.066    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.764%)  route 0.309ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.605    -0.507    <hidden>
    RAMB18_X1Y20         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.204    -0.303 r  <hidden>
                         net (fo=1, routed)           0.309     0.006    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.910    -0.242    <hidden>
    SLICE_X62Y48         FDRE                                         r  <hidden>
                         clock pessimism              0.035    -0.207    
                         clock uncertainty            0.102    -0.105    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.060    -0.045    <hidden>
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.635    -0.477    <hidden>
    SLICE_X62Y1          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  <hidden>
                         net (fo=3, routed)           0.231    -0.082    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.952    -0.200    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.418    
                         clock uncertainty            0.102    -0.316    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.133    <hidden>
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.415%)  route 0.164ns (52.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.628    -0.484    <hidden>
    SLICE_X8Y24          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.336 r  <hidden>
                         net (fo=1, routed)           0.164    -0.172    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.943    -0.209    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.427    
                         clock uncertainty            0.102    -0.325    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.102    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.138%)  route 0.166ns (52.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.632    -0.480    <hidden>
    SLICE_X8Y20          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.332 r  <hidden>
                         net (fo=1, routed)           0.166    -0.166    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.949    -0.203    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.218    -0.421    
                         clock uncertainty            0.102    -0.319    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.101    -0.218    <hidden>
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.701ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.075ns  (logic 0.478ns (44.457%)  route 0.597ns (55.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X80Y17         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.597     1.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X78Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y17         FDCE (Setup_fdce_C_D)       -0.224    32.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.776    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 31.701    

Slack (MET) :             31.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.890%)  route 0.607ns (57.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y17         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 31.844    

Slack (MET) :             31.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.866ns  (logic 0.419ns (48.366%)  route 0.447ns (51.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X52Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y17         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 31.864    

Slack (MET) :             31.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.176%)  route 0.451ns (51.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y17         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 31.865    

Slack (MET) :             31.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.262%)  route 0.492ns (48.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y16                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X78Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.492     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X78Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y17         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.947    

Slack (MET) :             31.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.678%)  route 0.465ns (47.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X80Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.465     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X78Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y17         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                 31.972    

Slack (MET) :             31.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.967ns  (logic 0.518ns (53.551%)  route 0.449ns (46.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X80Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.449     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y18         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 31.986    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.096%)  route 0.454ns (49.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y16         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 31.995    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.547ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.622ns,  Total Violation       -2.388ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 3.808ns (27.630%)  route 9.974ns (72.370%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.513 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[2]
                         net (fo=3, routed)           1.037    11.549    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    17.096    <hidden>
  -------------------------------------------------------------------
                         required time                         17.096    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.718ns  (logic 4.017ns (29.283%)  route 9.701ns (70.717%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 18.148 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.764    11.485    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.687    18.148    <hidden>
    SLICE_X9Y35          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.556    
                         clock uncertainty           -0.246    17.310    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.237    17.073    <hidden>
  -------------------------------------------------------------------
                         required time                         17.073    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.903ns (28.494%)  route 9.795ns (71.506%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.608 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[1]
                         net (fo=3, routed)           0.857    11.465    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X9Y38          FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.246    17.066    <hidden>
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 3.905ns (28.508%)  route 9.793ns (71.492%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.610 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[0]
                         net (fo=3, routed)           0.856    11.465    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.215    17.097    <hidden>
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 3.791ns (27.701%)  route 9.895ns (72.299%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.496 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/O[0]
                         net (fo=3, routed)           0.957    11.453    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    17.086    <hidden>
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 3.789ns (27.669%)  route 9.905ns (72.331%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.494 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[1]
                         net (fo=3, routed)           0.968    11.461    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.114    <hidden>
  -------------------------------------------------------------------
                         required time                         17.114    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 3.677ns (26.923%)  route 9.980ns (73.077%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           1.043    11.425    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X8Y38          SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X8Y38          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.205    17.107    <hidden>
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.663ns  (logic 4.017ns (29.401%)  route 9.646ns (70.599%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.722 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[1]
                         net (fo=3, routed)           0.708    11.430    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    17.115    <hidden>
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 3.922ns (28.396%)  route 9.890ns (71.604%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.274    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.388    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_2_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.627 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_1/O[2]
                         net (fo=3, routed)           0.953    11.579    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.690    18.151    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism             -0.593    17.559    
                         clock uncertainty           -0.246    17.313    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.294    <hidden>
  -------------------------------------------------------------------
                         required time                         17.294    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 cpu/core/pipeline/reg_em/q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.558ns  (logic 3.677ns (27.121%)  route 9.881ns (72.879%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.850ns = ( 18.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        1.814    -2.233    cpu/core/pipeline/reg_em/clk_temp
    SLICE_X31Y41         FDRE                                         r  cpu/core/pipeline/reg_em/q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  cpu/core/pipeline/reg_em/q_reg[34]/Q
                         net (fo=3, routed)           1.107    -0.670    cpu/core/pipeline/reg_em/Q[34]
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.546 r  cpu/core/pipeline/reg_em/i__carry_i_15/O
                         net (fo=2, routed)           0.856     0.310    cpu/core/pipeline/reg_em/i__carry_i_15_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.434 f  cpu/core/pipeline/reg_em/i__carry_i_13/O
                         net (fo=1, routed)           0.656     1.090    cpu/core/pipeline/reg_de/i__carry_i_4__0_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.124     1.214 r  cpu/core/pipeline/reg_de/i__carry_i_9/O
                         net (fo=32, routed)          1.129     2.343    cpu/core/pipeline/reg_de/stage_execute/i_sel_mux_1__2[1]
    SLICE_X17Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.467 r  cpu/core/pipeline/reg_de/i__carry__2_i_1__1/O
                         net (fo=10, routed)          1.207     3.674    cpu/core/pipeline/reg_de/i_alu_op_1[15]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     3.798 f  cpu/core/pipeline/reg_de/res0_carry__0_i_13/O
                         net (fo=5, routed)           0.678     4.476    cpu/core/pipeline/reg_de/q[12]_i_9_n_0
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.600 r  cpu/core/pipeline/reg_de/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.600    cpu/core/pipeline/stage_execute/alu/S[3]
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.001 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.001    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__0_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.115 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.115    cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.229 r  cpu/core/pipeline/stage_execute/alu/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.765     5.994    cpu/core/pipeline/reg_de/CO[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.118 r  cpu/core/pipeline/reg_de/q[0]_i_5/O
                         net (fo=2, routed)           0.707     6.825    cpu/core/pipeline/reg_de/q[0]_i_5_n_0
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  cpu/core/pipeline/reg_de/stage_fetch_i_14/O
                         net (fo=1, routed)           0.459     7.408    cpu/core/pipeline/reg_de/stage_fetch_i_14_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  cpu/core/pipeline/reg_de/stage_fetch_i_6/O
                         net (fo=2, routed)           0.498     8.030    cpu/core/pipeline/reg_de/stage_fetch_i_6_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.154 r  cpu/core/pipeline/reg_de/stage_fetch_i_1/O
                         net (fo=33, routed)          0.876     9.030    cpu/core/pipeline/stage_fetch/pc_overwrite_en
    SLICE_X18Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.154 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40/O
                         net (fo=1, routed)           0.000     9.154    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_40_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.704    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_8_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.818    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.932    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_6_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.046    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_5_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.160 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.160    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_4_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.382 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[0]
                         net (fo=3, routed)           0.943    11.325    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.689    18.150    <hidden>
    SLICE_X11Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.593    17.558    
                         clock uncertainty           -0.246    17.312    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.268    17.044    <hidden>
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.622ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.026ns (2.120%)  route 1.201ns (97.880%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.687    -0.425    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.900    -0.252    <hidden>
    SLICE_X8Y24          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.246     0.082    
    SLICE_X8Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.197    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.612ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.026ns (2.101%)  route 1.212ns (97.899%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.698    -0.414    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X8Y39          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.246     0.096    
    SLICE_X8Y39          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.198    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.578ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.026ns (2.116%)  route 1.203ns (97.884%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.689    -0.423    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.903    -0.249    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.161    
                         clock uncertainty            0.246     0.085    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.070     0.155    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.575ns  (arrival time - required time)
  Source:                 cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.026ns (2.114%)  route 1.204ns (97.886%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.690    -0.422    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.905    -0.247    <hidden>
    SLICE_X27Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.159    
                         clock uncertainty            0.246     0.087    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.066     0.153    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.226ns (31.896%)  route 0.483ns (68.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  push_button_device/i_data_register_reg[4]/Q
                         net (fo=3, routed)           0.212    -0.137    push_button_device/i_data_register[4]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.098    -0.039 r  push_button_device/data_bus[4]_INST_0/O
                         net (fo=3, routed)           0.270     0.231    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.246     0.094    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     0.144    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[0]/Q
                         net (fo=3, routed)           0.638     0.301    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.907    -0.245    <hidden>
    SLICE_X60Y5          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.157    
                         clock uncertainty            0.246     0.089    
    SLICE_X60Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.191    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 push_button_device/i_data_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.183ns (24.790%)  route 0.555ns (75.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.634    -0.478    push_button_device/clk
    SLICE_X31Y13         FDRE                                         r  push_button_device/i_data_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  push_button_device/i_data_register_reg[1]/Q
                         net (fo=3, routed)           0.288    -0.048    push_button_device/i_data_register[1]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.042    -0.006 r  push_button_device/data_bus[1]_INST_0/O
                         net (fo=3, routed)           0.267     0.261    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.912    -0.240    <hidden>
    SLICE_X12Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.152    
                         clock uncertainty            0.246     0.094    
    SLICE_X12Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.044     0.138    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.249ns (33.273%)  route 0.499ns (66.727%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.638    -0.474    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X17Y38         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[24]/Q
                         net (fo=4, routed)           0.219    -0.114    cpu/core/pipeline/stage_fetch/i_pc_out[24]
    SLICE_X18Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.069 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17/O
                         net (fo=1, routed)           0.000    -0.069    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_17_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.006 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_3/O[3]
                         net (fo=3, routed)           0.281     0.275    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.914    -0.238    <hidden>
    SLICE_X10Y38         SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.150    
                         clock uncertainty            0.246     0.096    
    SLICE_X10Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.133    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.249ns (32.851%)  route 0.509ns (67.149%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.288     0.282    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.911    -0.241    <hidden>
    SLICE_X8Y35          SRL16E                                       r  <hidden>
                         clock pessimism              0.089    -0.153    
                         clock uncertainty            0.246     0.093    
    SLICE_X8Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.037     0.130    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.249ns (33.690%)  route 0.490ns (66.310%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout1_buf/O
                         net (fo=2698, routed)        0.636    -0.476    cpu/core/pipeline/stage_fetch/program_counter/clk
    SLICE_X16Y34         FDRE                                         r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  cpu/core/pipeline/stage_fetch/program_counter/q_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.113    cpu/core/pipeline/stage_fetch/i_pc_out[8]
    SLICE_X18Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.068 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33/O
                         net (fo=1, routed)           0.000    -0.068    cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_33_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.005 r  cpu/core/pipeline/stage_fetch/i_pc_in_inferred_i_7/O[3]
                         net (fo=3, routed)           0.269     0.263    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.909    -0.243    <hidden>
    SLICE_X11Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.089    -0.155    
                         clock uncertainty            0.246     0.091    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.006     0.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      118.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             118.872ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.704ns (23.561%)  route 2.284ns (76.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.819     0.049    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.173 r  numeric_display_interface/i_clk_div_counter[9]_i_1/O
                         net (fo=1, routed)           0.569     0.741    numeric_display_interface/plusOp[9]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[9]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)       -0.067   119.613    numeric_display_interface/i_clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.613    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                118.872    

Slack (MET) :             119.187ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.402%)  route 2.067ns (74.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.124     0.525 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.525    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.031   119.711    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        119.711    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                119.187    

Slack (MET) :             119.203ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.732ns (26.148%)  route 2.067ns (73.852%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           1.171     0.401    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.152     0.553 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.553    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.075   119.755    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        119.755    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                119.203    

Slack (MET) :             119.537ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.704ns (29.062%)  route 1.718ns (70.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 120.245 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.800    -2.247    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456    -1.791 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.896    -0.895    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y24         LUT6 (Prop_lut6_I2_O)        0.124    -0.771 r  numeric_display_interface/i_clk_div_counter[9]_i_2/O
                         net (fo=5, routed)           0.822     0.052    numeric_display_interface/i_clk_div_counter[9]_i_2_n_0
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     0.176 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.176    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.678   120.245    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.421   119.824    
                         clock uncertainty           -0.143   119.680    
    SLICE_X11Y23         FDCE (Setup_fdce_C_D)        0.032   119.712    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        119.712    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                119.537    

Slack (MET) :             119.754ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.000 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.000    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_6
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[13]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                119.754    

Slack (MET) :             119.775ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.021 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.021    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_4
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[15]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                119.775    

Slack (MET) :             119.849ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.095 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.095    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                119.849    

Slack (MET) :             119.865ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.581ns (74.192%)  route 0.550ns (25.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 120.239 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.334 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.334    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.111 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.111    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_7
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.672   120.239    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[12]/C
                         clock pessimism             -0.403   119.836    
                         clock uncertainty           -0.143   119.692    
    SLICE_X16Y24         FDCE (Setup_fdce_C_D)        0.062   119.754    numeric_display_interface/i_disp_start_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        119.754    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                119.865    

Slack (MET) :             119.870ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.578ns (74.156%)  route 0.550ns (25.844%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.114 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.114    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_6
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[9]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.143   119.694    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.756    numeric_display_interface/i_disp_start_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        119.756    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                119.870    

Slack (MET) :             119.891ns  (required time - arrival time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            122.105ns  (clk_out3_clk_wiz_0_1 rise@122.105ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.557ns (73.898%)  route 0.550ns (26.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 120.241 - 122.105 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.805    -2.242    numeric_display_interface/clk_disp
    SLICE_X16Y21         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  numeric_display_interface/i_disp_start_counter_reg[1]/Q
                         net (fo=2, routed)           0.550    -1.236    numeric_display_interface/i_disp_start_counter_reg[1]
    SLICE_X16Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.562 r  numeric_display_interface/i_disp_start_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.562    numeric_display_interface/i_disp_start_counter_reg[0]_i_1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.448 r  numeric_display_interface/i_disp_start_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.448    numeric_display_interface/i_disp_start_counter_reg[4]_i_1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.135 r  numeric_display_interface/i_disp_start_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    numeric_display_interface/i_disp_start_counter_reg[8]_i_1_n_4
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    122.105   122.105 r  
    E3                                                0.000   122.105 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.105    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   123.516 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   124.697    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.856   116.842 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.634   118.476    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   118.567 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          1.674   120.241    numeric_display_interface/clk_disp
    SLICE_X16Y23         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[11]/C
                         clock pessimism             -0.403   119.838    
                         clock uncertainty           -0.143   119.694    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)        0.062   119.756    numeric_display_interface/i_disp_start_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        119.756    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                119.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.199    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.154 r  numeric_display_interface/i_clk_div_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    numeric_display_interface/plusOp[5]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[5]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.249    numeric_display_interface/i_clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.049    -0.138 r  numeric_display_interface/i_clk_div_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    numeric_display_interface/plusOp[8]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[8]/C
                         clock pessimism             -0.231    -0.483    
                         clock uncertainty            0.143    -0.340    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.107    -0.233    numeric_display_interface/i_clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I0_O)        0.042    -0.134 r  numeric_display_interface/i_clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    numeric_display_interface/plusOp[2]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[2]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.234    numeric_display_interface/i_clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[7]/Q
                         net (fo=4, routed)           0.155    -0.187    numeric_display_interface/i_clk_div_counter_reg[7]
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.142 r  numeric_display_interface/i_clk_div_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    numeric_display_interface/plusOp[7]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[7]/C
                         clock pessimism             -0.231    -0.483    
                         clock uncertainty            0.143    -0.340    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.248    numeric_display_interface/i_clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.049    -0.127 r  numeric_display_interface/i_clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    numeric_display_interface/plusOp[4]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[4]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.107    -0.234    numeric_display_interface/i_clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.176    numeric_display_interface/i_clk_div_counter_reg[3]
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[3]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[3]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092    -0.249    numeric_display_interface/i_clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  numeric_display_interface/i_clk_div_counter_reg[1]/Q
                         net (fo=6, routed)           0.167    -0.176    numeric_display_interface/i_clk_div_counter_reg[1]
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.131 r  numeric_display_interface/i_clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    numeric_display_interface/plusOp[1]
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y24         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[1]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.091    -0.250    numeric_display_interface/i_clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.628    -0.484    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.343 f  numeric_display_interface/i_clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.168    -0.174    numeric_display_interface/i_clk_div_counter_reg[0]
    SLICE_X11Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 r  numeric_display_interface/i_clk_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    numeric_display_interface/plusOp[0]
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X11Y25         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[0]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.143    -0.341    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.250    numeric_display_interface/i_clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.629    -0.483    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  numeric_display_interface/i_clk_div_counter_reg[6]/Q
                         net (fo=5, routed)           0.181    -0.160    numeric_display_interface/i_clk_div_counter_reg[6]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  numeric_display_interface/i_clk_div_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    numeric_display_interface/plusOp[6]
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.901    -0.251    numeric_display_interface/clk_disp
    SLICE_X11Y23         FDCE                                         r  numeric_display_interface/i_clk_div_counter_reg[6]/C
                         clock pessimism             -0.231    -0.483    
                         clock uncertainty            0.143    -0.340    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.092    -0.248    numeric_display_interface/i_clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 numeric_display_interface/i_disp_start_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@61.053ns period=122.105ns})
  Destination:            numeric_display_interface/i_disp_start_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@61.053ns period=122.105ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.627    -0.485    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  numeric_display_interface/i_disp_start_counter_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.211    numeric_display_interface/i_disp_start_counter_reg[14]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  numeric_display_interface/i_disp_start_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    numeric_display_interface/i_disp_start_counter_reg[12]_i_1_n_5
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout3_buf/O
                         net (fo=30, routed)          0.900    -0.252    numeric_display_interface/clk_disp
    SLICE_X16Y24         FDCE                                         r  numeric_display_interface/i_disp_start_counter_reg[14]/C
                         clock pessimism             -0.232    -0.485    
                         clock uncertainty            0.143    -0.342    
    SLICE_X16Y24         FDCE (Hold_fdce_C_D)         0.105    -0.237    numeric_display_interface/i_disp_start_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.518ns (17.601%)  route 2.425ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.425     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X72Y19         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.102    17.659    
    SLICE_X72Y15         FDCE (Recov_fdce_C_CLR)     -0.405    17.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.102    17.659    
    SLICE_X72Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    17.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.688    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.518ns (18.629%)  route 2.263ns (81.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 18.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.263     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.717    18.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.421    17.757    
                         clock uncertainty           -0.102    17.655    
    SLICE_X73Y18         FDCE (Recov_fdce_C_CLR)     -0.405    17.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 16.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDPE (Prop_fdpe_C_Q)         0.128    -0.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X79Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.920    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.219    -0.452    
    SLICE_X79Y20         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.495%)  route 0.205ns (55.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.205    -0.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.898    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.197    -0.452    
    SLICE_X56Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.518ns (17.601%)  route 2.425ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.425     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X72Y19         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.102    17.659    
    SLICE_X72Y15         FDCE (Recov_fdce_C_CLR)     -0.405    17.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.102    17.659    
    SLICE_X72Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    17.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.688    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.518ns (18.629%)  route 2.263ns (81.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 18.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.263     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.717    18.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.421    17.757    
                         clock uncertainty           -0.102    17.655    
    SLICE_X73Y18         FDCE (Recov_fdce_C_CLR)     -0.405    17.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 16.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDPE (Prop_fdpe_C_Q)         0.128    -0.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X79Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.920    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.219    -0.452    
                         clock uncertainty            0.102    -0.350    
    SLICE_X79Y20         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.495%)  route 0.205ns (55.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.205    -0.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.898    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.197    -0.452    
                         clock uncertainty            0.102    -0.350    
    SLICE_X56Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.102    17.658    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.402    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.419    

Slack (MET) :             16.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.518ns (17.601%)  route 2.425ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.425     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.102    17.654    
    SLICE_X72Y19         FDCE (Recov_fdce_C_CLR)     -0.405    17.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 16.563    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.102    17.659    
    SLICE_X72Y15         FDCE (Recov_fdce_C_CLR)     -0.405    17.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.102    17.659    
    SLICE_X72Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    17.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.688    

Slack (MET) :             16.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.518ns (18.629%)  route 2.263ns (81.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 18.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.263     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.717    18.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.421    17.757    
                         clock uncertainty           -0.102    17.655    
    SLICE_X73Y18         FDCE (Recov_fdce_C_CLR)     -0.405    17.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 16.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.217    -0.473    
                         clock uncertainty            0.102    -0.371    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDPE (Prop_fdpe_C_Q)         0.128    -0.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X79Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.920    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.219    -0.452    
                         clock uncertainty            0.102    -0.350    
    SLICE_X79Y20         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.495%)  route 0.205ns (55.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.205    -0.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.898    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.197    -0.452    
                         clock uncertainty            0.102    -0.350    
    SLICE_X56Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.097    17.663    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         17.258    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.407    

Slack (MET) :             16.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.097    17.663    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         17.258    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.407    

Slack (MET) :             16.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.518ns (16.666%)  route 2.590ns (83.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 18.181 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.590     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.720    18.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.421    17.760    
                         clock uncertainty           -0.097    17.663    
    SLICE_X73Y16         FDCE (Recov_fdce_C_CLR)     -0.405    17.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.258    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 16.407    

Slack (MET) :             16.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.097    17.659    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.424    

Slack (MET) :             16.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.097    17.659    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.424    

Slack (MET) :             16.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.518ns (16.780%)  route 2.569ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.569     0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y20         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y20         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.097    17.659    
    SLICE_X73Y20         FDCE (Recov_fdce_C_CLR)     -0.405    17.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                 16.424    

Slack (MET) :             16.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.518ns (17.601%)  route 2.425ns (82.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 18.177 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.425     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.716    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.421    17.756    
                         clock uncertainty           -0.097    17.659    
    SLICE_X72Y19         FDCE (Recov_fdce_C_CLR)     -0.405    17.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 16.568    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.097    17.664    
    SLICE_X72Y15         FDCE (Recov_fdce_C_CLR)     -0.405    17.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         17.259    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.052%)  route 2.351ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 18.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.351     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.721    18.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.421    17.761    
                         clock uncertainty           -0.097    17.664    
    SLICE_X72Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    17.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.693    

Slack (MET) :             16.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.518ns (18.629%)  route 2.263ns (81.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 18.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.257ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.790    -2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X58Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.518    -1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=204, routed)         2.263     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X73Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    14.736 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    16.370    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       1.717    18.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.421    17.757    
                         clock uncertainty           -0.097    17.660    
    SLICE_X73Y18         FDCE (Recov_fdce_C_CLR)     -0.405    17.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         17.255    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 16.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.429%)  route 0.117ns (41.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117    -0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X53Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.897    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.217    -0.473    
    SLICE_X53Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.130%)  route 0.184ns (52.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X80Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.922    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X80Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.197    -0.428    
    SLICE_X80Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.647    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y19         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDPE (Prop_fdpe_C_Q)         0.128    -0.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X79Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.920    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.219    -0.452    
    SLICE_X79Y20         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.495%)  route 0.205ns (55.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.625    -0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164    -0.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.205    -0.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X56Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    cpu_main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cpu_main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    cpu_main_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  cpu_main_clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    cpu_main_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  cpu_main_clk/inst/clkout2_buf/O
                         net (fo=10587, routed)       0.898    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.197    -0.452    
    SLICE_X56Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.067ns (18.055%)  route 4.843ns (81.945%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.289    36.756    
                         clock uncertainty           -0.035    36.721    
    SLICE_X72Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.316    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 26.748    

Slack (MET) :             26.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.067ns (18.055%)  route 4.843ns (81.945%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.289    36.756    
                         clock uncertainty           -0.035    36.721    
    SLICE_X72Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.316    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 26.748    

Slack (MET) :             26.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.067ns (18.055%)  route 4.843ns (81.945%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.289    36.756    
                         clock uncertainty           -0.035    36.721    
    SLICE_X72Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.316    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 26.748    

Slack (MET) :             26.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.067ns (18.055%)  route 4.843ns (81.945%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.289    36.756    
                         clock uncertainty           -0.035    36.721    
    SLICE_X72Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.316    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 26.748    

Slack (MET) :             27.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.067ns (19.227%)  route 4.483ns (80.773%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.417 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.564     9.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.657    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.289    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X71Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.266    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 27.059    

Slack (MET) :             27.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.067ns (19.227%)  route 4.483ns (80.773%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.417 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.564     9.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.657    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.289    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X70Y25         FDCE (Recov_fdce_C_CLR)     -0.361    36.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.310    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 27.103    

Slack (MET) :             27.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.067ns (19.227%)  route 4.483ns (80.773%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.417 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.564     9.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.657    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.289    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X70Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.352    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 27.145    

Slack (MET) :             27.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.067ns (19.227%)  route 4.483ns (80.773%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.417 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.564     9.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.657    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.289    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X70Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.352    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 27.145    

Slack (MET) :             27.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.067ns (19.227%)  route 4.483ns (80.773%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.417 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.564     9.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.657    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.289    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X70Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.352    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 27.145    

Slack (MET) :             27.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.067ns (19.227%)  route 4.483ns (80.773%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 36.417 - 33.000 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.616     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.419     4.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.679     5.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X68Y70         LUT4 (Prop_lut4_I2_O)        0.322     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           2.240     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X69Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.564     9.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         1.657    36.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.289    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X70Y25         FDCE (Recov_fdce_C_CLR)     -0.319    36.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.352    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 27.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.259%)  route 0.216ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.624     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.128     1.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.216     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X51Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.896     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.132     1.685    
    SLICE_X51Y16         FDPE (Remov_fdpe_C_PRE)     -0.149     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.273%)  route 0.357ns (65.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.624     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.258     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X52Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.891     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.132     1.680    
    SLICE_X52Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.273%)  route 0.357ns (65.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.624     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.258     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X52Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.891     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.132     1.680    
    SLICE_X52Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.273%)  route 0.357ns (65.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.624     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.258     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X52Y20         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.891     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.132     1.680    
    SLICE_X52Y20         FDPE (Remov_fdpe_C_PRE)     -0.095     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.166%)  route 0.186ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.646     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.922     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.361     1.482    
    SLICE_X79Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.166%)  route 0.186ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.646     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.922     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.361     1.482    
    SLICE_X79Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.166%)  route 0.186ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.646     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.922     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.361     1.482    
    SLICE_X79Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.166%)  route 0.186ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.646     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.922     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.361     1.482    
    SLICE_X79Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.166%)  route 0.186ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.646     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y18         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y16         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.922     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.361     1.482    
    SLICE_X79Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.658%)  route 0.190ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.619     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.190     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X53Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=502, routed)         0.893     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.381     1.433    
    SLICE_X53Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.407    





