$comment
	File created using the following command:
		vcd file PC.msim.vcd -direction
$end
$date
	Tue May 11 00:04:50 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module main_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " opcodeteste [3] $end
$var wire 1 # opcodeteste [2] $end
$var wire 1 $ opcodeteste [1] $end
$var wire 1 % opcodeteste [0] $end
$var wire 1 & teste [7] $end
$var wire 1 ' teste [6] $end
$var wire 1 ( teste [5] $end
$var wire 1 ) teste [4] $end
$var wire 1 * teste [3] $end
$var wire 1 + teste [2] $end
$var wire 1 , teste [1] $end
$var wire 1 - teste [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_clk $end
$var wire 1 8 ww_teste [7] $end
$var wire 1 9 ww_teste [6] $end
$var wire 1 : ww_teste [5] $end
$var wire 1 ; ww_teste [4] $end
$var wire 1 < ww_teste [3] $end
$var wire 1 = ww_teste [2] $end
$var wire 1 > ww_teste [1] $end
$var wire 1 ? ww_teste [0] $end
$var wire 1 @ ww_opcodeteste [3] $end
$var wire 1 A ww_opcodeteste [2] $end
$var wire 1 B ww_opcodeteste [1] $end
$var wire 1 C ww_opcodeteste [0] $end
$var wire 1 D \teste[1]~input_o\ $end
$var wire 1 E \teste[2]~input_o\ $end
$var wire 1 F \teste[3]~input_o\ $end
$var wire 1 G \teste[4]~input_o\ $end
$var wire 1 H \teste[5]~input_o\ $end
$var wire 1 I \teste[6]~input_o\ $end
$var wire 1 J \teste[7]~input_o\ $end
$var wire 1 K \opcodeteste[0]~output_o\ $end
$var wire 1 L \opcodeteste[1]~output_o\ $end
$var wire 1 M \opcodeteste[2]~output_o\ $end
$var wire 1 N \opcodeteste[3]~output_o\ $end
$var wire 1 O \clk~input_o\ $end
$var wire 1 P \teste[0]~input_o\ $end
$var wire 1 Q \unidadedecontrole|opULA\ [3] $end
$var wire 1 R \unidadedecontrole|opULA\ [2] $end
$var wire 1 S \unidadedecontrole|opULA\ [1] $end
$var wire 1 T \unidadedecontrole|opULA\ [0] $end
$var wire 1 U \Pc_para_MemoriaInstru|saida\ [7] $end
$var wire 1 V \Pc_para_MemoriaInstru|saida\ [6] $end
$var wire 1 W \Pc_para_MemoriaInstru|saida\ [5] $end
$var wire 1 X \Pc_para_MemoriaInstru|saida\ [4] $end
$var wire 1 Y \Pc_para_MemoriaInstru|saida\ [3] $end
$var wire 1 Z \Pc_para_MemoriaInstru|saida\ [2] $end
$var wire 1 [ \Pc_para_MemoriaInstru|saida\ [1] $end
$var wire 1 \ \Pc_para_MemoriaInstru|saida\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0.
1/
x0
11
12
13
14
15
16
07
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0&
0'
0(
0)
0*
0+
0,
0-
0"
0#
0$
0%
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
xQ
xR
xS
0T
xU
xV
xW
xX
xY
xZ
x[
0\
$end
#150000
1!
1-
17
1?
1P
1O
#300000
0!
0-
1,
07
0?
1>
1D
0P
0O
#450000
1!
1-
17
1?
1P
1O
#600000
0!
0-
0,
1+
07
0?
0>
1=
1E
0D
0P
0O
#750000
1!
1-
17
1?
1P
1O
#900000
0!
0-
1,
07
0?
1>
1D
0P
0O
#1000000
