// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tracking_update_slack (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        u_1_address0,
        u_1_ce0,
        u_1_q0,
        y_1_address0,
        y_1_ce0,
        y_1_q0,
        znew_1_address0,
        znew_1_ce0,
        znew_1_we0,
        znew_1_d0,
        znew_1_q0,
        tiny_en_input_bound,
        u_min_1_address0,
        u_min_1_ce0,
        u_min_1_q0,
        m1_1_address0,
        m1_1_ce0,
        m1_1_we0,
        m1_1_d0,
        m1_1_q0,
        u_max_1_address0,
        u_max_1_ce0,
        u_max_1_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        g_1_address0,
        g_1_ce0,
        g_1_q0,
        vnew_1_address0,
        vnew_1_ce0,
        vnew_1_we0,
        vnew_1_d0,
        vnew_1_q0,
        tiny_en_state_bound,
        x_min_1_address0,
        x_min_1_ce0,
        x_min_1_q0,
        s1_1_address0,
        s1_1_ce0,
        s1_1_we0,
        s1_1_d0,
        s1_1_q0,
        x_max_1_address0,
        x_max_1_ce0,
        x_max_1_q0
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] u_1_address0;
output   u_1_ce0;
input  [31:0] u_1_q0;
output  [5:0] y_1_address0;
output   y_1_ce0;
input  [31:0] y_1_q0;
output  [5:0] znew_1_address0;
output   znew_1_ce0;
output   znew_1_we0;
output  [31:0] znew_1_d0;
input  [31:0] znew_1_q0;
input  [0:0] tiny_en_input_bound;
output  [5:0] u_min_1_address0;
output   u_min_1_ce0;
input  [31:0] u_min_1_q0;
output  [5:0] m1_1_address0;
output   m1_1_ce0;
output   m1_1_we0;
output  [31:0] m1_1_d0;
input  [31:0] m1_1_q0;
output  [5:0] u_max_1_address0;
output   u_max_1_ce0;
input  [31:0] u_max_1_q0;
output  [6:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [6:0] g_1_address0;
output   g_1_ce0;
input  [31:0] g_1_q0;
output  [6:0] vnew_1_address0;
output   vnew_1_ce0;
output   vnew_1_we0;
output  [31:0] vnew_1_d0;
input  [31:0] vnew_1_q0;
input  [0:0] tiny_en_state_bound;
output  [6:0] x_min_1_address0;
output   x_min_1_ce0;
input  [31:0] x_min_1_q0;
output  [6:0] s1_1_address0;
output   s1_1_ce0;
output   s1_1_we0;
output  [31:0] s1_1_d0;
input  [31:0] s1_1_q0;
output  [6:0] x_max_1_address0;
output   x_max_1_ce0;
input  [31:0] x_max_1_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg u_1_ce0;
reg y_1_ce0;
reg[5:0] znew_1_address0;
reg znew_1_ce0;
reg znew_1_we0;
reg[31:0] znew_1_d0;
reg u_min_1_ce0;
reg[5:0] m1_1_address0;
reg m1_1_ce0;
reg m1_1_we0;
reg u_max_1_ce0;
reg[6:0] vnew_1_address0;
reg vnew_1_ce0;
reg vnew_1_we0;
reg[31:0] vnew_1_d0;
reg[6:0] s1_1_address0;
reg s1_1_ce0;
reg s1_1_we0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] add_ln176_fu_290_p2;
reg   [3:0] add_ln176_reg_657;
wire    ap_CS_fsm_state2;
wire   [5:0] tmp_s_fu_296_p3;
reg   [5:0] tmp_s_reg_662;
wire   [0:0] icmp_ln176_fu_284_p2;
wire   [0:0] tiny_en_input_bound_load_load_fu_304_p1;
wire   [2:0] add_ln177_fu_323_p2;
reg   [2:0] add_ln177_reg_681;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln178_fu_334_p1;
reg   [63:0] zext_ln178_reg_686;
wire   [0:0] icmp_ln177_fu_317_p2;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln107_fu_353_p2;
reg   [3:0] add_ln107_reg_714;
wire    ap_CS_fsm_state6;
wire   [5:0] tmp_6_fu_359_p3;
reg   [5:0] tmp_6_reg_719;
wire   [0:0] icmp_ln107_fu_347_p2;
wire   [2:0] add_ln108_fu_382_p2;
reg   [2:0] add_ln108_reg_734;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln109_fu_393_p1;
reg   [63:0] zext_ln109_reg_739;
wire   [0:0] icmp_ln108_fu_376_p2;
wire   [3:0] add_ln89_fu_505_p2;
reg   [3:0] add_ln89_reg_757;
wire    ap_CS_fsm_state9;
wire   [5:0] tmp_7_fu_511_p3;
reg   [5:0] tmp_7_reg_762;
wire   [0:0] icmp_ln89_fu_499_p2;
wire   [2:0] add_ln90_fu_529_p2;
reg   [2:0] add_ln90_reg_770;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln91_fu_540_p1;
reg   [63:0] zext_ln91_reg_775;
wire   [0:0] icmp_ln90_fu_523_p2;
wire   [0:0] tiny_en_state_bound_load_load_fu_643_p1;
wire    ap_CS_fsm_state12;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_done;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_idle;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_ready;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_x_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_x_1_ce0;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_g_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_g_1_ce0;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_ce0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_we0;
wire   [31:0] grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_d0;
wire   [31:0] grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_din0;
wire   [31:0] grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_din1;
wire   [1:0] grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_opcode;
wire    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_ce;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_done;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_idle;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_ready;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_x_min_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_x_min_1_ce0;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_vnew_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_vnew_1_ce0;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_ce0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_we0;
wire   [31:0] grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_d0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_done;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_idle;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_ready;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_x_max_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_x_max_1_ce0;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_s1_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_s1_1_ce0;
wire   [6:0] grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_address0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_ce0;
wire    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_we0;
wire   [31:0] grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_d0;
reg   [2:0] j_reg_198;
wire    ap_CS_fsm_state5;
reg   [2:0] j_1_reg_209;
wire    ap_CS_fsm_state8;
reg   [2:0] j_2_reg_220;
wire    ap_CS_fsm_state11;
reg    grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start_reg;
reg    grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [3:0] i_fu_84;
reg   [3:0] i_1_fu_88;
reg   [3:0] i_2_fu_92;
wire   [31:0] grp_fu_261_p2;
wire   [31:0] select_ln91_fu_634_p3;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
reg   [31:0] grp_fu_268_p0;
reg   [31:0] grp_fu_268_p1;
wire   [5:0] zext_ln177_fu_313_p1;
wire   [5:0] add_ln178_fu_329_p2;
wire   [5:0] zext_ln108_fu_372_p1;
wire   [5:0] add_ln109_fu_388_p2;
wire   [31:0] bitcast_ln109_fu_403_p1;
wire   [31:0] bitcast_ln109_1_fu_421_p1;
wire   [7:0] tmp_fu_407_p4;
wire   [22:0] trunc_ln109_fu_417_p1;
wire   [0:0] icmp_ln109_1_fu_445_p2;
wire   [0:0] icmp_ln109_fu_439_p2;
wire   [7:0] tmp_1_fu_425_p4;
wire   [22:0] trunc_ln109_2_fu_435_p1;
wire   [0:0] icmp_ln109_3_fu_463_p2;
wire   [0:0] icmp_ln109_2_fu_457_p2;
wire   [0:0] or_ln109_fu_451_p2;
wire   [0:0] or_ln109_1_fu_469_p2;
wire   [0:0] and_ln109_fu_475_p2;
wire   [0:0] grp_fu_268_p2;
wire   [0:0] and_ln109_1_fu_481_p2;
wire   [5:0] zext_ln90_fu_519_p1;
wire   [5:0] add_ln91_fu_535_p2;
wire   [31:0] bitcast_ln91_fu_550_p1;
wire   [31:0] bitcast_ln91_1_fu_568_p1;
wire   [7:0] tmp_3_fu_554_p4;
wire   [22:0] trunc_ln91_fu_564_p1;
wire   [0:0] icmp_ln91_1_fu_592_p2;
wire   [0:0] icmp_ln91_fu_586_p2;
wire   [7:0] tmp_4_fu_572_p4;
wire   [22:0] trunc_ln91_2_fu_582_p1;
wire   [0:0] icmp_ln91_3_fu_610_p2;
wire   [0:0] icmp_ln91_2_fu_604_p2;
wire   [0:0] or_ln91_fu_598_p2;
wire   [0:0] or_ln91_1_fu_616_p2;
wire   [0:0] and_ln91_fu_622_p2;
wire   [0:0] and_ln91_1_fu_628_p2;
reg    grp_fu_261_ce;
reg   [4:0] grp_fu_268_opcode;
reg    ap_block_state16_on_subcall_done;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start_reg = 1'b0;
#0 grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start_reg = 1'b0;
#0 grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start_reg = 1'b0;
end

tracking_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2 grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start),
    .ap_done(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_done),
    .ap_idle(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_idle),
    .ap_ready(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_ready),
    .x_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_x_1_address0),
    .x_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_x_1_ce0),
    .x_1_q0(x_1_q0),
    .g_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_g_1_address0),
    .g_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_g_1_ce0),
    .g_1_q0(g_1_q0),
    .vnew_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_address0),
    .vnew_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_ce0),
    .vnew_1_we0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_we0),
    .vnew_1_d0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_d0),
    .grp_fu_261_p_din0(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_din0),
    .grp_fu_261_p_din1(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_din1),
    .grp_fu_261_p_opcode(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_opcode),
    .grp_fu_261_p_dout0(grp_fu_261_p2),
    .grp_fu_261_p_ce(grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_ce)
);

tracking_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2 grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start),
    .ap_done(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_done),
    .ap_idle(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_idle),
    .ap_ready(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_ready),
    .x_min_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_x_min_1_address0),
    .x_min_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_x_min_1_ce0),
    .x_min_1_q0(x_min_1_q0),
    .vnew_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_vnew_1_address0),
    .vnew_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_vnew_1_ce0),
    .vnew_1_q0(vnew_1_q0),
    .s1_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_address0),
    .s1_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_ce0),
    .s1_1_we0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_we0),
    .s1_1_d0(grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_d0)
);

tracking_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2 grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start),
    .ap_done(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_done),
    .ap_idle(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_idle),
    .ap_ready(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_ready),
    .x_max_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_x_max_1_address0),
    .x_max_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_x_max_1_ce0),
    .x_max_1_q0(x_max_1_q0),
    .s1_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_s1_1_address0),
    .s1_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_s1_1_ce0),
    .s1_1_q0(s1_1_q0),
    .vnew_1_address0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_address0),
    .vnew_1_ce0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_ce0),
    .vnew_1_we0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_we0),
    .vnew_1_d0(grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_d0)
);

tracking_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_261_p0),
    .din1(grp_fu_261_p1),
    .ce(grp_fu_261_ce),
    .dout(grp_fu_261_p2)
);

tracking_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U94(
    .din0(grp_fu_268_p0),
    .din1(grp_fu_268_p1),
    .opcode(grp_fu_268_opcode),
    .dout(grp_fu_268_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_ready == 1'b1)) begin
            grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ((icmp_ln89_fu_499_p2 == 1'd1) | (tiny_en_input_bound_load_load_fu_304_p1 == 1'd0)))) begin
            grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_ready == 1'b1)) begin
            grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start_reg <= 1'b1;
        end else if ((grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_ready == 1'b1)) begin
            grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tiny_en_input_bound_load_load_fu_304_p1 == 1'd1) & (icmp_ln176_fu_284_p2 == 1'd1))) begin
        i_1_fu_88 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln108_fu_376_p2 == 1'd1))) begin
        i_1_fu_88 <= add_ln107_reg_714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln107_fu_347_p2 == 1'd1))) begin
        i_2_fu_92 <= 4'd0;
    end else if (((icmp_ln90_fu_523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_2_fu_92 <= add_ln89_reg_757;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_84 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln177_fu_317_p2 == 1'd1))) begin
        i_fu_84 <= add_ln176_reg_657;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln107_fu_347_p2 == 1'd0))) begin
        j_1_reg_209 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_1_reg_209 <= add_ln108_reg_734;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln89_fu_499_p2 == 1'd0) & (tiny_en_input_bound_load_load_fu_304_p1 == 1'd1))) begin
        j_2_reg_220 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        j_2_reg_220 <= add_ln90_reg_770;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln176_fu_284_p2 == 1'd0))) begin
        j_reg_198 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        j_reg_198 <= add_ln177_reg_681;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln107_reg_714 <= add_ln107_fu_353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln108_reg_734 <= add_ln108_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln176_reg_657 <= add_ln176_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln177_reg_681 <= add_ln177_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tiny_en_input_bound_load_load_fu_304_p1 == 1'd1))) begin
        add_ln89_reg_757 <= add_ln89_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln90_reg_770 <= add_ln90_fu_529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln107_fu_347_p2 == 1'd0))) begin
        tmp_6_reg_719[5 : 2] <= tmp_6_fu_359_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln89_fu_499_p2 == 1'd0) & (tiny_en_input_bound_load_load_fu_304_p1 == 1'd1))) begin
        tmp_7_reg_762[5 : 2] <= tmp_7_fu_511_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln176_fu_284_p2 == 1'd0))) begin
        tmp_s_reg_662[5 : 2] <= tmp_s_fu_296_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln108_fu_376_p2 == 1'd0))) begin
        zext_ln109_reg_739[5 : 0] <= zext_ln109_fu_393_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln177_fu_317_p2 == 1'd0))) begin
        zext_ln178_reg_686[5 : 0] <= zext_ln178_fu_334_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_523_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        zext_ln91_reg_775[5 : 0] <= zext_ln91_fu_540_p1[5 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_261_ce = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_ce;
    end else begin
        grp_fu_261_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_261_p0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_261_p0 = u_1_q0;
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_261_p1 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_grp_fu_261_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_261_p1 = y_1_q0;
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_268_opcode = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_268_opcode = 5'd2;
    end else begin
        grp_fu_268_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_268_p0 = u_max_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_268_p0 = u_min_1_q0;
    end else begin
        grp_fu_268_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_268_p1 = m1_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_268_p1 = znew_1_q0;
    end else begin
        grp_fu_268_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        m1_1_address0 = zext_ln91_fu_540_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        m1_1_address0 = zext_ln109_reg_739;
    end else begin
        m1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10))) begin
        m1_1_ce0 = 1'b1;
    end else begin
        m1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m1_1_we0 = 1'b1;
    end else begin
        m1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tiny_en_state_bound == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        s1_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_s1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s1_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_address0;
    end else begin
        s1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((tiny_en_state_bound == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        s1_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_s1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s1_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_ce0;
    end else begin
        s1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        s1_1_we0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_we0;
    end else begin
        s1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        u_1_ce0 = 1'b1;
    end else begin
        u_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_max_1_ce0 = 1'b1;
    end else begin
        u_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        u_min_1_ce0 = 1'b1;
    end else begin
        u_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tiny_en_state_bound == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        vnew_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        vnew_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_vnew_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vnew_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_address0;
    end else begin
        vnew_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((tiny_en_state_bound == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        vnew_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        vnew_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_vnew_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vnew_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_ce0;
    end else begin
        vnew_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tiny_en_state_bound == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        vnew_1_d0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vnew_1_d0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_d0;
    end else begin
        vnew_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((tiny_en_state_bound == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        vnew_1_we0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_vnew_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vnew_1_we0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_vnew_1_we0;
    end else begin
        vnew_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        y_1_ce0 = 1'b1;
    end else begin
        y_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        znew_1_address0 = zext_ln91_reg_775;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        znew_1_address0 = zext_ln109_fu_393_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        znew_1_address0 = zext_ln178_reg_686;
    end else begin
        znew_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state7))) begin
        znew_1_ce0 = 1'b1;
    end else begin
        znew_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        znew_1_d0 = select_ln91_fu_634_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        znew_1_d0 = grp_fu_261_p2;
    end else begin
        znew_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5))) begin
        znew_1_we0 = 1'b1;
    end else begin
        znew_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tiny_en_input_bound_load_load_fu_304_p1 == 1'd1) & (icmp_ln176_fu_284_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state2) & (tiny_en_input_bound_load_load_fu_304_p1 == 1'd0) & (icmp_ln176_fu_284_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln177_fu_317_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln107_fu_347_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln108_fu_376_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & ((icmp_ln89_fu_499_p2 == 1'd1) | (tiny_en_input_bound_load_load_fu_304_p1 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln90_fu_523_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_done == 1'b1) & (tiny_en_state_bound_load_load_fu_643_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_done == 1'b1) & (tiny_en_state_bound == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_fu_353_p2 = (i_1_fu_88 + 4'd1);

assign add_ln108_fu_382_p2 = (j_1_reg_209 + 3'd1);

assign add_ln109_fu_388_p2 = (zext_ln108_fu_372_p1 + tmp_6_reg_719);

assign add_ln176_fu_290_p2 = (i_fu_84 + 4'd1);

assign add_ln177_fu_323_p2 = (j_reg_198 + 3'd1);

assign add_ln178_fu_329_p2 = (zext_ln177_fu_313_p1 + tmp_s_reg_662);

assign add_ln89_fu_505_p2 = (i_2_fu_92 + 4'd1);

assign add_ln90_fu_529_p2 = (j_2_reg_220 + 3'd1);

assign add_ln91_fu_535_p2 = (zext_ln90_fu_519_p1 + tmp_7_reg_762);

assign and_ln109_1_fu_481_p2 = (grp_fu_268_p2 & and_ln109_fu_475_p2);

assign and_ln109_fu_475_p2 = (or_ln109_fu_451_p2 & or_ln109_1_fu_469_p2);

assign and_ln91_1_fu_628_p2 = (grp_fu_268_p2 & and_ln91_fu_622_p2);

assign and_ln91_fu_622_p2 = (or_ln91_fu_598_p2 & or_ln91_1_fu_616_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_done == 1'b0) & (tiny_en_state_bound == 1'd1));
end

assign bitcast_ln109_1_fu_421_p1 = znew_1_q0;

assign bitcast_ln109_fu_403_p1 = u_min_1_q0;

assign bitcast_ln91_1_fu_568_p1 = m1_1_q0;

assign bitcast_ln91_fu_550_p1 = u_max_1_q0;

assign g_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_g_1_address0;

assign g_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_g_1_ce0;

assign grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_ap_start_reg;

assign grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_ap_start_reg;

assign grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_ap_start_reg;

assign icmp_ln107_fu_347_p2 = ((i_1_fu_88 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_376_p2 = ((j_1_reg_209 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln109_1_fu_445_p2 = ((trunc_ln109_fu_417_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_2_fu_457_p2 = ((tmp_1_fu_425_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln109_3_fu_463_p2 = ((trunc_ln109_2_fu_435_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_439_p2 = ((tmp_fu_407_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_284_p2 = ((i_fu_84 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_317_p2 = ((j_reg_198 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_499_p2 = ((i_2_fu_92 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_523_p2 = ((j_2_reg_220 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_592_p2 = ((trunc_ln91_fu_564_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_2_fu_604_p2 = ((tmp_4_fu_572_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln91_3_fu_610_p2 = ((trunc_ln91_2_fu_582_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_586_p2 = ((tmp_3_fu_554_p4 != 8'd255) ? 1'b1 : 1'b0);

assign m1_1_d0 = ((and_ln109_1_fu_481_p2[0:0] == 1'b1) ? u_min_1_q0 : znew_1_q0);

assign or_ln109_1_fu_469_p2 = (icmp_ln109_3_fu_463_p2 | icmp_ln109_2_fu_457_p2);

assign or_ln109_fu_451_p2 = (icmp_ln109_fu_439_p2 | icmp_ln109_1_fu_445_p2);

assign or_ln91_1_fu_616_p2 = (icmp_ln91_3_fu_610_p2 | icmp_ln91_2_fu_604_p2);

assign or_ln91_fu_598_p2 = (icmp_ln91_fu_586_p2 | icmp_ln91_1_fu_592_p2);

assign s1_1_d0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_s1_1_d0;

assign select_ln91_fu_634_p3 = ((and_ln91_1_fu_628_p2[0:0] == 1'b1) ? u_max_1_q0 : m1_1_q0);

assign tiny_en_input_bound_load_load_fu_304_p1 = tiny_en_input_bound;

assign tiny_en_state_bound_load_load_fu_643_p1 = tiny_en_state_bound;

assign tmp_1_fu_425_p4 = {{bitcast_ln109_1_fu_421_p1[30:23]}};

assign tmp_3_fu_554_p4 = {{bitcast_ln91_fu_550_p1[30:23]}};

assign tmp_4_fu_572_p4 = {{bitcast_ln91_1_fu_568_p1[30:23]}};

assign tmp_6_fu_359_p3 = {{i_1_fu_88}, {2'd0}};

assign tmp_7_fu_511_p3 = {{i_2_fu_92}, {2'd0}};

assign tmp_fu_407_p4 = {{bitcast_ln109_fu_403_p1[30:23]}};

assign tmp_s_fu_296_p3 = {{i_fu_84}, {2'd0}};

assign trunc_ln109_2_fu_435_p1 = bitcast_ln109_1_fu_421_p1[22:0];

assign trunc_ln109_fu_417_p1 = bitcast_ln109_fu_403_p1[22:0];

assign trunc_ln91_2_fu_582_p1 = bitcast_ln91_1_fu_568_p1[22:0];

assign trunc_ln91_fu_564_p1 = bitcast_ln91_fu_550_p1[22:0];

assign u_1_address0 = zext_ln178_fu_334_p1;

assign u_max_1_address0 = zext_ln91_fu_540_p1;

assign u_min_1_address0 = zext_ln109_fu_393_p1;

assign x_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_x_1_address0;

assign x_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_176_1_VITIS_LOOP_177_2_fu_231_x_1_ce0;

assign x_max_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_x_max_1_address0;

assign x_max_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_89_1_VITIS_LOOP_90_2_fu_251_x_max_1_ce0;

assign x_min_1_address0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_x_min_1_address0;

assign x_min_1_ce0 = grp_update_slack_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_fu_241_x_min_1_ce0;

assign y_1_address0 = zext_ln178_fu_334_p1;

assign zext_ln108_fu_372_p1 = j_1_reg_209;

assign zext_ln109_fu_393_p1 = add_ln109_fu_388_p2;

assign zext_ln177_fu_313_p1 = j_reg_198;

assign zext_ln178_fu_334_p1 = add_ln178_fu_329_p2;

assign zext_ln90_fu_519_p1 = j_2_reg_220;

assign zext_ln91_fu_540_p1 = add_ln91_fu_535_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_662[1:0] <= 2'b00;
    zext_ln178_reg_686[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_6_reg_719[1:0] <= 2'b00;
    zext_ln109_reg_739[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_7_reg_762[1:0] <= 2'b00;
    zext_ln91_reg_775[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //tracking_update_slack
