{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 4,
    "design__inferred_latch__count": 0,
    "design__instance__count": 49454,
    "design__instance__area": 204376,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 194,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2,
    "power__internal__total": 0.0009117978042922914,
    "power__switching__total": 0.0013364297337830067,
    "power__leakage__total": 2.2796707810357475e-07,
    "power__total": 0.002248455537483096,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3480927034031334,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.35533041403881493,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2672210306444878,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 37.690893251053964,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.267221,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1356,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 24,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 4,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.41168122853730665,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.42295709798351294,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8285273812646973,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 27.963491869114915,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.828527,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 27.963491,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 8,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 24,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.32182771247754155,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3267182450393291,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.07797285260378949,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 38.443255000805465,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.077973,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 1715,
    "design__max_fanout_violation__count": 24,
    "design__max_cap_violation__count": 9,
    "clock__skew__worst_hold": -0.31327111236245586,
    "clock__skew__worst_setup": 0.3184754494710287,
    "timing__hold__ws": 0.07797285260378949,
    "timing__setup__ws": 27.44042226667802,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.077973,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 27.440422,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 464.11 474.83",
    "design__core__bbox": "5.52 10.88 458.16 462.4",
    "design__io": 204,
    "design__die__area": 220373,
    "design__core__area": 204376,
    "design__instance__count__stdcell": 9478,
    "design__instance__area__stdcell": 63744.9,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.3119,
    "design__instance__utilization__stdcell": 0.3119,
    "design__rows": 166,
    "design__rows:unithd": 166,
    "design__sites": 163344,
    "design__sites:unithd": 163344,
    "design__instance__count__class:inverter": 60,
    "design__instance__area__class:inverter": 287.776,
    "design__instance__count__class:sequential_cell": 173,
    "design__instance__area__class:sequential_cell": 3463.32,
    "design__instance__count__class:multi_input_combinational_cell": 5112,
    "design__instance__area__class:multi_input_combinational_cell": 48484,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 39976,
    "design__instance__area__class:fill_cell": 140631,
    "design__instance__count__class:tap_cell": 2940,
    "design__instance__area__class:tap_cell": 3678.53,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vssa1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count__net:vssa2": 0,
    "design__power_grid_violation__count__net:cdda2": 0,
    "design__power_grid_violation__count__net:vssd2": 0,
    "design__power_grid_violation__count__net:vccd2": 0,
    "design__power_grid_violation__count__net:vdda1": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 806,
    "design__instance__area__class:timing_repair_buffer": 6494.98,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 467704,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 17,
    "design__instance__area__class:clock_buffer": 245.235,
    "design__instance__count__class:clock_inverter": 15,
    "design__instance__area__class:clock_inverter": 202.694,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 25,
    "global_route__vias": 63713,
    "global_route__wirelength": 717344,
    "antenna__violating__nets": 118,
    "antenna__violating__pins": 157,
    "route__antenna_violation__count": 118,
    "antenna_diodes_count": 355,
    "design__instance__count__class:antenna_cell": 355,
    "design__instance__area__class:antenna_cell": 888.352,
    "route__net": 6299,
    "route__net__special": 8,
    "route__drc_errors__iter:0": 4800,
    "route__wirelength__iter:0": 567621,
    "route__drc_errors__iter:1": 2752,
    "route__wirelength__iter:1": 565744,
    "route__drc_errors__iter:2": 2337,
    "route__wirelength__iter:2": 564640,
    "route__drc_errors__iter:3": 310,
    "route__wirelength__iter:3": 564664,
    "route__drc_errors__iter:4": 18,
    "route__wirelength__iter:4": 564682,
    "route__drc_errors__iter:5": 0,
    "route__wirelength__iter:5": 564675,
    "route__drc_errors": 0,
    "route__wirelength": 564675,
    "route__vias": 61543,
    "route__vias__singlecut": 61543,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 70,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1048.65,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 79,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 79,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 79,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 50,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 24,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3367876906017065,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3437474013841595,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.2747387950460515,
    "timing__setup__ws__corner:min_tt_025C_1v80": 37.75826691516419,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.274739,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 79,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1064,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 24,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 4,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3932205505840384,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.40324675295838364,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8418539437176863,
    "timing__setup__ws__corner:min_ss_100C_1v60": 28.47346616856139,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.841854,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 28.473467,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 79,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 4,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 24,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.31327111236245586,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3184754494710287,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.08197220911850621,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 38.48534755366235,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.081972,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 79,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 273,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 24,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 4,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.35389306375933294,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3565555451811379,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.26869562890749943,
    "timing__setup__ws__corner:max_tt_025C_1v80": 37.617224178126854,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.268696,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 79,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1715,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 24,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 9,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.42236890180843123,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.42957180695130637,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.8293754806571944,
    "timing__setup__ws__corner:max_ss_100C_1v60": 27.44042226667802,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.829376,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 27.440422,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 79,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 8,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 24,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 4,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3262181450637429,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3269736518533675,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.08077500008604228,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 38.39360582574005,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.080775,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 79,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 79,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79971,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.79997,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000285428,
    "design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__voltage__worst__net:cdda2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__average__net:cdda2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__worst__net:cdda2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.00026706,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 2.61866e-05,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.00026706,
    "design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80": 0,
    "design_powergrid__voltage__worst": 0,
    "design_powergrid__voltage__worst__net:vccd1": 1.79971,
    "design_powergrid__drop__worst": 0.000285428,
    "design_powergrid__drop__worst__net:vccd1": 0.000285428,
    "design_powergrid__voltage__worst__net:vccd2": 0,
    "design_powergrid__drop__worst__net:vccd2": 0,
    "design_powergrid__voltage__worst__net:vdda1": 0,
    "design_powergrid__drop__worst__net:vdda1": 0,
    "design_powergrid__voltage__worst__net:cdda2": 0,
    "design_powergrid__drop__worst__net:cdda2": 0,
    "design_powergrid__voltage__worst__net:vssd1": 0.00026706,
    "design_powergrid__drop__worst__net:vssd1": 0.00026706,
    "design_powergrid__voltage__worst__net:vssd2": 0,
    "design_powergrid__drop__worst__net:vssd2": 0,
    "design_powergrid__voltage__worst__net:vssa1": 0,
    "design_powergrid__drop__worst__net:vssa1": 0,
    "design_powergrid__voltage__worst__net:vssa2": 0,
    "design_powergrid__drop__worst__net:vssa2": 0,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 2.69e-05,
    "ir__drop__worst": 0.000285,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}