[09/05 19:15:30      0s] 
[09/05 19:15:30      0s] Cadence Innovus(TM) Implementation System.
[09/05 19:15:30      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/05 19:15:30      0s] 
[09/05 19:15:30      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[09/05 19:15:30      0s] Options:	
[09/05 19:15:30      0s] Date:		Tue Sep  5 19:15:30 2023
[09/05 19:15:30      0s] Host:		lnissrv4 (x86_64 w/Linux 4.18.0-372.13.1.el8_6.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB)
[09/05 19:15:30      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[09/05 19:15:30      0s] 
[09/05 19:15:30      0s] License:
[09/05 19:15:30      0s] 		[19:15:30.041370] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

[09/05 19:15:31      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[09/05 19:15:31      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/05 19:15:45     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[09/05 19:15:48     14s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[09/05 19:15:48     14s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[09/05 19:15:48     14s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[09/05 19:15:48     14s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[09/05 19:15:48     14s] @(#)CDS: CPE v21.15-s076
[09/05 19:15:48     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[09/05 19:15:48     14s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[09/05 19:15:48     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[09/05 19:15:48     14s] @(#)CDS: RCDB 11.15.0
[09/05 19:15:48     14s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[09/05 19:15:48     14s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[09/05 19:15:48     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_212338_lnissrv4_u1375766_YSvFw0.

[09/05 19:15:48     14s] Change the soft stacksize limit to 0.2%RAM (1029 mbytes). Set global soft_stack_size_limit to change the value.
[09/05 19:15:50     16s] 
[09/05 19:15:50     16s] **INFO:  MMMC transition support version v31-84 
[09/05 19:15:50     16s] 
[09/05 19:15:50     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/05 19:15:50     16s] <CMD> suppressMessage ENCEXT-2799
[09/05 19:15:50     16s] <CMD> win
[09/05 19:15:59     17s] <CMD> set init_design_uniquify 1
[09/05 19:16:05     18s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_ant.lef}
[09/05 19:16:05     18s] <CMD> set init_mmmc_file CONF/regs.view
[09/05 19:16:05     18s] <CMD> init_design
[09/05 19:16:05     18s] #% Begin Load MMMC data ... (date=09/05 19:16:05, mem=983.4M)
[09/05 19:16:05     18s] **ERROR: (TCLCMD-989):	cannot open SDC file '../SDC/picosoc_regs_m.sdc' for mode 'constraint'

[09/05 19:17:19     27s] <CMD> set init_design_uniquify 1
[09/05 19:17:20     27s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_ant.lef}
[09/05 19:17:20     27s] <CMD> set init_mmmc_file CONF/regs.view
[09/05 19:17:20     27s] <CMD> init_design
[09/05 19:17:20     27s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/05 19:17:20     27s] % Begin Load MMMC data ... (date=09/05 19:17:20, mem=983.8M)
[09/05 19:17:20     27s] Extraction setup Started 
[09/05 19:17:20     27s] 
[09/05 19:17:20     27s] Trim Metal Layers:
[09/05 19:17:20     27s] 
[09/05 19:17:20     27s] Trim Metal Layers:
[09/05 19:17:20     27s] 
[09/05 19:17:20     27s] Trim Metal Layers:
[09/05 19:17:20     27s] Extraction setup Started 
[09/05 19:17:20     27s] 
[09/05 19:17:20     27s] Trim Metal Layers:
[09/05 19:17:20     27s] 
[09/05 19:17:20     27s] Trim Metal Layers:
[09/05 19:17:20     27s] 
[09/05 19:17:20     27s] Trim Metal Layers:
[09/05 19:17:20     27s] % End Load MMMC data ... (date=09/05 19:17:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.4M, current mem=986.4M)
[09/05 19:17:20     27s] **ERROR: (IMPIMEX-3):	There is no verilog netlist found in init_verilog. The variable is either not specified or specified incorrectly. Check the location of Verilog file in the global file.
[09/05 19:17:20     27s] 
[09/05 19:23:14     68s] <CMD> set init_design_uniquify 1
[09/05 19:23:15     69s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_ant.lef}
[09/05 19:23:15     69s] <CMD> set init_mmmc_file CONF/regs.view
[09/05 19:23:15     69s] <CMD> set init_verilog ../HDL/picosoc_regs_m.v
[09/05 19:23:15     69s] <CMD> set init_pwr_net VDD
[09/05 19:23:15     69s] <CMD> set init_gnd_net VSS
[09/05 19:23:15     69s] <CMD> init_design
[09/05 19:23:15     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/05 19:23:15     69s] % Begin Load MMMC data ... (date=09/05 19:23:15, mem=985.7M)
[09/05 19:23:15     69s] Extraction setup Started 
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] Extraction setup Started 
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] Extraction setup Started 
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] Extraction setup Started 
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Trim Metal Layers:
[09/05 19:23:15     69s] The existing analysis_view 'wc' has been replaced with new attributes.
[09/05 19:23:15     69s] The existing analysis_view 'bc' has been replaced with new attributes.
[09/05 19:23:15     69s] INFO: New setup and hold views overwrite old settings during design initialization
[09/05 19:23:15     69s] % End Load MMMC data ... (date=09/05 19:23:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=985.8M, current mem=985.8M)
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[09/05 19:23:15     69s] Set DBUPerIGU to M2 pitch 1120.
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2.vclef ...
[09/05 19:23:15     69s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[09/05 19:23:15     69s] The LEF parser will ignore this statement.
[09/05 19:23:15     69s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2.vclef at line 12.
[09/05 19:23:15     69s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2.vclef at line 913.
[09/05 19:23:15     69s] 
[09/05 19:23:15     69s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_ant.lef ...
[09/05 19:23:15     69s] **WARN: (IMPLF-58):	MACRO 'rfsphs8x8m2wm2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/05 19:23:15     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 19:23:15     69s] Type 'man IMPLF-58' for more detail.
[09/05 19:23:15     69s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_ant.lef at line 54.
[09/05 19:23:15     69s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/05 19:23:15     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/05 19:23:15     69s] Type 'man IMPLF-61' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rfsphs8x8m2wm2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-201' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[09/05 19:23:15     69s] To increase the message display limit, refer to the product command reference manual.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/05 19:23:15     69s] Type 'man IMPLF-200' for more detail.
[09/05 19:23:15     69s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/05 19:23:15     69s] To increase the message display limit, refer to the product command reference manual.
[09/05 19:23:15     69s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[09/05 19:23:15     69s] Loading view definition file from CONF/regs.view
[09/05 19:23:15     69s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[09/05 19:23:15     69s] Read 21 cells in library 'sclib_tsmc180_ss' 
[09/05 19:23:15     69s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[09/05 19:23:15     69s] Read 6 cells in library 'padlib_tsmc180_ss' 
[09/05 19:23:15     69s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_slow_syn.lib' ...
[09/05 19:23:15     69s] Read 1 cells in library 'USERLIB' 
[09/05 19:23:15     69s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[09/05 19:23:15     69s] Read 21 cells in library 'sclib_tsmc180_ff' 
[09/05 19:23:15     69s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[09/05 19:23:15     69s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[09/05 19:23:15     69s] Read 6 cells in library 'padlib_tsmc180_ff' 
[09/05 19:23:15     69s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_fast@-40C_syn.lib' ...
[09/05 19:23:15     69s] Read 1 cells in library 'USERLIB' 
[09/05 19:23:15     69s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1030.3M, current mem=998.2M)
[09/05 19:23:15     69s] *** End library_loading (cpu=0.00min, real=0.00min, mem=27.9M, fe_cpu=1.16min, fe_real=7.75min, fe_mem=1019.7M) ***
[09/05 19:23:15     69s] **ERROR: (IMPSYT-16038):	The specified file '../HDL/picosoc_regs_m.v' could not be found. Check your file system, correct the file name.
[09/05 19:23:15     69s] **ERROR: (IMPIMEX-7008):	No netlist files are found.
[09/05 19:23:15     69s] 
[09/05 19:24:25     77s] <CMD> set init_design_uniquify 1
[09/05 19:24:25     77s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf8x8/rfsphs8x8m2wm2_ant.lef}
[09/05 19:24:25     77s] <CMD> set init_mmmc_file CONF/regs.view
[09/05 19:24:25     77s] <CMD> set init_verilog HDL/picosoc_regs_m.v
[09/05 19:24:25     77s] <CMD> set init_pwr_net VDD
[09/05 19:24:25     77s] <CMD> set init_gnd_net VSS
[09/05 19:24:25     77s] <CMD> init_design
[09/05 19:24:25     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/05 19:24:26     77s] % Begin Load MMMC data ... (date=09/05 19:24:25, mem=998.4M)
[09/05 19:24:26     77s] Extraction setup Started 
[09/05 19:24:26     77s] Innovus terminated by internal (SEGV) error/signal...
[09/05 19:24:26     77s] *** Stack trace:
*** Stack trace:
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x18b77a86]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(syStackTrace+0xbe)[0x18b77fc9]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x6a108e6]
/lib64/libpthread.so.0(+0x12cef)[0x7ff349016cef]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN8pesTrack8getPitchEi+0xa)[0x10fbb87a]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN14peEngineClient16getLayerInfoByIdERSt6vectorI11eeLayerInfoSaIS1_EE+0x4d1)[0x10fb2911]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN14peEngineClient12getLayerInfoERSt6vectorI11eeLayerInfoSaIS1_EE+0x6ca)[0x10fb336a]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN21eeExtEngineDesignData12setLayerInfoEv+0x37)[0x719ffc7]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x10ea8131]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_Z10dbMCRCInitv+0x27)[0x10eb0a87]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_Z28peiInitializeExtractionSetUpb+0x2d)[0x10eb0d6d]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x14d13c15]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN6TAMmmc14updateRcCornerEP14TAMmmcRcCornerPKcf9tabooleanR18TAMmmcTripleFactorS4_fS4_S6_S4_S6_S4_fS4_fS4_S6_S4_S6_S4_S6_S4_S3_S3_S3_fS4_S3_+0x3f6)[0x18f1c1b6]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_Z30TaCmd_createOrUpdate_rc_cornerPvP10Tcl_InterpiPPc9tabooleanP6tcmCmd+0xd8a)[0x1a6dd5aa]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x234)[0x1b7d9804]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xb03)[0x1b7cd093]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7a)[0x292c661a]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x71)[0x292cb111]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x292cd323]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(Tcl_EvalEx+0x12)[0x292cdd72]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(TclNREvalObjEx+0x71)[0x292cde21]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x2938396f]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x292e14a4]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x71)[0x292cb111]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xd3)[0x29368dd3]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x29368f48]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x1c6)[0x6b0bdd6]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xee)[0x14debf9e]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3f)[0x1648a0bf]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x60)[0x16491880]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1a)[0x1649fa1a]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1b)[0x1649f23b]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xc6)[0x16486df6]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x293cf2dd]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x88)[0x2938fae8]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x148)[0x2938fdf8]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x69)[0x7ff35152a239]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xe9)[0x7ff3506e90c9]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x83)[0x7ff3506f1953]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x176)[0x7ff351529896]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x2cb)[0x6ae92db]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(Tcl_MainEx+0x17b)[0x2938a53b]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus(main+0x800)[0x5e7a680]
/lib64/libc.so.6(__libc_start_main+0xe4)[0x7ff348460d84]
/uusoc/facility/cad_tools/Cadence/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus[0x6a0de66]
========================================
               pstack
========================================
========================================
                gdb
========================================
Using: gdb
