Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sat Aug  5 09:14:53 2023
| Host             : DESKTOP-PPMNIMR running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.397        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.153        |
| Device Static (W)        | 0.244        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 78.6         |
| Junction Temperature (C) | 31.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.199 |        4 |       --- |             --- |
| Slice Logic              |     0.303 |   141357 |       --- |             --- |
|   LUT as Logic           |     0.223 |    46385 |    171900 |           26.98 |
|   CARRY4                 |     0.064 |    10168 |     54650 |           18.61 |
|   Register               |     0.010 |    64240 |    343800 |           18.69 |
|   LUT as Shift Register  |     0.006 |    12452 |     70400 |           17.69 |
|   BUFG                   |    <0.001 |        7 |        32 |           21.88 |
|   LUT as Distributed RAM |    <0.001 |       24 |     70400 |            0.03 |
|   F7/F8 Muxes            |    <0.001 |      226 |    218600 |            0.10 |
|   Others                 |     0.000 |     2847 |       --- |             --- |
| Signals                  |     0.404 |   104130 |       --- |             --- |
| Block RAM                |     0.044 |      176 |       500 |           35.20 |
| DSPs                     |     0.646 |      625 |       900 |           69.44 |
| I/O                      |     0.035 |       26 |       250 |           10.40 |
| PS7                      |     1.523 |        1 |       --- |             --- |
| Static Power             |     0.244 |          |           |                 |
| Total                    |     3.397 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.662 |       1.592 |      0.070 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.043 |       0.001 |      0.042 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.012 |       0.003 |      0.009 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.737 |       0.717 |      0.020 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]       |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     3.153 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   design_1_i             |     3.115 |
|     AM_DM_0              |     0.307 |
|       inst               |     0.281 |
|     DAC_1                |     0.001 |
|     DAC_2                |     0.001 |
|     DAC_3                |     0.001 |
|     FM_DM_0              |     0.501 |
|       inst               |     0.499 |
|     FREQ_counter_AM      |     0.049 |
|       inst               |     0.049 |
|     FREQ_counter_FM      |     0.049 |
|       inst               |     0.049 |
|     FREQ_counter_PSK     |     0.048 |
|       inst               |     0.048 |
|     MOV_RMS_AM           |     0.013 |
|     MOV_RMS_FM           |     0.012 |
|     MOV_RMS_PSK          |     0.013 |
|     MOV_VPP_TOP_AM       |     0.003 |
|       inst               |     0.003 |
|     MOV_VPP_TOP_FM       |     0.003 |
|       inst               |     0.003 |
|     PSK_DM_0             |     0.455 |
|       inst               |     0.455 |
|     processing_system7_0 |     1.524 |
|       inst               |     1.524 |
|     ps7_0_axi_periph     |     0.004 |
|       s00_couplers       |     0.003 |
|     system_ila_0         |     0.006 |
|       inst               |     0.006 |
|     system_ila_AM        |     0.021 |
|       inst               |     0.021 |
|     system_ila_DAC       |     0.007 |
|       inst               |     0.007 |
|     system_ila_FM        |     0.032 |
|       inst               |     0.032 |
|     system_ila_FREQ      |     0.016 |
|       inst               |     0.016 |
|     system_ila_SELE      |     0.009 |
|       inst               |     0.009 |
|     system_ila_VPP       |     0.017 |
|       inst               |     0.017 |
|     system_ila_VPP1      |     0.014 |
|       inst               |     0.014 |
+--------------------------+-----------+


