P "CDS_LMAN_SYM_OUTLINE" "-500,900,500,-900" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L -500 900 500 900 -1 0
T -350 -750 0 0 48 0 0 0 0 11 82
DDR3 BANK 0
T -350 840 0 0 48 0 0 0 0 10 82
VIPER_ASIC
T 0 -840 0 0 32 0 0 1 0 14 0
Symbol 2 of 10
L -500 -900 500 -900 -1 0
L -500 900 -500 -900 -1 0
L 500 900 500 -900 -1 0
P "$LOCATION" "?" 0 920 0 0 48 0 0 1 0 0 1 0 8
L -550 500 -500 500 -1 0
C -550 500 "DDR0_DQS_P<7>" -575 500 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[7]" -490 500 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 500 0 0 32 0 0 2 0 0 1 0 0
L -550 450 -526 450 -1 0
A -513 450 13 0 360 0
C -550 450 "DDR0_DQS_M<7>" -575 450 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[7]" -490 450 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 450 0 0 32 0 0 2 0 0 1 0 0
L -550 350 -500 350 -1 0
C -550 350 "DDR0_DQS_P<6>" -575 350 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[6]" -490 350 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 350 0 0 32 0 0 2 0 0 1 0 0
L -550 300 -526 300 -1 0
A -513 300 13 0 360 0
C -550 300 "DDR0_DQS_M<6>" -575 300 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[6]" -490 300 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 300 0 0 32 0 0 2 0 0 1 0 0
L -550 200 -500 200 -1 0
C -550 200 "DDR0_DQS_P<5>" -575 200 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[5]" -490 200 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 200 0 0 32 0 0 2 0 0 1 0 0
L -550 150 -526 150 -1 0
A -513 150 13 0 360 0
C -550 150 "DDR0_DQS_M<5>" -575 150 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[5]" -490 150 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 150 0 0 32 0 0 2 0 0 1 0 0
L -550 50 -500 50 -1 0
C -550 50 "DDR0_DQS_P<4>" -575 50 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[4]" -490 50 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 50 0 0 32 0 0 2 0 0 1 0 0
L -550 0 -526 0 -1 0
A -513 0 13 0 360 0
C -550 0 "DDR0_DQS_M<4>" -575 0 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[4]" -490 0 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 0 0 0 32 0 0 2 0 0 1 0 0
L -550 -100 -500 -100 -1 0
C -550 -100 "DDR0_DQS_P<3>" -575 -100 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[3]" -490 -100 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -100 0 0 32 0 0 2 0 0 1 0 0
L -550 -150 -526 -150 -1 0
A -513 -150 13 0 360 0
C -550 -150 "DDR0_DQS_M<3>" -575 -150 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[3]" -490 -150 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -150 0 0 32 0 0 2 0 0 1 0 0
L -550 -250 -500 -250 -1 0
C -550 -250 "DDR0_DQS_P<2>" -575 -250 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[2]" -490 -250 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -250 0 0 32 0 0 2 0 0 1 0 0
L -550 -300 -526 -300 -1 0
A -513 -300 13 0 360 0
C -550 -300 "DDR0_DQS_M<2>" -575 -300 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[2]" -490 -300 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -300 0 0 32 0 0 2 0 0 1 0 0
L -550 -400 -500 -400 -1 0
C -550 -400 "DDR0_DQS_P<1>" -575 -400 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[1]" -490 -400 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -400 0 0 32 0 0 2 0 0 1 0 0
L -550 -450 -526 -450 -1 0
A -513 -450 13 0 360 0
C -550 -450 "DDR0_DQS_M<1>" -575 -450 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[1]" -490 -450 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -450 0 0 32 0 0 2 0 0 1 0 0
L -550 -550 -500 -550 -1 0
C -550 -550 "DDR0_DQS_P<0>" -575 -550 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_P[0]" -490 -550 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -550 0 0 32 0 0 2 0 0 1 0 0
L -550 -600 -526 -600 -1 0
A -513 -600 13 0 360 0
C -550 -600 "DDR0_DQS_M<0>" -575 -600 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQS_N[0]" -490 -600 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -600 0 0 32 0 0 2 0 0 1 0 0
L 550 200 526 200 -1 0
A 513 200 13 0 360 0
C 550 200 "DDR0_CS_M<3>" 575 200 0 1 32 0 L
X "PIN_TEXT" "DDR0_CS_N[3]" 490 200 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 200 0 0 32 0 0 0 0 0 1 0 0
L 550 -100 526 -100 -1 0
A 513 -100 13 0 360 0
C 550 -100 "DDR0_CS_M<2>" 575 -100 0 1 32 0 L
X "PIN_TEXT" "DDR0_CS_N[2]" 490 -100 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -100 0 0 32 0 0 0 0 0 1 0 0
L 550 -400 526 -400 -1 0
A 513 -400 13 0 360 0
C 550 -400 "DDR0_CS_M<1>" 575 -400 0 1 32 0 L
X "PIN_TEXT" "DDR0_CS_N[1]" 490 -400 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -400 0 0 32 0 0 0 0 0 1 0 0
L 550 -700 526 -700 -1 0
A 513 -700 13 0 360 0
C 550 -700 "DDR0_CS_M<0>" 575 -700 0 1 32 0 L
X "PIN_TEXT" "DDR0_CS_N[0]" 490 -700 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -700 0 0 32 0 0 0 0 0 1 0 0
L 550 350 500 350 -1 0
C 550 350 "DDR0_CLK_P<3>" 575 350 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_P[3]" 490 350 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 350 0 0 32 0 0 0 0 0 1 0 0
L 550 300 526 300 -1 0
A 513 300 13 0 360 0
C 550 300 "DDR0_CLK_M<3>" 575 300 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_N[3]" 490 300 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 300 0 0 32 0 0 0 0 0 1 0 0
L 550 50 500 50 -1 0
C 550 50 "DDR0_CLK_P<2>" 575 50 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_P[2]" 490 50 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 50 0 0 32 0 0 0 0 0 1 0 0
L 550 0 526 0 -1 0
A 513 0 13 0 360 0
C 550 0 "DDR0_CLK_M<2>" 575 0 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_N[2]" 490 0 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 0 0 0 32 0 0 0 0 0 1 0 0
L 550 -250 500 -250 -1 0
C 550 -250 "DDR0_CLK_P<1>" 575 -250 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_P[1]" 490 -250 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -250 0 0 32 0 0 0 0 0 1 0 0
L 550 -300 526 -300 -1 0
A 513 -300 13 0 360 0
C 550 -300 "DDR0_CLK_M<1>" 575 -300 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_N[1]" 490 -300 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -300 0 0 32 0 0 0 0 0 1 0 0
L 550 -550 500 -550 -1 0
C 550 -550 "DDR0_CLK_P<0>" 575 -550 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_P[0]" 490 -550 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -550 0 0 32 0 0 0 0 0 1 0 0
L 550 -600 526 -600 -1 0
A 513 -600 13 0 360 0
C 550 -600 "DDR0_CLK_M<0>" 575 -600 0 1 32 0 L
X "PIN_TEXT" "DDR0_CLK_N[0]" 490 -600 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -600 0 0 32 0 0 0 0 0 1 0 0
L 550 250 500 250 -1 0
C 550 250 "DDR0_CKE<3>" 575 250 0 1 32 0 L
X "PIN_TEXT" "DDR0_CKE[3]" 490 250 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 250 0 0 32 0 0 0 0 0 1 0 0
L 550 -50 500 -50 -1 0
C 550 -50 "DDR0_CKE<2>" 575 -50 0 1 32 0 L
X "PIN_TEXT" "DDR0_CKE[2]" 490 -50 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -50 0 0 32 0 0 0 0 0 1 0 0
L 550 -350 500 -350 -1 0
C 550 -350 "DDR0_CKE<1>" 575 -350 0 1 32 0 L
X "PIN_TEXT" "DDR0_CKE[1]" 490 -350 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -350 0 0 32 0 0 0 0 0 1 0 0
L 550 -650 500 -650 -1 0
C 550 -650 "DDR0_CKE<0>" 575 -650 0 1 32 0 L
X "PIN_TEXT" "DDR0_CKE[0]" 490 -650 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -650 0 0 32 0 0 0 0 0 1 0 0
L -550 600 -500 600 -1 0
C -550 600 "DDR0_MA<0>" -575 600 0 1 32 0 R
X "PIN_TEXT" "DDR0_MA[0]" -490 600 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 600 0 0 32 0 0 2 0 0 1 0 0
L 550 -750 500 -750 -1 0
C 550 -750 "DDR0_ODT<0>" 575 -750 0 1 32 0 L
X "PIN_TEXT" "DDR0_ODT[0]" 490 -750 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -750 0 0 32 0 0 0 0 0 1 0 0
L 550 -450 500 -450 -1 0
C 550 -450 "DDR0_ODT<1>" 575 -450 0 1 32 0 L
X "PIN_TEXT" "DDR0_ODT[1]" 490 -450 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -450 0 0 32 0 0 0 0 0 1 0 0
L 550 -150 500 -150 -1 0
C 550 -150 "DDR0_ODT<2>" 575 -150 0 1 32 0 L
X "PIN_TEXT" "DDR0_ODT[2]" 490 -150 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -150 0 0 32 0 0 0 0 0 1 0 0
L 550 150 500 150 -1 0
C 550 150 "DDR0_ODT<3>" 575 150 0 1 32 0 L
X "PIN_TEXT" "DDR0_ODT[3]" 490 150 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 150 0 0 32 0 0 0 0 0 1 0 0
L 550 550 526 550 -1 0
A 513 550 13 0 360 0
C 550 550 "DDR0_RAS*" 575 550 0 1 32 0 L
X "PIN_TEXT" "DDR0_RAS*" 490 550 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 550 0 0 32 0 0 0 0 0 1 0 0
L 550 500 526 500 -1 0
A 513 500 13 0 360 0
C 550 500 "DDR0_RESET*" 575 500 0 1 32 0 L
X "PIN_TEXT" "DDR0_RESET*" 490 500 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 500 0 0 32 0 0 0 0 0 1 0 0
L 550 450 526 450 -1 0
A 513 450 13 0 360 0
C 550 450 "DDR0_WE*" 575 450 0 1 32 0 L
X "PIN_TEXT" "DDR0_WE*" 490 450 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 450 0 0 32 0 0 0 0 0 1 0 0
L 550 600 526 600 -1 0
A 513 600 13 0 360 0
C 550 600 "DDR0_CAS*" 575 600 0 1 32 0 L
X "PIN_TEXT" "DDR0_CAS*" 490 600 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 600 0 0 32 0 0 0 0 0 1 0 0
L -550 650 -500 650 -1 0
C -550 650 "DDR0_MA<1>" -575 650 0 1 32 0 R
X "PIN_TEXT" "DDR0_MA[1]" -490 650 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 650 0 0 32 0 0 2 0 0 1 0 0
L -550 750 -500 750 -1 0
C -550 750 "DDR0_DQ<63..0>" -575 750 0 1 32 0 R
X "PIN_TEXT" "DDR0_DQ[63..0]" -490 750 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 750 0 0 32 0 0 2 0 0 0 0 0
L 550 700 500 700 -1 0
C 550 700 "DDR0_BA<2..0>" 575 700 0 1 32 0 L
X "PIN_TEXT" "DDR0_BA[2..0]" 490 700 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 700 0 0 32 0 0 0 0 0 0 0 0
L 550 750 500 750 -1 0
C 550 750 "DDR0_MA<15..2>" 575 750 0 1 32 0 L
X "PIN_TEXT" "DDR0_MA[15..2]" 490 750 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 750 0 0 32 0 0 0 0 0 0 0 0


