
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Sat Jan 18 14:01:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 676.965 ; gain = 231.898
Command: read_checkpoint -auto_incremental -incremental C:/Users/Samuel/risc_arty/risc_arty.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Samuel/risc_arty/risc_arty.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Device 21-9227] Part: xc7s25csga324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1516.023 ; gain = 447.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/top.vhd:38]
INFO: [Synth 8-638] synthesizing module 'riscvpipeline_struct_neg' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:248]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:4' bound to instance 'c' of component 'controller' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:314]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:21]
INFO: [Synth 8-3491] module 'maindec' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd:5' bound to instance 'md' of component 'maindec' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:54]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'maindec' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/maindec.vhd:20]
INFO: [Synth 8-3491] module 'aludec' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:4' bound to instance 'ad' of component 'aludec' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:55]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'aludec' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/aludec.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'controller' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/controller.vhd:21]
INFO: [Synth 8-638] synthesizing module 'datapath_struct_write_on_neg_edge' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:456]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:4' bound to instance 'pcmux' of component 'mux2' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:763]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'pcreg' of component 'enflopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:764]
INFO: [Synth 8-638] synthesizing module 'enflopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enflopr' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:5' bound to instance 'pcadd4' of component 'adder' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:773]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:10]
INFO: [Synth 8-3491] module 'wallFtoD' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:5' bound to instance 'FtoD' of component 'wallFtoD' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:776]
INFO: [Synth 8-638] synthesizing module 'wallFtoD' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'Instr_reg' of component 'enflopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'PC_reg' of component 'enflopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:30]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'PCPlus4_reg' of component 'enflopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'wallFtoD' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallFtoD.vhd:18]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd:5' bound to instance 'rf' of component 'regfile' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:785]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'regfile' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/regfile.vhd:17]
INFO: [Synth 8-3491] module 'extend' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/extend.vhd:4' bound to instance 'ext' of component 'extend' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:789]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/extend.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'extend' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/extend.vhd:10]
INFO: [Synth 8-3491] module 'wallDtoE' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:5' bound to instance 'DtoE' of component 'wallDtoE' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:792]
INFO: [Synth 8-638] synthesizing module 'wallDtoE' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:49]
	Parameter width bound to: 192 - type: integer 
INFO: [Synth 8-3491] module 'enflopr' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:4' bound to instance 'reg' of component 'enflopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:62]
INFO: [Synth 8-638] synthesizing module 'enflopr__parameterized2' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
	Parameter width bound to: 192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'enflopr__parameterized2' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/enflopr.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'wallDtoE' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallDtoE.vhd:49]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:4' bound to instance 'forwardamux' of component 'mux3' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:811]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux3' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:4' bound to instance 'forwardbmux' of component 'mux3' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:812]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux2.vhd:4' bound to instance 'srcbmux' of component 'mux2' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:813]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:5' bound to instance 'mainalu' of component 'alu' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:814]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:13]
INFO: [Synth 8-3491] module 'multiplier' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'mult' of component 'multiplier' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:51]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/multiplier.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/multiplier.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/multiplier.vhd:13]
INFO: [Synth 8-3491] module 'divider' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/divider.vhd:6' bound to instance 'div' of component 'divider' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:52]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divider' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/divider.vhd:12]
INFO: [Synth 8-3491] module 'remainder' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/remainder.vhd:7' bound to instance 'rema' of component 'remainder' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:53]
INFO: [Synth 8-638] synthesizing module 'remainder' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/remainder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'remainder' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/remainder.vhd:13]
WARNING: [Synth 8-614] signal 'mul_result' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:57]
WARNING: [Synth 8-614] signal 'div_result' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:57]
WARNING: [Synth 8-614] signal 'rem_result' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/alu.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux3' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux3.vhd:4' bound to instance 'pctargetmux' of component 'mux3' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:815]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/adder.vhd:5' bound to instance 'pcaddbranch' of component 'adder' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:816]
INFO: [Synth 8-3491] module 'branchunit' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd:4' bound to instance 'bu' of component 'branchunit' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:819]
INFO: [Synth 8-638] synthesizing module 'branchunit' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'branchunit' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/banchunit.vhd:11]
INFO: [Synth 8-3491] module 'wallEtoM' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:5' bound to instance 'EtoM' of component 'wallEtoM' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:822]
INFO: [Synth 8-638] synthesizing module 'wallEtoM' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:34]
	Parameter width bound to: 140 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:4' bound to instance 'reg' of component 'flopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:45]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
	Parameter width bound to: 140 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'wallEtoM' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallEtoM.vhd:34]
INFO: [Synth 8-3491] module 'wallMtoW' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:5' bound to instance 'MtoW' of component 'wallMtoW' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:836]
INFO: [Synth 8-638] synthesizing module 'wallMtoW' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:32]
	Parameter width bound to: 139 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:4' bound to instance 'reg' of component 'flopr' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:43]
INFO: [Synth 8-638] synthesizing module 'flopr__parameterized1' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
	Parameter width bound to: 139 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr__parameterized1' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/flopr.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'wallMtoW' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/wallMtoW.vhd:32]
INFO: [Synth 8-3491] module 'signext' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:4' bound to instance 'datasignext' of component 'signext' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:847]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:11]
WARNING: [Synth 8-614] signal 'SignExtEn' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'signext' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/signext.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:4' bound to instance 'resultmux' of component 'mux4' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:848]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:14]
	Parameter width bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'd3' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux4' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/mux4.vhd:14]
INFO: [Synth 8-3491] module 'hazardunit' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd:4' bound to instance 'hu' of component 'hazardunit' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:851]
INFO: [Synth 8-638] synthesizing module 'hazardunit' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'hazardunit' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/hazardunit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'datapath_struct_write_on_neg_edge' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/datapath.vhd:456]
INFO: [Synth 8-256] done synthesizing module 'riscvpipeline_struct_neg' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/riscvpipeline.vhd:248]
INFO: [Synth 8-638] synthesizing module 'vga_debug' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Pixel_On_Text' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/new/Pixel_On_Text.vhd:49]
	Parameter textLength bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Font_Rom' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/new/Font_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/new/Font_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Pixel_On_Text' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/new/Pixel_On_Text.vhd:49]
WARNING: [Synth 8-614] signal 'pixel1' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel2' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel3' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel4' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg0' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg1' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg2' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg3' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg4' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg5' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg6' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg7' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg8' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
WARNING: [Synth 8-614] signal 'pixel_reg9' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'vga_debug' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:22]
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:8' bound to instance 'imem1' of component 'imem' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/top.vhd:234]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:18]
INFO: [Synth 8-3491] module 'imem_bram' declared at 'C:/Users/Samuel/risc_arty/risc_arty.runs/synth_1/.Xil/Vivado-33044-DESKTOP-OGK78OO/realtime/imem_bram_stub.vhdl:6' bound to instance 'U_IMEM_BRAM' of component 'imem_bram' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:36]
INFO: [Synth 8-638] synthesizing module 'imem_bram' [C:/Users/Samuel/risc_arty/risc_arty.runs/synth_1/.Xil/Vivado-33044-DESKTOP-OGK78OO/realtime/imem_bram_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'imem' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/imem.vhd:18]
INFO: [Synth 8-3491] module 'dmem' declared at 'C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:6' bound to instance 'dmem1' of component 'dmem' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/top.vhd:244]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:59]
WARNING: [Synth 8-614] signal 'byte_sel' is read in the process but is not in the sensitivity list [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:54]
INFO: [Synth 8-3491] module 'dmem_bram' declared at 'C:/Users/Samuel/risc_arty/risc_arty.runs/synth_1/.Xil/Vivado-33044-DESKTOP-OGK78OO/realtime/dmem_bram_stub.vhdl:6' bound to instance 'bram_inst' of component 'dmem_bram' [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:83]
INFO: [Synth 8-638] synthesizing module 'dmem_bram' [C:/Users/Samuel/risc_arty/risc_arty.runs/synth_1/.Xil/Vivado-33044-DESKTOP-OGK78OO/realtime/dmem_bram_stub.vhdl:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'dmem' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/dmem.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/rtl/top.vhd:38]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/imports/new/Pixel_On_Text.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element debug_toggle_reg was removed.  [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:138]
WARNING: [Synth 8-3848] Net pixel2 in module/entity vga_debug does not have driver. [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:63]
WARNING: [Synth 8-3848] Net pixel1 in module/entity vga_debug does not have driver. [C:/Users/Samuel/risc_arty/risc_arty.srcs/sources_1/new/vga_debug.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.062 ; gain = 584.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.062 ; gain = 584.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.062 ; gain = 584.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1653.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Samuel/risc_arty/risc_arty.gen/sources_1/ip/imem_bram/imem_bram/imem_bram_in_context.xdc] for cell 'imem1/U_IMEM_BRAM'
Finished Parsing XDC File [c:/Users/Samuel/risc_arty/risc_arty.gen/sources_1/ip/imem_bram/imem_bram/imem_bram_in_context.xdc] for cell 'imem1/U_IMEM_BRAM'
Parsing XDC File [c:/Users/Samuel/risc_arty/risc_arty.gen/sources_1/ip/dmem_bram/dmem_bram/dmem_bram_in_context.xdc] for cell 'dmem1/bram_inst'
Finished Parsing XDC File [c:/Users/Samuel/risc_arty/risc_arty.gen/sources_1/ip/dmem_bram/dmem_bram/dmem_bram_in_context.xdc] for cell 'dmem1/bram_inst'
Parsing XDC File [C:/Users/Samuel/risc_arty/risc_arty.srcs/constrs_1/imports/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/Samuel/risc_arty/risc_arty.srcs/constrs_1/imports/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Samuel/risc_arty/risc_arty.srcs/constrs_1/imports/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1758.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1758.883 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1758.883 ; gain = 690.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1758.883 ; gain = 690.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for imem1/U_IMEM_BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dmem1/bram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1758.883 ; gain = 690.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1758.883 ; gain = 690.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 24    
	   2 Input   32 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 13    
	   2 Input   31 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 24    
	   3 Input    5 Bit       Adders := 12    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	              140 Bit    Registers := 1     
	              139 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---ROMs : 
	                    ROMs := 12    
+---Muxes : 
	   2 Input  192 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 20    
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 12    
	   5 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 73    
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 38    
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult/product_signed, operation Mode is: A*B.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
DSP Report: Generating DSP mult/ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult/ARG is absorbed into DSP mult/ARG.
DSP Report: operator mult/ARG is absorbed into DSP mult/ARG.
DSP Report: Generating DSP mult/product_signed, operation Mode is: A*B.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
DSP Report: Generating DSP mult/ARG, operation Mode is: C+A*B.
DSP Report: operator mult/ARG is absorbed into DSP mult/ARG.
DSP Report: operator mult/ARG is absorbed into DSP mult/ARG.
DSP Report: Generating DSP mult/product_unsigned, operation Mode is: A*B.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: Generating DSP mult/product_unsigned, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: Generating DSP mult/product_unsigned, operation Mode is: A*B.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: Generating DSP mult/product_unsigned, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: operator mult/product_unsigned is absorbed into DSP mult/product_unsigned.
DSP Report: Generating DSP mult/product_signed, operation Mode is: C+A*B.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
DSP Report: Generating DSP mult/product_signed, operation Mode is: C+A*B.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
DSP Report: operator mult/product_signed is absorbed into DSP mult/product_signed.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1758.883 ; gain = 690.695
---------------------------------------------------------------------------------
 Sort Area is alu__GB0 mult/product_unsigned_9 : 0 0 : 2701 5479 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_unsigned_9 : 0 1 : 2778 5479 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_unsigned_b : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_unsigned_b : 0 1 : 2659 5418 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_signed_4 : 0 0 : 2158 4053 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_signed_4 : 0 1 : 1895 4053 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_signed_0 : 0 0 : 2701 2701 : Used 1 time 0
 Sort Area is alu__GB0 mult/ARG_e : 0 0 : 2310 2310 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_signed_2 : 0 0 : 2160 2160 : Used 1 time 0
 Sort Area is alu__GB0 mult/product_signed_7 : 0 0 : 1800 1800 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+---------------------+---------------+----------------+
|Module Name   | RTL Object          | Depth x Width | Implemented As | 
+--------------+---------------------+---------------+----------------+
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
|Pixel_On_Text | fontRom/fontRow_reg | 2048x8        | Block RAM      | 
+--------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B          | 18     | 16     | 31     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B          | 15     | 15     | 30     | -      | 30     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1758.883 ; gain = 690.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1801.512 ; gain = 733.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/text_display_3/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/text_display_3/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_1/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_1/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_4/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_4/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_6/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_6/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_8/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_8/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_2/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vga_debug_inst/reg_display_2/fontRom/fontRow_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1878.613 ; gain = 810.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1892.949 ; gain = 824.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1892.949 ; gain = 824.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1892.949 ; gain = 824.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1892.949 ; gain = 824.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1892.949 ; gain = 824.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1892.949 ; gain = 824.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN>>17+A*B | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B        | 17     | 15     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B        | 30     | 18     | 48     | -      | 30     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B        | 17     | 18     | 48     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dmem_bram     |         1|
|2     |imem_bram     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dmem_bram_bbox |     1|
|2     |imem_bram_bbox |     1|
|3     |BUFG           |     3|
|4     |CARRY4         |  1462|
|5     |DSP48E1        |    10|
|7     |LUT1           |   633|
|8     |LUT2           |   847|
|9     |LUT3           |  3283|
|10    |LUT4           |   337|
|11    |LUT5           |  1460|
|12    |LUT6           |  1746|
|13    |MUXF7          |   334|
|14    |MUXF8          |    83|
|15    |RAMB18E1       |     6|
|16    |FDCE           |  1621|
|17    |FDRE           |   224|
|18    |IBUF           |     2|
|19    |OBUF           |    18|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1892.949 ; gain = 824.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1892.949 ; gain = 718.941
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1892.949 ; gain = 824.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1892.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1892.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e3b1ef4b
INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 1892.949 ; gain = 1197.035
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1892.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Samuel/risc_arty/risc_arty.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 14:02:32 2025...
