INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
