

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:36:35 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_37 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      123|      123|  1.230 us|  1.230 us|  124|  124|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 40 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 41 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 42 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add346272_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add346272_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add346_161273_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add346_161273_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add346_1274_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add346_1274_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add346_1_1275_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add346_1_1275_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add346_2276_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add346_2276_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add346_2_1277_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add346_2_1277_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add245284_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add245284_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add212285_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add212285_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add212_1139286_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add212_1139286_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add212_2149287_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add212_2149287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add212_3288_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add212_3288_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add212_4289_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add212_4289_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add212_5290_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add212_5290_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add212_6291_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add212_6291_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add159292_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add159292_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add159_1252293_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add159_1252293_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add159_2266294_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add159_2266294_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add159_3295_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add159_3295_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add159_4296_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add159_4296_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add159_1216297_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add159_1216297_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add159_1216_1298_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add159_1216_1298_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add159_1216_2299_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add159_1216_2299_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add159_1216_3300_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add159_1216_3300_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add159_1216_4301_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add159_1216_4301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add159_2230302_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add159_2230302_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add159_2230_1303_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add159_2230_1303_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add159_2230_2304_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add159_2230_2304_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add159_2230_3305_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add159_2230_3305_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add159_2230_4306_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add159_2230_4306_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add102307_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add102307_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add102_1308_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add102_1308_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add102_2309_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add102_2309_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add102_3310_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add102_3310_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add102_4311_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add102_4311_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add102_5312_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add102_5312_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add102_6313_loc = alloca i64 1"   --->   Operation 78 'alloca' 'add102_6313_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add314_loc = alloca i64 1"   --->   Operation 79 'alloca' 'add314_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add_1315_loc = alloca i64 1"   --->   Operation 80 'alloca' 'add_1315_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add_2316_loc = alloca i64 1"   --->   Operation 81 'alloca' 'add_2316_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add_3317_loc = alloca i64 1"   --->   Operation 82 'alloca' 'add_3317_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%add_4318_loc = alloca i64 1"   --->   Operation 83 'alloca' 'add_4318_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%add_5319_loc = alloca i64 1"   --->   Operation 84 'alloca' 'add_5319_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%add_6320_loc = alloca i64 1"   --->   Operation 85 'alloca' 'add_6320_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 101 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 102 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 103 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 104 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 105 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 106 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 107 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 108 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 109 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 110 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 111 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 112 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 113 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 114 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 115 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 116 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 117 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 118 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 119 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 120 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 121 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 122 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 124 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 125 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 126 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 127 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 128 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 129 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 130 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 131 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 132 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 132 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 133 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 134 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 135 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 136 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 136 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 137 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 137 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 138 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 138 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 139 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 139 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 140 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 140 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 141 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 141 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 142 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 142 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 143 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 144 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 144 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 145 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 146 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 147 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 148 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 149 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 150 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 151 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 152 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 153 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 154 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 155 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 156 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 157 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 158 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 159 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 160 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6320_loc, i64 %add_5319_loc, i64 %add_4318_loc, i64 %add_3317_loc, i64 %add_2316_loc, i64 %add_1315_loc, i64 %add314_loc"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 162 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6313_loc, i64 %add102_5312_loc, i64 %add102_4311_loc, i64 %add102_3310_loc, i64 %add102_2309_loc, i64 %add102_1308_loc, i64 %add102307_loc"   --->   Operation 162 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i64 %add245284_loc"   --->   Operation 163 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.79>
ST_23 : Operation 164 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6320_loc, i64 %add_5319_loc, i64 %add_4318_loc, i64 %add_3317_loc, i64 %add_2316_loc, i64 %add_1315_loc, i64 %add314_loc"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 165 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6313_loc, i64 %add102_5312_loc, i64 %add102_4311_loc, i64 %add102_3310_loc, i64 %add102_2309_loc, i64 %add102_1308_loc, i64 %add102307_loc"   --->   Operation 165 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 166 [1/2] (0.78ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i64 %add245284_loc"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.42>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 167 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 168 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 169 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 170 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 171 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 172 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 173 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 174 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 175 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 176 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 177 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 178 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 179 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 180 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%add_6320_loc_load = load i64 %add_6320_loc"   --->   Operation 181 'load' 'add_6320_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%add_5319_loc_load = load i64 %add_5319_loc"   --->   Operation 182 'load' 'add_5319_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%add_4318_loc_load = load i64 %add_4318_loc"   --->   Operation 183 'load' 'add_4318_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%add_3317_loc_load = load i64 %add_3317_loc"   --->   Operation 184 'load' 'add_3317_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%add_2316_loc_load = load i64 %add_2316_loc"   --->   Operation 185 'load' 'add_2316_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%add_1315_loc_load = load i64 %add_1315_loc"   --->   Operation 186 'load' 'add_1315_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%add314_loc_load = load i64 %add314_loc"   --->   Operation 187 'load' 'add314_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%add102_6313_loc_load = load i64 %add102_6313_loc"   --->   Operation 188 'load' 'add102_6313_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%add102_5312_loc_load = load i64 %add102_5312_loc"   --->   Operation 189 'load' 'add102_5312_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%add102_4311_loc_load = load i64 %add102_4311_loc"   --->   Operation 190 'load' 'add102_4311_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%add102_3310_loc_load = load i64 %add102_3310_loc"   --->   Operation 191 'load' 'add102_3310_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%add102_2309_loc_load = load i64 %add102_2309_loc"   --->   Operation 192 'load' 'add102_2309_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%add102_1308_loc_load = load i64 %add102_1308_loc"   --->   Operation 193 'load' 'add102_1308_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%add102307_loc_load = load i64 %add102307_loc"   --->   Operation 194 'load' 'add102307_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6320_loc_load, i64 %add_5319_loc_load, i64 %add_4318_loc_load, i64 %add_3317_loc_load, i64 %add_2316_loc_load, i64 %add_1315_loc_load, i64 %add314_loc_load, i64 %add102_6313_loc_load, i64 %add102_5312_loc_load, i64 %add102_4311_loc_load, i64 %add102_3310_loc_load, i64 %add102_2309_loc_load, i64 %add102_1308_loc_load, i64 %add102307_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_2230_4306_loc, i64 %add159_2230_3305_loc, i64 %add159_2230_2304_loc, i64 %add159_2230_1303_loc, i64 %add159_2230302_loc, i64 %add159_1216_4301_loc, i64 %add159_1216_3300_loc, i64 %add159_1216_2299_loc, i64 %add159_1216_1298_loc, i64 %add159_1216297_loc, i64 %add159_4296_loc, i64 %add159_3295_loc, i64 %add159_2266294_loc, i64 %add159_1252293_loc, i64 %add159292_loc"   --->   Operation 195 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6320_loc_load, i64 %add_5319_loc_load, i64 %add_4318_loc_load, i64 %add_3317_loc_load, i64 %add_2316_loc_load, i64 %add_1315_loc_load, i64 %add314_loc_load, i64 %add102_6313_loc_load, i64 %add102_5312_loc_load, i64 %add102_4311_loc_load, i64 %add102_3310_loc_load, i64 %add102_2309_loc_load, i64 %add102_1308_loc_load, i64 %add102307_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_2230_4306_loc, i64 %add159_2230_3305_loc, i64 %add159_2230_2304_loc, i64 %add159_2230_1303_loc, i64 %add159_2230302_loc, i64 %add159_1216_4301_loc, i64 %add159_1216_3300_loc, i64 %add159_1216_2299_loc, i64 %add159_1216_1298_loc, i64 %add159_1216297_loc, i64 %add159_4296_loc, i64 %add159_3295_loc, i64 %add159_2266294_loc, i64 %add159_1252293_loc, i64 %add159292_loc"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.42>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%add159_1216_1298_loc_load = load i64 %add159_1216_1298_loc"   --->   Operation 197 'load' 'add159_1216_1298_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%add159_1216297_loc_load = load i64 %add159_1216297_loc"   --->   Operation 198 'load' 'add159_1216297_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%add159_4296_loc_load = load i64 %add159_4296_loc"   --->   Operation 199 'load' 'add159_4296_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%add159_3295_loc_load = load i64 %add159_3295_loc"   --->   Operation 200 'load' 'add159_3295_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%add159_2266294_loc_load = load i64 %add159_2266294_loc"   --->   Operation 201 'load' 'add159_2266294_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%add159_1252293_loc_load = load i64 %add159_1252293_loc"   --->   Operation 202 'load' 'add159_1252293_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%add159292_loc_load = load i64 %add159292_loc"   --->   Operation 203 'load' 'add159292_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_1216_1298_loc_load, i64 %add159_1216297_loc_load, i64 %add159_4296_loc_load, i64 %add159_3295_loc_load, i64 %add159_2266294_loc_load, i64 %add159_1252293_loc_load, i64 %add159292_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6291_loc, i64 %add212_5290_loc, i64 %add212_4289_loc, i64 %add212_3288_loc, i64 %add212_2149287_loc, i64 %add212_1139286_loc, i64 %add212285_loc"   --->   Operation 204 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.79>
ST_27 : Operation 205 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_1216_1298_loc_load, i64 %add159_1216297_loc_load, i64 %add159_4296_loc_load, i64 %add159_3295_loc_load, i64 %add159_2266294_loc_load, i64 %add159_1252293_loc_load, i64 %add159292_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6291_loc, i64 %add212_5290_loc, i64 %add212_4289_loc, i64 %add212_3288_loc, i64 %add212_2149287_loc, i64 %add212_1139286_loc, i64 %add212285_loc"   --->   Operation 205 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 5.75>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 206 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 207 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 208 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%add212_5290_loc_load = load i64 %add212_5290_loc"   --->   Operation 209 'load' 'add212_5290_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%add212_4289_loc_load = load i64 %add212_4289_loc"   --->   Operation 210 'load' 'add212_4289_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%add212_3288_loc_load = load i64 %add212_3288_loc"   --->   Operation 211 'load' 'add212_3288_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%add212_2149287_loc_load = load i64 %add212_2149287_loc"   --->   Operation 212 'load' 'add212_2149287_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%add212_1139286_loc_load = load i64 %add212_1139286_loc"   --->   Operation 213 'load' 'add212_1139286_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%add212285_loc_load = load i64 %add212285_loc"   --->   Operation 214 'load' 'add212285_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i32 %arg2_r_14_loc_load" [d5.cpp:143]   --->   Operation 215 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i32 %arg2_r_13_loc_load" [d5.cpp:143]   --->   Operation 216 'zext' 'zext_ln143_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i32 %arg2_r_12_loc_load" [d5.cpp:143]   --->   Operation 217 'zext' 'zext_ln143_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i32 %arg2_r_11_loc_load" [d5.cpp:143]   --->   Operation 218 'zext' 'zext_ln143_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln143_4 = zext i32 %arg1_r_6_loc_load" [d5.cpp:143]   --->   Operation 219 'zext' 'zext_ln143_4' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln143 = mul i64 %conv36, i64 %zext_ln143_4'
ST_28 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln143 = mul i64 %conv36, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 220 'mul' 'mul_ln143' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 221 [1/1] (1.08ns)   --->   "%arr = add i64 %add212_1139286_loc_load, i64 %mul_ln143" [d5.cpp:143]   --->   Operation 221 'add' 'arr' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%mul_ln143_1 = mul i64 %zext_ln143, i64 %zext_ln143_4'
ST_28 : Operation 222 [1/1] (2.10ns)   --->   "%mul_ln143_1 = mul i64 %zext_ln143, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 222 'mul' 'mul_ln143_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 223 '%mul_ln143_2 = mul i64 %zext_ln143_1, i64 %zext_ln143_4'
ST_28 : Operation 223 [1/1] (2.10ns)   --->   "%mul_ln143_2 = mul i64 %zext_ln143_1, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 223 'mul' 'mul_ln143_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 224 '%mul_ln143_3 = mul i64 %zext_ln143_2, i64 %zext_ln143_4'
ST_28 : Operation 224 [1/1] (2.10ns)   --->   "%mul_ln143_3 = mul i64 %zext_ln143_2, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 224 'mul' 'mul_ln143_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 225 '%mul_ln143_4 = mul i64 %zext_ln143_3, i64 %zext_ln143_4'
ST_28 : Operation 225 [1/1] (2.10ns)   --->   "%mul_ln143_4 = mul i64 %zext_ln143_3, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 225 'mul' 'mul_ln143_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln143_5 = zext i32 %arg1_r_5_loc_load" [d5.cpp:143]   --->   Operation 226 'zext' 'zext_ln143_5' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 227 '%mul_ln143_5 = mul i64 %conv36, i64 %zext_ln143_5'
ST_28 : Operation 227 [1/1] (2.10ns)   --->   "%mul_ln143_5 = mul i64 %conv36, i64 %zext_ln143_5" [d5.cpp:143]   --->   Operation 227 'mul' 'mul_ln143_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_1 = add i64 %mul_ln143_1, i64 %add212_2149287_loc_load" [d5.cpp:143]   --->   Operation 228 'add' 'add_ln143_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_84 = add i64 %add_ln143_1, i64 %mul_ln143_5" [d5.cpp:143]   --->   Operation 229 'add' 'arr_84' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 230 '%mul_ln143_6 = mul i64 %zext_ln143, i64 %zext_ln143_5'
ST_28 : Operation 230 [1/1] (2.10ns)   --->   "%mul_ln143_6 = mul i64 %zext_ln143, i64 %zext_ln143_5" [d5.cpp:143]   --->   Operation 230 'mul' 'mul_ln143_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 231 '%mul_ln143_7 = mul i64 %zext_ln143_1, i64 %zext_ln143_5'
ST_28 : Operation 231 [1/1] (2.10ns)   --->   "%mul_ln143_7 = mul i64 %zext_ln143_1, i64 %zext_ln143_5" [d5.cpp:143]   --->   Operation 231 'mul' 'mul_ln143_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 232 '%mul_ln143_8 = mul i64 %zext_ln143_2, i64 %zext_ln143_5'
ST_28 : Operation 232 [1/1] (2.10ns)   --->   "%mul_ln143_8 = mul i64 %zext_ln143_2, i64 %zext_ln143_5" [d5.cpp:143]   --->   Operation 232 'mul' 'mul_ln143_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln143_6 = zext i32 %arg1_r_4_loc_load" [d5.cpp:143]   --->   Operation 233 'zext' 'zext_ln143_6' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln143_9 = mul i64 %conv36, i64 %zext_ln143_6'
ST_28 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln143_9 = mul i64 %conv36, i64 %zext_ln143_6" [d5.cpp:143]   --->   Operation 234 'mul' 'mul_ln143_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_3 = add i64 %mul_ln143_6, i64 %mul_ln143_2" [d5.cpp:143]   --->   Operation 235 'add' 'add_ln143_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 236 [1/1] (1.08ns)   --->   "%add_ln143_4 = add i64 %mul_ln143_9, i64 %add212_3288_loc_load" [d5.cpp:143]   --->   Operation 236 'add' 'add_ln143_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 237 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_85 = add i64 %add_ln143_4, i64 %add_ln143_3" [d5.cpp:143]   --->   Operation 237 'add' 'arr_85' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 238 '%mul_ln143_10 = mul i64 %zext_ln143, i64 %zext_ln143_6'
ST_28 : Operation 238 [1/1] (2.10ns)   --->   "%mul_ln143_10 = mul i64 %zext_ln143, i64 %zext_ln143_6" [d5.cpp:143]   --->   Operation 238 'mul' 'mul_ln143_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 239 '%mul_ln143_11 = mul i64 %zext_ln143_1, i64 %zext_ln143_6'
ST_28 : Operation 239 [1/1] (2.10ns)   --->   "%mul_ln143_11 = mul i64 %zext_ln143_1, i64 %zext_ln143_6" [d5.cpp:143]   --->   Operation 239 'mul' 'mul_ln143_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln143_7 = zext i32 %arg1_r_3_loc_load" [d5.cpp:143]   --->   Operation 240 'zext' 'zext_ln143_7' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 241 '%mul_ln143_12 = mul i64 %conv36, i64 %zext_ln143_7'
ST_28 : Operation 241 [1/1] (2.10ns)   --->   "%mul_ln143_12 = mul i64 %conv36, i64 %zext_ln143_7" [d5.cpp:143]   --->   Operation 241 'mul' 'mul_ln143_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_6 = add i64 %mul_ln143_7, i64 %mul_ln143_3" [d5.cpp:143]   --->   Operation 242 'add' 'add_ln143_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_7 = add i64 %mul_ln143_12, i64 %add212_4289_loc_load" [d5.cpp:143]   --->   Operation 243 'add' 'add_ln143_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 244 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_8 = add i64 %add_ln143_7, i64 %mul_ln143_10" [d5.cpp:143]   --->   Operation 244 'add' 'add_ln143_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 245 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_86 = add i64 %add_ln143_8, i64 %add_ln143_6" [d5.cpp:143]   --->   Operation 245 'add' 'arr_86' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 246 '%mul_ln143_13 = mul i64 %zext_ln143, i64 %zext_ln143_7'
ST_28 : Operation 246 [1/1] (2.10ns)   --->   "%mul_ln143_13 = mul i64 %zext_ln143, i64 %zext_ln143_7" [d5.cpp:143]   --->   Operation 246 'mul' 'mul_ln143_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln143_8 = zext i32 %arg1_r_2_loc_load" [d5.cpp:143]   --->   Operation 247 'zext' 'zext_ln143_8' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 248 '%mul_ln143_14 = mul i64 %conv36, i64 %zext_ln143_8'
ST_28 : Operation 248 [1/1] (2.10ns)   --->   "%mul_ln143_14 = mul i64 %conv36, i64 %zext_ln143_8" [d5.cpp:143]   --->   Operation 248 'mul' 'mul_ln143_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (1.08ns)   --->   "%add_ln143_10 = add i64 %mul_ln143_4, i64 %mul_ln143_11" [d5.cpp:143]   --->   Operation 249 'add' 'add_ln143_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_11 = add i64 %add_ln143_10, i64 %mul_ln143_8" [d5.cpp:143]   --->   Operation 250 'add' 'add_ln143_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_12 = add i64 %mul_ln143_14, i64 %add212_5290_loc_load" [d5.cpp:143]   --->   Operation 251 'add' 'add_ln143_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 252 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_13 = add i64 %add_ln143_12, i64 %mul_ln143_13" [d5.cpp:143]   --->   Operation 252 'add' 'add_ln143_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 253 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_87 = add i64 %add_ln143_13, i64 %add_ln143_11" [d5.cpp:143]   --->   Operation 253 'add' 'arr_87' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 254 [2/2] (0.42ns)   --->   "%call_ln143 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %arr_87, i64 %arr_86, i64 %arr_85, i64 %arr_84, i64 %arr, i64 %add212285_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i64 %add346_2_1277_loc, i64 %add346_2276_loc, i64 %add346_1_1275_loc, i64 %add346_1274_loc, i64 %add346_161273_loc, i64 %add346272_loc" [d5.cpp:143]   --->   Operation 254 'call' 'call_ln143' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln143_10 = zext i32 %arg2_r_10_loc_load" [d5.cpp:143]   --->   Operation 255 'zext' 'zext_ln143_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln179_6 = zext i32 %arg1_r_12_loc_load" [d5.cpp:179]   --->   Operation 256 'zext' 'zext_ln179_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln179_7 = zext i32 %arg2_r_3_loc_load" [d5.cpp:179]   --->   Operation 257 'zext' 'zext_ln179_7' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 258 '%mul_ln179_3 = mul i64 %zext_ln179_7, i64 %zext_ln179_6'
ST_28 : Operation 258 [1/1] (2.10ns)   --->   "%mul_ln179_3 = mul i64 %zext_ln179_7, i64 %zext_ln179_6" [d5.cpp:179]   --->   Operation 258 'mul' 'mul_ln179_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln179_10 = zext i32 %arg1_r_10_loc_load" [d5.cpp:179]   --->   Operation 259 'zext' 'zext_ln179_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln179_11 = zext i32 %arg2_r_5_loc_load" [d5.cpp:179]   --->   Operation 260 'zext' 'zext_ln179_11' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 261 '%mul_ln179_5 = mul i64 %zext_ln179_11, i64 %zext_ln179_10'
ST_28 : Operation 261 [1/1] (2.10ns)   --->   "%mul_ln179_5 = mul i64 %zext_ln179_11, i64 %zext_ln179_10" [d5.cpp:179]   --->   Operation 261 'mul' 'mul_ln179_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln179_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:179]   --->   Operation 262 'zext' 'zext_ln179_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln179_13 = zext i32 %arg2_r_6_loc_load" [d5.cpp:179]   --->   Operation 263 'zext' 'zext_ln179_13' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 264 '%mul_ln179_6 = mul i64 %zext_ln179_13, i64 %zext_ln179_12'
ST_28 : Operation 264 [1/1] (2.10ns)   --->   "%mul_ln179_6 = mul i64 %zext_ln179_13, i64 %zext_ln179_12" [d5.cpp:179]   --->   Operation 264 'mul' 'mul_ln179_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln179_14 = zext i32 %arg1_r_8_loc_load" [d5.cpp:179]   --->   Operation 265 'zext' 'zext_ln179_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln179_15 = zext i32 %arg2_r_7_loc_load" [d5.cpp:179]   --->   Operation 266 'zext' 'zext_ln179_15' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 267 '%mul_ln179_7 = mul i64 %zext_ln179_15, i64 %zext_ln179_14'
ST_28 : Operation 267 [1/1] (2.10ns)   --->   "%mul_ln179_7 = mul i64 %zext_ln179_15, i64 %zext_ln179_14" [d5.cpp:179]   --->   Operation 267 'mul' 'mul_ln179_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_7_loc_load" [d5.cpp:184]   --->   Operation 268 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i32 %arg2_r_8_loc_load" [d5.cpp:184]   --->   Operation 269 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i32 %arg2_r_9_loc_load" [d5.cpp:184]   --->   Operation 270 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 271 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 272 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_3'
ST_28 : Operation 272 [1/1] (2.10ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_3" [d5.cpp:190]   --->   Operation 272 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 273 '%mul_ln190_5 = mul i64 %zext_ln184_1, i64 %zext_ln184'
ST_28 : Operation 273 [1/1] (2.10ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln184_1, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 273 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 274 '%mul_ln190_6 = mul i64 %zext_ln184_2, i64 %zext_ln143_4'
ST_28 : Operation 274 [1/1] (2.10ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln184_2, i64 %zext_ln143_4" [d5.cpp:190]   --->   Operation 274 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln190_7 = mul i64 %zext_ln143_10, i64 %zext_ln143_5'
ST_28 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln143_10, i64 %zext_ln143_5" [d5.cpp:190]   --->   Operation 275 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 276 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_5, i64 %mul_ln179_7" [d5.cpp:190]   --->   Operation 276 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 277 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_7, i64 %mul_ln190_6" [d5.cpp:190]   --->   Operation 277 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 278 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 279 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 280 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 281 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 281 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln190_13 = add i64 %mul_ln179_3, i64 %mul_ln179_6" [d5.cpp:190]   --->   Operation 282 'add' 'add_ln190_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln190_14 = add i64 %mul_ln179_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 283 'add' 'add_ln190_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln190_6 = trunc i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 284 'trunc' 'trunc_ln190_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln190_7 = trunc i64 %add_ln190_14" [d5.cpp:190]   --->   Operation 285 'trunc' 'trunc_ln190_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 286 [1/1] (1.08ns)   --->   "%add_ln190_15 = add i64 %add_ln190_14, i64 %add_ln190_13" [d5.cpp:190]   --->   Operation 286 'add' 'add_ln190_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 287 [1/1] (0.97ns)   --->   "%add_ln190_17 = add i28 %trunc_ln190_7, i28 %trunc_ln190_6" [d5.cpp:190]   --->   Operation 287 'add' 'add_ln190_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.59>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%add212_6291_loc_load = load i64 %add212_6291_loc"   --->   Operation 288 'load' 'add212_6291_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 289 [1/2] (0.67ns)   --->   "%call_ln143 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %arr_87, i64 %arr_86, i64 %arr_85, i64 %arr_84, i64 %arr, i64 %add212285_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i64 %add346_2_1277_loc, i64 %add346_2276_loc, i64 %add346_1_1275_loc, i64 %add346_1274_loc, i64 %add346_161273_loc, i64 %add346272_loc" [d5.cpp:143]   --->   Operation 289 'call' 'call_ln143' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln143_9 = zext i32 %arg1_r_1_loc_load" [d5.cpp:143]   --->   Operation 290 'zext' 'zext_ln143_9' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 291 '%mul_ln143_15 = mul i64 %zext_ln143_10, i64 %zext_ln143_4'
ST_29 : Operation 291 [1/1] (2.10ns)   --->   "%mul_ln143_15 = mul i64 %zext_ln143_10, i64 %zext_ln143_4" [d5.cpp:143]   --->   Operation 291 'mul' 'mul_ln143_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 292 '%mul_ln143_16 = mul i64 %zext_ln143_3, i64 %zext_ln143_5'
ST_29 : Operation 292 [1/1] (2.10ns)   --->   "%mul_ln143_16 = mul i64 %zext_ln143_3, i64 %zext_ln143_5" [d5.cpp:143]   --->   Operation 292 'mul' 'mul_ln143_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 293 '%mul_ln143_17 = mul i64 %zext_ln143_2, i64 %zext_ln143_6'
ST_29 : Operation 293 [1/1] (2.10ns)   --->   "%mul_ln143_17 = mul i64 %zext_ln143_2, i64 %zext_ln143_6" [d5.cpp:143]   --->   Operation 293 'mul' 'mul_ln143_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 294 '%mul_ln143_18 = mul i64 %zext_ln143_1, i64 %zext_ln143_7'
ST_29 : Operation 294 [1/1] (2.10ns)   --->   "%mul_ln143_18 = mul i64 %zext_ln143_1, i64 %zext_ln143_7" [d5.cpp:143]   --->   Operation 294 'mul' 'mul_ln143_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln143_19 = mul i64 %zext_ln143, i64 %zext_ln143_8'
ST_29 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln143_19 = mul i64 %zext_ln143, i64 %zext_ln143_8" [d5.cpp:143]   --->   Operation 295 'mul' 'mul_ln143_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 296 '%mul_ln143_20 = mul i64 %conv36, i64 %zext_ln143_9'
ST_29 : Operation 296 [1/1] (2.10ns)   --->   "%mul_ln143_20 = mul i64 %conv36, i64 %zext_ln143_9" [d5.cpp:143]   --->   Operation 296 'mul' 'mul_ln143_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143 = add i64 %mul_ln143_19, i64 %mul_ln143_17" [d5.cpp:143]   --->   Operation 297 'add' 'add_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 298 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_15 = add i64 %add_ln143, i64 %mul_ln143_18" [d5.cpp:143]   --->   Operation 298 'add' 'add_ln143_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_16 = add i64 %mul_ln143_16, i64 %mul_ln143_20" [d5.cpp:143]   --->   Operation 299 'add' 'add_ln143_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 300 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_17 = add i64 %add_ln143_16, i64 %mul_ln143_15" [d5.cpp:143]   --->   Operation 300 'add' 'add_ln143_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i64 %add_ln143_15" [d5.cpp:143]   --->   Operation 301 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i64 %add_ln143_17" [d5.cpp:143]   --->   Operation 302 'trunc' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_18 = add i64 %add_ln143_17, i64 %add_ln143_15" [d5.cpp:143]   --->   Operation 303 'add' 'add_ln143_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i64 %add212_6291_loc_load" [d5.cpp:143]   --->   Operation 304 'trunc' 'trunc_ln143_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.97ns)   --->   "%add_ln143_19 = add i28 %trunc_ln143_1, i28 %trunc_ln143" [d5.cpp:143]   --->   Operation 305 'add' 'add_ln143_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 306 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_94 = add i64 %add_ln143_18, i64 %add212_6291_loc_load" [d5.cpp:143]   --->   Operation 306 'add' 'arr_94' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i32 %arg1_r_15_loc_load" [d5.cpp:179]   --->   Operation 307 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i32 %arg2_r_loc_load" [d5.cpp:179]   --->   Operation 308 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 309 '%mul_ln179 = mul i64 %zext_ln179_1, i64 %zext_ln179'
ST_29 : Operation 309 [1/1] (2.10ns)   --->   "%mul_ln179 = mul i64 %zext_ln179_1, i64 %zext_ln179" [d5.cpp:179]   --->   Operation 309 'mul' 'mul_ln179' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i32 %arg1_r_14_loc_load" [d5.cpp:179]   --->   Operation 310 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i32 %arg2_r_1_loc_load" [d5.cpp:179]   --->   Operation 311 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 312 '%mul_ln179_1 = mul i64 %zext_ln179_3, i64 %zext_ln179_2'
ST_29 : Operation 312 [1/1] (2.10ns)   --->   "%mul_ln179_1 = mul i64 %zext_ln179_3, i64 %zext_ln179_2" [d5.cpp:179]   --->   Operation 312 'mul' 'mul_ln179_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i32 %arg1_r_13_loc_load" [d5.cpp:179]   --->   Operation 313 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln179_5 = zext i32 %arg2_r_2_loc_load" [d5.cpp:179]   --->   Operation 314 'zext' 'zext_ln179_5' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 315 '%mul_ln179_2 = mul i64 %zext_ln179_5, i64 %zext_ln179_4'
ST_29 : Operation 315 [1/1] (2.10ns)   --->   "%mul_ln179_2 = mul i64 %zext_ln179_5, i64 %zext_ln179_4" [d5.cpp:179]   --->   Operation 315 'mul' 'mul_ln179_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln179_8 = zext i32 %arg1_r_11_loc_load" [d5.cpp:179]   --->   Operation 316 'zext' 'zext_ln179_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln179_9 = zext i32 %arg2_r_4_loc_load" [d5.cpp:179]   --->   Operation 317 'zext' 'zext_ln179_9' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 318 '%mul_ln179_4 = mul i64 %zext_ln179_9, i64 %zext_ln179_8'
ST_29 : Operation 318 [1/1] (2.10ns)   --->   "%mul_ln179_4 = mul i64 %zext_ln179_9, i64 %zext_ln179_8" [d5.cpp:179]   --->   Operation 318 'mul' 'mul_ln179_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 319 '%mul_ln189 = mul i64 %zext_ln179_3, i64 %zext_ln179_14'
ST_29 : Operation 319 [1/1] (2.10ns)   --->   "%mul_ln189 = mul i64 %zext_ln179_3, i64 %zext_ln179_14" [d5.cpp:189]   --->   Operation 319 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 320 '%mul_ln189_1 = mul i64 %zext_ln179_5, i64 %zext_ln184'
ST_29 : Operation 320 [1/1] (2.10ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln179_5, i64 %zext_ln184" [d5.cpp:189]   --->   Operation 320 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 321 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 321 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 322 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln190_1 = mul i64 %zext_ln143, i64 %zext_ln143_9'
ST_29 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln143, i64 %zext_ln143_9" [d5.cpp:190]   --->   Operation 323 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 324 '%mul_ln190_2 = mul i64 %zext_ln143_1, i64 %zext_ln143_8'
ST_29 : Operation 324 [1/1] (2.10ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln143_1, i64 %zext_ln143_8" [d5.cpp:190]   --->   Operation 324 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln190_3 = mul i64 %zext_ln143_2, i64 %zext_ln143_7'
ST_29 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln143_2, i64 %zext_ln143_7" [d5.cpp:190]   --->   Operation 325 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 326 '%mul_ln190_4 = mul i64 %zext_ln143_3, i64 %zext_ln143_6'
ST_29 : Operation 326 [1/1] (2.10ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln143_3, i64 %zext_ln143_6" [d5.cpp:190]   --->   Operation 326 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 327 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 327 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 328 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 328 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 329 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 330 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 331 'add' 'add_ln190_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 332 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 333 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_9 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 333 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 334 [1/1] (1.08ns)   --->   "%add_ln190_10 = add i64 %mul_ln179_1, i64 %mul_ln179_2" [d5.cpp:190]   --->   Operation 334 'add' 'add_ln190_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 335 [1/1] (1.08ns)   --->   "%add_ln190_11 = add i64 %mul_ln179, i64 %mul_ln179_4" [d5.cpp:190]   --->   Operation 335 'add' 'add_ln190_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 336 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln190_5 = trunc i64 %add_ln190_11" [d5.cpp:190]   --->   Operation 337 'trunc' 'trunc_ln190_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_12 = add i64 %add_ln190_11, i64 %add_ln190_10" [d5.cpp:190]   --->   Operation 338 'add' 'add_ln190_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_16 = add i28 %trunc_ln190_5, i28 %trunc_ln190_4" [d5.cpp:190]   --->   Operation 339 'add' 'add_ln190_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 340 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln190_18 = add i64 %add_ln190_15, i64 %add_ln190_12" [d5.cpp:190]   --->   Operation 340 'add' 'add_ln190_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 341 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_19 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 341 'add' 'add_ln190_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 342 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln190_20 = add i28 %add_ln190_17, i28 %add_ln190_16" [d5.cpp:190]   --->   Operation 342 'add' 'add_ln190_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 343 '%mul_ln191 = mul i64 %zext_ln179_15, i64 %zext_ln184_3'
ST_29 : Operation 343 [1/1] (2.10ns)   --->   "%mul_ln191 = mul i64 %zext_ln179_15, i64 %zext_ln184_3" [d5.cpp:191]   --->   Operation 343 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 344 '%mul_ln191_1 = mul i64 %zext_ln179_13, i64 %zext_ln143_9'
ST_29 : Operation 344 [1/1] (2.10ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln179_13, i64 %zext_ln143_9" [d5.cpp:191]   --->   Operation 344 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 345 '%mul_ln191_2 = mul i64 %zext_ln179_11, i64 %zext_ln143_8'
ST_29 : Operation 345 [1/1] (2.10ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln179_11, i64 %zext_ln143_8" [d5.cpp:191]   --->   Operation 345 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 346 '%mul_ln191_3 = mul i64 %zext_ln179_9, i64 %zext_ln143_7'
ST_29 : Operation 346 [1/1] (2.10ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln179_9, i64 %zext_ln143_7" [d5.cpp:191]   --->   Operation 346 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 347 '%mul_ln191_4 = mul i64 %zext_ln179_7, i64 %zext_ln143_6'
ST_29 : Operation 347 [1/1] (2.10ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln179_7, i64 %zext_ln143_6" [d5.cpp:191]   --->   Operation 347 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 348 '%mul_ln191_5 = mul i64 %zext_ln179_5, i64 %zext_ln143_5'
ST_29 : Operation 348 [1/1] (2.10ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln179_5, i64 %zext_ln143_5" [d5.cpp:191]   --->   Operation 348 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 349 '%mul_ln191_6 = mul i64 %zext_ln179_1, i64 %zext_ln184'
ST_29 : Operation 349 [1/1] (2.10ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln179_1, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 349 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 350 '%mul_ln191_7 = mul i64 %zext_ln179_3, i64 %zext_ln143_4'
ST_29 : Operation 350 [1/1] (2.10ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln179_3, i64 %zext_ln143_4" [d5.cpp:191]   --->   Operation 350 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 351 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 351 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 352 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 353 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 354 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 355 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 355 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 356 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 356 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 357 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 358 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 359 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 360 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 361 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 361 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 362 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 362 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 363 '%mul_ln196 = mul i64 %zext_ln179_5, i64 %zext_ln184_3'
ST_29 : Operation 363 [1/1] (2.10ns)   --->   "%mul_ln196 = mul i64 %zext_ln179_5, i64 %zext_ln184_3" [d5.cpp:196]   --->   Operation 363 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 364 '%mul_ln196_1 = mul i64 %zext_ln179_3, i64 %zext_ln143_9'
ST_29 : Operation 364 [1/1] (2.10ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln179_3, i64 %zext_ln143_9" [d5.cpp:196]   --->   Operation 364 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 365 '%mul_ln196_2 = mul i64 %zext_ln179_1, i64 %zext_ln143_8'
ST_29 : Operation 365 [1/1] (2.10ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln179_1, i64 %zext_ln143_8" [d5.cpp:196]   --->   Operation 365 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 366 '%mul_ln197 = mul i64 %zext_ln179_1, i64 %zext_ln143_9'
ST_29 : Operation 366 [1/1] (2.10ns)   --->   "%mul_ln197 = mul i64 %zext_ln179_1, i64 %zext_ln143_9" [d5.cpp:197]   --->   Operation 366 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 367 '%mul_ln197_1 = mul i64 %zext_ln179_3, i64 %zext_ln184_3'
ST_29 : Operation 367 [1/1] (2.10ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln179_3, i64 %zext_ln184_3" [d5.cpp:197]   --->   Operation 367 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 368 '%mul_ln198 = mul i64 %zext_ln179_1, i64 %zext_ln184_3'
ST_29 : Operation 368 [1/1] (2.10ns)   --->   "%mul_ln198 = mul i64 %zext_ln179_1, i64 %zext_ln184_3" [d5.cpp:198]   --->   Operation 368 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 369 '%mul_ln200 = mul i64 %zext_ln184_1, i64 %zext_ln184_3'
ST_29 : Operation 369 [1/1] (2.10ns)   --->   "%mul_ln200 = mul i64 %zext_ln184_1, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 369 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 370 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 371 '%mul_ln200_1 = mul i64 %zext_ln179_15, i64 %zext_ln143_9'
ST_29 : Operation 371 [1/1] (2.10ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln179_15, i64 %zext_ln143_9" [d5.cpp:200]   --->   Operation 371 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 372 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 373 '%mul_ln200_2 = mul i64 %zext_ln179_13, i64 %zext_ln143_8'
ST_29 : Operation 373 [1/1] (2.10ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln179_13, i64 %zext_ln143_8" [d5.cpp:200]   --->   Operation 373 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 374 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 375 '%mul_ln200_3 = mul i64 %zext_ln179_11, i64 %zext_ln143_7'
ST_29 : Operation 375 [1/1] (2.10ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln179_11, i64 %zext_ln143_7" [d5.cpp:200]   --->   Operation 375 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 376 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 377 '%mul_ln200_4 = mul i64 %zext_ln179_9, i64 %zext_ln143_6'
ST_29 : Operation 377 [1/1] (2.10ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln179_9, i64 %zext_ln143_6" [d5.cpp:200]   --->   Operation 377 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 378 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 379 '%mul_ln200_5 = mul i64 %zext_ln179_7, i64 %zext_ln143_5'
ST_29 : Operation 379 [1/1] (2.10ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln179_7, i64 %zext_ln143_5" [d5.cpp:200]   --->   Operation 379 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 380 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 381 '%mul_ln200_6 = mul i64 %zext_ln179_5, i64 %zext_ln143_4'
ST_29 : Operation 381 [1/1] (2.10ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln179_5, i64 %zext_ln143_4" [d5.cpp:200]   --->   Operation 381 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 382 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 383 '%mul_ln200_7 = mul i64 %zext_ln179_3, i64 %zext_ln184'
ST_29 : Operation 383 [1/1] (2.10ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln179_3, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 383 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 384 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 385 '%mul_ln200_8 = mul i64 %zext_ln179_1, i64 %zext_ln179_14'
ST_29 : Operation 385 [1/1] (2.10ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln179_1, i64 %zext_ln179_14" [d5.cpp:200]   --->   Operation 385 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 386 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 387 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 388 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 389 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 390 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 391 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 392 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 393 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 394 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 395 'trunc' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (1.08ns)   --->   "%add_ln200_2 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 396 'add' 'add_ln200_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_2" [d5.cpp:200]   --->   Operation 397 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (1.09ns)   --->   "%add_ln200_3 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 398 'add' 'add_ln200_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 399 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 400 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 401 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 402 [1/1] (1.08ns)   --->   "%add_ln200_7 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 402 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_7" [d5.cpp:200]   --->   Operation 403 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (1.09ns)   --->   "%add_ln200_8 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 404 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (1.08ns)   --->   "%add_ln197 = add i64 %mul_ln197_1, i64 %mul_ln197" [d5.cpp:197]   --->   Operation 405 'add' 'add_ln197' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197" [d5.cpp:197]   --->   Operation 406 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %mul_ln196_2, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 407 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 408 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196, i64 %mul_ln196_1" [d5.cpp:196]   --->   Operation 408 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_1" [d5.cpp:196]   --->   Operation 409 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_12, i28 %trunc_ln200_9" [d5.cpp:208]   --->   Operation 410 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 411 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 411 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 412 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_4, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 412 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.12>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "%add159_2230_4306_loc_load = load i64 %add159_2230_4306_loc"   --->   Operation 413 'load' 'add159_2230_4306_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 414 [1/1] (0.00ns)   --->   "%add159_2230_3305_loc_load = load i64 %add159_2230_3305_loc"   --->   Operation 414 'load' 'add159_2230_3305_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 415 [1/1] (0.00ns)   --->   "%add159_2230_2304_loc_load = load i64 %add159_2230_2304_loc"   --->   Operation 415 'load' 'add159_2230_2304_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 416 [1/1] (0.00ns)   --->   "%add159_2230_1303_loc_load = load i64 %add159_2230_1303_loc"   --->   Operation 416 'load' 'add159_2230_1303_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 417 [1/1] (0.00ns)   --->   "%add159_1216_2299_loc_load = load i64 %add159_1216_2299_loc"   --->   Operation 417 'load' 'add159_1216_2299_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 418 [1/1] (0.00ns)   --->   "%add245284_loc_load = load i64 %add245284_loc"   --->   Operation 418 'load' 'add245284_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%add346_2_1277_loc_load = load i64 %add346_2_1277_loc"   --->   Operation 419 'load' 'add346_2_1277_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 420 [1/1] (0.00ns)   --->   "%add346_2276_loc_load = load i64 %add346_2276_loc"   --->   Operation 420 'load' 'add346_2276_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 421 [1/1] (0.00ns)   --->   "%add346_1_1275_loc_load = load i64 %add346_1_1275_loc"   --->   Operation 421 'load' 'add346_1_1275_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 422 '%mul_ln184 = mul i64 %zext_ln179_13, i64 %zext_ln179_14'
ST_30 : Operation 422 [1/1] (2.10ns)   --->   "%mul_ln184 = mul i64 %zext_ln179_13, i64 %zext_ln179_14" [d5.cpp:184]   --->   Operation 422 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 423 '%mul_ln184_1 = mul i64 %zext_ln179_15, i64 %zext_ln184'
ST_30 : Operation 423 [1/1] (2.10ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln179_15, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 423 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 424 '%mul_ln184_2 = mul i64 %zext_ln184_1, i64 %zext_ln143_4'
ST_30 : Operation 424 [1/1] (2.10ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln184_1, i64 %zext_ln143_4" [d5.cpp:184]   --->   Operation 424 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 425 '%mul_ln184_3 = mul i64 %zext_ln184_2, i64 %zext_ln143_5'
ST_30 : Operation 425 [1/1] (2.10ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln184_2, i64 %zext_ln143_5" [d5.cpp:184]   --->   Operation 425 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 426 '%mul_ln184_4 = mul i64 %zext_ln143_10, i64 %zext_ln143_6'
ST_30 : Operation 426 [1/1] (2.10ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln143_10, i64 %zext_ln143_6" [d5.cpp:184]   --->   Operation 426 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 427 '%mul_ln184_5 = mul i64 %zext_ln143_3, i64 %zext_ln143_7'
ST_30 : Operation 427 [1/1] (2.10ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln143_3, i64 %zext_ln143_7" [d5.cpp:184]   --->   Operation 427 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 428 '%mul_ln184_6 = mul i64 %zext_ln143_2, i64 %zext_ln143_8'
ST_30 : Operation 428 [1/1] (2.10ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln143_2, i64 %zext_ln143_8" [d5.cpp:184]   --->   Operation 428 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 429 '%mul_ln184_7 = mul i64 %zext_ln143_1, i64 %zext_ln143_9'
ST_30 : Operation 429 [1/1] (2.10ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln143_1, i64 %zext_ln143_9" [d5.cpp:184]   --->   Operation 429 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 430 '%mul_ln184_8 = mul i64 %zext_ln143, i64 %zext_ln184_3'
ST_30 : Operation 430 [1/1] (2.10ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln143, i64 %zext_ln184_3" [d5.cpp:184]   --->   Operation 430 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 431 '%mul_ln185 = mul i64 %zext_ln179_11, i64 %zext_ln179_14'
ST_30 : Operation 431 [1/1] (2.10ns)   --->   "%mul_ln185 = mul i64 %zext_ln179_11, i64 %zext_ln179_14" [d5.cpp:185]   --->   Operation 431 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 432 '%mul_ln185_1 = mul i64 %zext_ln179_13, i64 %zext_ln184'
ST_30 : Operation 432 [1/1] (2.10ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln179_13, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 432 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 433 '%mul_ln185_2 = mul i64 %zext_ln184_1, i64 %zext_ln143_5'
ST_30 : Operation 433 [1/1] (2.10ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln184_1, i64 %zext_ln143_5" [d5.cpp:185]   --->   Operation 433 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 434 '%mul_ln185_3 = mul i64 %zext_ln184_2, i64 %zext_ln143_6'
ST_30 : Operation 434 [1/1] (2.10ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln184_2, i64 %zext_ln143_6" [d5.cpp:185]   --->   Operation 434 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 435 '%mul_ln185_4 = mul i64 %zext_ln179_15, i64 %zext_ln143_4'
ST_30 : Operation 435 [1/1] (2.10ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln179_15, i64 %zext_ln143_4" [d5.cpp:185]   --->   Operation 435 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 436 '%mul_ln185_5 = mul i64 %zext_ln143_10, i64 %zext_ln143_7'
ST_30 : Operation 436 [1/1] (2.10ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln143_10, i64 %zext_ln143_7" [d5.cpp:185]   --->   Operation 436 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 437 '%mul_ln185_6 = mul i64 %zext_ln143_3, i64 %zext_ln143_8'
ST_30 : Operation 437 [1/1] (2.10ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln143_3, i64 %zext_ln143_8" [d5.cpp:185]   --->   Operation 437 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 438 '%mul_ln185_7 = mul i64 %zext_ln143_2, i64 %zext_ln143_9'
ST_30 : Operation 438 [1/1] (2.10ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln143_2, i64 %zext_ln143_9" [d5.cpp:185]   --->   Operation 438 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 439 '%mul_ln185_8 = mul i64 %zext_ln143_1, i64 %zext_ln184_3'
ST_30 : Operation 439 [1/1] (2.10ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln143_1, i64 %zext_ln184_3" [d5.cpp:185]   --->   Operation 439 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 440 '%mul_ln186 = mul i64 %zext_ln179_9, i64 %zext_ln179_14'
ST_30 : Operation 440 [1/1] (2.10ns)   --->   "%mul_ln186 = mul i64 %zext_ln179_9, i64 %zext_ln179_14" [d5.cpp:186]   --->   Operation 440 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 441 '%mul_ln186_1 = mul i64 %zext_ln179_11, i64 %zext_ln184'
ST_30 : Operation 441 [1/1] (2.10ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln179_11, i64 %zext_ln184" [d5.cpp:186]   --->   Operation 441 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 442 '%mul_ln186_2 = mul i64 %zext_ln179_13, i64 %zext_ln143_4'
ST_30 : Operation 442 [1/1] (2.10ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln179_13, i64 %zext_ln143_4" [d5.cpp:186]   --->   Operation 442 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 443 '%mul_ln186_3 = mul i64 %zext_ln179_15, i64 %zext_ln143_5'
ST_30 : Operation 443 [1/1] (2.10ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln179_15, i64 %zext_ln143_5" [d5.cpp:186]   --->   Operation 443 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 444 '%mul_ln186_4 = mul i64 %zext_ln184_1, i64 %zext_ln143_6'
ST_30 : Operation 444 [1/1] (2.10ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln184_1, i64 %zext_ln143_6" [d5.cpp:186]   --->   Operation 444 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 445 '%mul_ln186_5 = mul i64 %zext_ln184_2, i64 %zext_ln143_7'
ST_30 : Operation 445 [1/1] (2.10ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln184_2, i64 %zext_ln143_7" [d5.cpp:186]   --->   Operation 445 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 446 '%mul_ln186_6 = mul i64 %zext_ln143_10, i64 %zext_ln143_8'
ST_30 : Operation 446 [1/1] (2.10ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln143_10, i64 %zext_ln143_8" [d5.cpp:186]   --->   Operation 446 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 447 '%mul_ln186_7 = mul i64 %zext_ln143_3, i64 %zext_ln143_9'
ST_30 : Operation 447 [1/1] (2.10ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln143_3, i64 %zext_ln143_9" [d5.cpp:186]   --->   Operation 447 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 448 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_5, i64 %mul_ln186_6" [d5.cpp:186]   --->   Operation 448 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 449 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_4, i64 %mul_ln186_3" [d5.cpp:186]   --->   Operation 449 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 450 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 451 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 452 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 452 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 453 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_1, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 453 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 454 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 454 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 455 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 456 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 457 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 457 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 458 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 458 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 459 '%mul_ln187 = mul i64 %zext_ln184_1, i64 %zext_ln143_7'
ST_30 : Operation 459 [1/1] (2.10ns)   --->   "%mul_ln187 = mul i64 %zext_ln184_1, i64 %zext_ln143_7" [d5.cpp:187]   --->   Operation 459 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln187_1 = mul i64 %zext_ln179_7, i64 %zext_ln179_14'
ST_30 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln179_7, i64 %zext_ln179_14" [d5.cpp:187]   --->   Operation 460 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 461 '%mul_ln187_2 = mul i64 %zext_ln179_9, i64 %zext_ln184'
ST_30 : Operation 461 [1/1] (2.10ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln179_9, i64 %zext_ln184" [d5.cpp:187]   --->   Operation 461 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 462 '%mul_ln187_3 = mul i64 %zext_ln179_11, i64 %zext_ln143_4'
ST_30 : Operation 462 [1/1] (2.10ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln179_11, i64 %zext_ln143_4" [d5.cpp:187]   --->   Operation 462 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 463 '%mul_ln187_4 = mul i64 %zext_ln179_13, i64 %zext_ln143_5'
ST_30 : Operation 463 [1/1] (2.10ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln179_13, i64 %zext_ln143_5" [d5.cpp:187]   --->   Operation 463 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 464 '%mul_ln187_5 = mul i64 %zext_ln179_15, i64 %zext_ln143_6'
ST_30 : Operation 464 [1/1] (2.10ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln179_15, i64 %zext_ln143_6" [d5.cpp:187]   --->   Operation 464 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_5, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 465 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 466 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_4" [d5.cpp:187]   --->   Operation 466 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_2, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 467 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 468 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 468 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 469 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 470 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 471 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_1_1275_loc_load" [d5.cpp:187]   --->   Operation 472 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 473 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 473 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 474 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_89 = add i64 %add_ln187_4, i64 %add346_1_1275_loc_load" [d5.cpp:187]   --->   Operation 474 'add' 'arr_89' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 475 '%mul_ln188 = mul i64 %zext_ln179_5, i64 %zext_ln179_14'
ST_30 : Operation 475 [1/1] (2.10ns)   --->   "%mul_ln188 = mul i64 %zext_ln179_5, i64 %zext_ln179_14" [d5.cpp:188]   --->   Operation 475 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 476 '%mul_ln188_1 = mul i64 %zext_ln179_7, i64 %zext_ln184'
ST_30 : Operation 476 [1/1] (2.10ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln179_7, i64 %zext_ln184" [d5.cpp:188]   --->   Operation 476 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 477 '%mul_ln188_2 = mul i64 %zext_ln179_9, i64 %zext_ln143_4'
ST_30 : Operation 477 [1/1] (2.10ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln179_9, i64 %zext_ln143_4" [d5.cpp:188]   --->   Operation 477 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 478 '%mul_ln188_3 = mul i64 %zext_ln179_11, i64 %zext_ln143_5'
ST_30 : Operation 478 [1/1] (2.10ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln179_11, i64 %zext_ln143_5" [d5.cpp:188]   --->   Operation 478 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 479 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188, i64 %mul_ln188_2" [d5.cpp:188]   --->   Operation 479 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 480 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_1, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 480 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 481 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 482 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 483 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_2276_loc_load" [d5.cpp:188]   --->   Operation 484 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 485 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_90 = add i64 %add_ln188_2, i64 %add346_2276_loc_load" [d5.cpp:188]   --->   Operation 485 'add' 'arr_90' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_2_1277_loc_load" [d5.cpp:189]   --->   Operation 486 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 487 [1/1] (1.08ns)   --->   "%arr_91 = add i64 %add_ln189, i64 %add346_2_1277_loc_load" [d5.cpp:189]   --->   Operation 487 'add' 'arr_91' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_18, i64 %add_ln190_9" [d5.cpp:190]   --->   Operation 488 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln190_8 = trunc i64 %add245284_loc_load" [d5.cpp:190]   --->   Operation 489 'trunc' 'trunc_ln190_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_21 = add i28 %add_ln190_20, i28 %add_ln190_19" [d5.cpp:190]   --->   Operation 490 'add' 'add_ln190_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 491 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_92 = add i64 %add_ln190_6, i64 %add245284_loc_load" [d5.cpp:190]   --->   Operation 491 'add' 'arr_92' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 492 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add159_1216_2299_loc_load" [d5.cpp:191]   --->   Operation 493 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 494 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 495 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_93 = add i64 %add_ln191_6, i64 %add159_1216_2299_loc_load" [d5.cpp:191]   --->   Operation 495 'add' 'arr_93' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 496 '%mul_ln192 = mul i64 %zext_ln179_13, i64 %zext_ln184_3'
ST_30 : Operation 496 [1/1] (2.10ns)   --->   "%mul_ln192 = mul i64 %zext_ln179_13, i64 %zext_ln184_3" [d5.cpp:192]   --->   Operation 496 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 497 '%mul_ln192_1 = mul i64 %zext_ln179_11, i64 %zext_ln143_9'
ST_30 : Operation 497 [1/1] (2.10ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln179_11, i64 %zext_ln143_9" [d5.cpp:192]   --->   Operation 497 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 498 '%mul_ln192_2 = mul i64 %zext_ln179_9, i64 %zext_ln143_8'
ST_30 : Operation 498 [1/1] (2.10ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln179_9, i64 %zext_ln143_8" [d5.cpp:192]   --->   Operation 498 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 499 '%mul_ln192_3 = mul i64 %zext_ln179_7, i64 %zext_ln143_7'
ST_30 : Operation 499 [1/1] (2.10ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln179_7, i64 %zext_ln143_7" [d5.cpp:192]   --->   Operation 499 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 500 '%mul_ln192_4 = mul i64 %zext_ln179_5, i64 %zext_ln143_6'
ST_30 : Operation 500 [1/1] (2.10ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln179_5, i64 %zext_ln143_6" [d5.cpp:192]   --->   Operation 500 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 501 '%mul_ln192_5 = mul i64 %zext_ln179_3, i64 %zext_ln143_5'
ST_30 : Operation 501 [1/1] (2.10ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln179_3, i64 %zext_ln143_5" [d5.cpp:192]   --->   Operation 501 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 502 '%mul_ln192_6 = mul i64 %zext_ln179_1, i64 %zext_ln143_4'
ST_30 : Operation 502 [1/1] (2.10ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln179_1, i64 %zext_ln143_4" [d5.cpp:192]   --->   Operation 502 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 503 '%mul_ln193 = mul i64 %zext_ln179_11, i64 %zext_ln184_3'
ST_30 : Operation 503 [1/1] (2.10ns)   --->   "%mul_ln193 = mul i64 %zext_ln179_11, i64 %zext_ln184_3" [d5.cpp:193]   --->   Operation 503 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 504 '%mul_ln193_1 = mul i64 %zext_ln179_9, i64 %zext_ln143_9'
ST_30 : Operation 504 [1/1] (2.10ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln179_9, i64 %zext_ln143_9" [d5.cpp:193]   --->   Operation 504 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 505 '%mul_ln193_2 = mul i64 %zext_ln179_7, i64 %zext_ln143_8'
ST_30 : Operation 505 [1/1] (2.10ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln179_7, i64 %zext_ln143_8" [d5.cpp:193]   --->   Operation 505 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 506 '%mul_ln193_3 = mul i64 %zext_ln179_5, i64 %zext_ln143_7'
ST_30 : Operation 506 [1/1] (2.10ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln179_5, i64 %zext_ln143_7" [d5.cpp:193]   --->   Operation 506 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 507 '%mul_ln193_4 = mul i64 %zext_ln179_3, i64 %zext_ln143_6'
ST_30 : Operation 507 [1/1] (2.10ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln179_3, i64 %zext_ln143_6" [d5.cpp:193]   --->   Operation 507 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 508 '%mul_ln193_5 = mul i64 %zext_ln179_1, i64 %zext_ln143_5'
ST_30 : Operation 508 [1/1] (2.10ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln179_1, i64 %zext_ln143_5" [d5.cpp:193]   --->   Operation 508 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 509 '%mul_ln194 = mul i64 %zext_ln179_9, i64 %zext_ln184_3'
ST_30 : Operation 509 [1/1] (2.10ns)   --->   "%mul_ln194 = mul i64 %zext_ln179_9, i64 %zext_ln184_3" [d5.cpp:194]   --->   Operation 509 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 510 '%mul_ln194_1 = mul i64 %zext_ln179_7, i64 %zext_ln143_9'
ST_30 : Operation 510 [1/1] (2.10ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln179_7, i64 %zext_ln143_9" [d5.cpp:194]   --->   Operation 510 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 511 '%mul_ln194_2 = mul i64 %zext_ln179_5, i64 %zext_ln143_8'
ST_30 : Operation 511 [1/1] (2.10ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln179_5, i64 %zext_ln143_8" [d5.cpp:194]   --->   Operation 511 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 512 '%mul_ln194_3 = mul i64 %zext_ln179_3, i64 %zext_ln143_7'
ST_30 : Operation 512 [1/1] (2.10ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln179_3, i64 %zext_ln143_7" [d5.cpp:194]   --->   Operation 512 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 513 '%mul_ln194_4 = mul i64 %zext_ln179_1, i64 %zext_ln143_6'
ST_30 : Operation 513 [1/1] (2.10ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln179_1, i64 %zext_ln143_6" [d5.cpp:194]   --->   Operation 513 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 514 '%mul_ln195 = mul i64 %zext_ln179_7, i64 %zext_ln184_3'
ST_30 : Operation 514 [1/1] (2.10ns)   --->   "%mul_ln195 = mul i64 %zext_ln179_7, i64 %zext_ln184_3" [d5.cpp:195]   --->   Operation 514 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 515 '%mul_ln195_1 = mul i64 %zext_ln179_5, i64 %zext_ln143_9'
ST_30 : Operation 515 [1/1] (2.10ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln179_5, i64 %zext_ln143_9" [d5.cpp:195]   --->   Operation 515 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 516 '%mul_ln195_2 = mul i64 %zext_ln179_1, i64 %zext_ln143_7'
ST_30 : Operation 516 [1/1] (2.10ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln179_1, i64 %zext_ln143_7" [d5.cpp:195]   --->   Operation 516 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 517 '%mul_ln195_3 = mul i64 %zext_ln179_3, i64 %zext_ln143_8'
ST_30 : Operation 517 [1/1] (2.10ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln179_3, i64 %zext_ln143_8" [d5.cpp:195]   --->   Operation 517 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 518 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_92, i32 28, i32 63" [d5.cpp:200]   --->   Operation 518 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 519 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (1.08ns)   --->   "%arr_95 = add i64 %add159_2230_4306_loc_load, i64 %mul_ln198" [d5.cpp:198]   --->   Operation 520 'add' 'arr_95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_92, i32 28, i32 55" [d5.cpp:200]   --->   Operation 521 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %arr_95" [d5.cpp:200]   --->   Operation 522 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (1.08ns)   --->   "%add_ln200 = add i64 %arr_95, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 523 'add' 'add_ln200' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 524 [1/1] (0.97ns)   --->   "%add_ln200_1 = add i28 %trunc_ln200, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 524 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_93, i32 28, i32 63" [d5.cpp:200]   --->   Operation 525 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 526 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %arr_94" [d5.cpp:200]   --->   Operation 527 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 528 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_93, i32 28, i32 55" [d5.cpp:200]   --->   Operation 529 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 530 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 531 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (1.10ns)   --->   "%add_ln200_41 = add i66 %add_ln200_5, i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 532 'add' 'add_ln200_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 533 [1/1] (1.10ns)   --->   "%add_ln200_6 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 533 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i66 %add_ln200_41" [d5.cpp:200]   --->   Operation 534 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_6" [d5.cpp:200]   --->   Operation 535 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_8" [d5.cpp:200]   --->   Operation 536 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_9 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 537 'add' 'add_ln200_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 538 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_10 = add i65 %add_ln200_9, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 538 'add' 'add_ln200_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_10" [d5.cpp:200]   --->   Operation 539 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 540 [1/1] (1.10ns)   --->   "%add_ln200_12 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 540 'add' 'add_ln200_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 541 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 542 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 543 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_14, i56 %trunc_ln200_13" [d5.cpp:200]   --->   Operation 543 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 544 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 544 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 545 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_10" [d5.cpp:200]   --->   Operation 546 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 547 '%mul_ln200_9 = mul i64 %zext_ln184_2, i64 %zext_ln184_3'
ST_30 : Operation 547 [1/1] (2.10ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln184_2, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 547 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 548 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 549 '%mul_ln200_10 = mul i64 %zext_ln184_1, i64 %zext_ln143_9'
ST_30 : Operation 549 [1/1] (2.10ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln184_1, i64 %zext_ln143_9" [d5.cpp:200]   --->   Operation 549 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 550 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 551 '%mul_ln200_11 = mul i64 %zext_ln179_15, i64 %zext_ln143_8'
ST_30 : Operation 551 [1/1] (2.10ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln179_15, i64 %zext_ln143_8" [d5.cpp:200]   --->   Operation 551 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 552 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 553 '%mul_ln200_12 = mul i64 %zext_ln179_13, i64 %zext_ln143_7'
ST_30 : Operation 553 [1/1] (2.10ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln179_13, i64 %zext_ln143_7" [d5.cpp:200]   --->   Operation 553 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 554 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 555 '%mul_ln200_13 = mul i64 %zext_ln179_11, i64 %zext_ln143_6'
ST_30 : Operation 555 [1/1] (2.10ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln179_11, i64 %zext_ln143_6" [d5.cpp:200]   --->   Operation 555 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 556 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 557 '%mul_ln200_14 = mul i64 %zext_ln179_9, i64 %zext_ln143_5'
ST_30 : Operation 557 [1/1] (2.10ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln179_9, i64 %zext_ln143_5" [d5.cpp:200]   --->   Operation 557 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 558 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 559 '%mul_ln200_15 = mul i64 %zext_ln179_7, i64 %zext_ln143_4'
ST_30 : Operation 559 [1/1] (2.10ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln179_7, i64 %zext_ln143_4" [d5.cpp:200]   --->   Operation 559 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 560 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_91" [d5.cpp:200]   --->   Operation 561 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 562 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 563 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 564 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 565 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 566 'trunc' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 567 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 568 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 569 'partselect' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 570 [1/1] (1.08ns)   --->   "%add_ln200_13 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 570 'add' 'add_ln200_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 571 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 572 [1/1] (1.08ns)   --->   "%add_ln200_14 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 572 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_14" [d5.cpp:200]   --->   Operation 573 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 574 [1/1] (1.09ns)   --->   "%add_ln200_15 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 574 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 575 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 575 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 576 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 577 [1/1] (1.08ns)   --->   "%add_ln200_17 = add i65 %zext_ln200_21, i65 %zext_ln200_29" [d5.cpp:200]   --->   Operation 577 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_17" [d5.cpp:200]   --->   Operation 578 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 579 [1/1] (1.09ns)   --->   "%add_ln200_18 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 579 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_18" [d5.cpp:200]   --->   Operation 580 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 581 [1/1] (1.10ns)   --->   "%add_ln200_20 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 581 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 582 '%mul_ln200_16 = mul i64 %zext_ln143_10, i64 %zext_ln184_3'
ST_30 : Operation 582 [1/1] (2.10ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln143_10, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 582 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 583 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 584 '%mul_ln200_17 = mul i64 %zext_ln184_2, i64 %zext_ln143_9'
ST_30 : Operation 584 [1/1] (2.10ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln184_2, i64 %zext_ln143_9" [d5.cpp:200]   --->   Operation 584 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 585 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 586 '%mul_ln200_18 = mul i64 %zext_ln184_1, i64 %zext_ln143_8'
ST_30 : Operation 586 [1/1] (2.10ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln184_1, i64 %zext_ln143_8" [d5.cpp:200]   --->   Operation 586 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 587 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 588 '%mul_ln200_19 = mul i64 %zext_ln179_15, i64 %zext_ln143_7'
ST_30 : Operation 588 [1/1] (2.10ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln179_15, i64 %zext_ln143_7" [d5.cpp:200]   --->   Operation 588 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 589 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 590 '%mul_ln200_20 = mul i64 %zext_ln179_13, i64 %zext_ln143_6'
ST_30 : Operation 590 [1/1] (2.10ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln179_13, i64 %zext_ln143_6" [d5.cpp:200]   --->   Operation 590 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 591 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 592 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 593 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 594 'trunc' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 595 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 596 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 597 [1/1] (1.08ns)   --->   "%add_ln200_21 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 597 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_21" [d5.cpp:200]   --->   Operation 598 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 599 [1/1] (1.09ns)   --->   "%add_ln200_22 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 599 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = trunc i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 600 'trunc' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 601 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 601 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 602 '%mul_ln200_21 = mul i64 %zext_ln143_3, i64 %zext_ln184_3'
ST_30 : Operation 602 [1/1] (2.10ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln143_3, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 602 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 603 '%mul_ln200_22 = mul i64 %zext_ln143_10, i64 %zext_ln143_9'
ST_30 : Operation 603 [1/1] (2.10ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln143_10, i64 %zext_ln143_9" [d5.cpp:200]   --->   Operation 603 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 604 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 605 '%mul_ln200_23 = mul i64 %zext_ln184_2, i64 %zext_ln143_8'
ST_30 : Operation 605 [1/1] (2.10ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln184_2, i64 %zext_ln143_8" [d5.cpp:200]   --->   Operation 605 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 606 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 607 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 608 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 609 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 610 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 610 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 611 '%mul_ln200_24 = mul i64 %zext_ln143_2, i64 %zext_ln184_3'
ST_30 : Operation 611 [1/1] (2.10ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln143_2, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 611 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln200_42 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 612 'trunc' 'trunc_ln200_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 613 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_6, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 613 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 614 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_5, i64 %mul_ln185_3" [d5.cpp:185]   --->   Operation 614 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 615 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 616 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 617 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 617 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 618 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 618 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_4, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 619 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 620 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 620 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 621 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 622 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 623 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 623 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 624 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 624 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 625 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 625 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 626 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 626 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 627 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 627 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 628 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 629 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 630 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 630 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 631 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 631 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 632 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 633 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 633 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 634 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 635 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 636 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 636 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 637 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 637 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 638 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 638 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 639 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_39 = add i28 %add_ln190_21, i28 %trunc_ln190_8" [d5.cpp:200]   --->   Operation 639 'add' 'add_ln200_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 640 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 640 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 641 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add159_2230_3305_loc_load" [d5.cpp:197]   --->   Operation 642 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 643 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_2 = add i64 %add159_2230_3305_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 644 'add' 'add_ln201_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 645 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 645 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_4 = add i28 %trunc_ln197, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 646 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 647 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %trunc_ln197_1" [d5.cpp:201]   --->   Operation 647 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 648 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 648 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln3" [d5.cpp:202]   --->   Operation 649 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add159_2230_2304_loc_load" [d5.cpp:196]   --->   Operation 650 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 651 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_1 = add i64 %add159_2230_2304_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 652 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 653 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 653 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_2 = add i28 %trunc_ln196, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 654 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 655 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %trunc_ln196_1" [d5.cpp:202]   --->   Operation 655 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 656 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 656 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln4" [d5.cpp:203]   --->   Operation 657 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 658 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln195_2, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 658 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 659 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln195_3, i64 %mul_ln195" [d5.cpp:195]   --->   Operation 659 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 660 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 661 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 662 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add159_2230_1303_loc_load" [d5.cpp:195]   --->   Operation 663 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 664 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 665 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 666 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add159_2230_1303_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 666 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 667 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 667 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 668 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_2, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 668 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 669 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_3" [d5.cpp:203]   --->   Operation 669 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 670 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln194_2, i64 %mul_ln194_1" [d5.cpp:194]   --->   Operation 671 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_1 = add i64 %mul_ln194_3, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 672 'add' 'add_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 673 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %mul_ln194_4" [d5.cpp:194]   --->   Operation 673 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 674 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 675 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 676 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193 = add i64 %mul_ln193_1, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 677 'add' 'add_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 678 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_1 = add i64 %add_ln193, i64 %mul_ln193_2" [d5.cpp:193]   --->   Operation 678 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %mul_ln193_4, i64 %mul_ln193" [d5.cpp:193]   --->   Operation 679 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 680 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_3 = add i64 %add_ln193_2, i64 %mul_ln193_5" [d5.cpp:193]   --->   Operation 680 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 681 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 682 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192 = add i64 %mul_ln192_1, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 683 'add' 'add_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 684 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_1 = add i64 %add_ln192, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 684 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 685 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 685 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 686 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 686 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 687 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 688 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 689 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 689 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 690 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 691 [1/1] (0.97ns)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 691 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 692 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_9, i28 %trunc_ln191_4" [d5.cpp:207]   --->   Operation 692 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %add_ln143_19, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 693 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 694 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln143_2" [d5.cpp:208]   --->   Operation 694 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 695 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_3" [d5.cpp:208]   --->   Operation 696 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_5, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 697 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 698 [1/1] (0.97ns)   --->   "%add_ln208_10 = add i28 %trunc_ln200_6, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 698 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 699 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_9" [d5.cpp:208]   --->   Operation 699 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 700 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_11, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 700 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 701 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_12, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 701 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 702 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_16, i28 %trunc_ln200_15" [d5.cpp:209]   --->   Operation 702 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_18, i28 %trunc_ln200_21" [d5.cpp:209]   --->   Operation 703 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 704 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_17" [d5.cpp:209]   --->   Operation 704 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 705 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_22, i28 %trunc_ln200_23" [d5.cpp:209]   --->   Operation 706 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189, i28 %trunc_ln189_1" [d5.cpp:209]   --->   Operation 707 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 708 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln200_11" [d5.cpp:209]   --->   Operation 708 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 709 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 709 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 710 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 710 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 711 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_25, i28 %trunc_ln200_24" [d5.cpp:210]   --->   Operation 711 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 712 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_28, i28 %trunc_ln200_29" [d5.cpp:210]   --->   Operation 712 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 713 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_39, i28 %trunc_ln200_41" [d5.cpp:211]   --->   Operation 713 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.73>
ST_31 : Operation 714 [1/1] (0.00ns)   --->   "%add159_2230302_loc_load = load i64 %add159_2230302_loc"   --->   Operation 714 'load' 'add159_2230302_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 715 [1/1] (0.00ns)   --->   "%add159_1216_4301_loc_load = load i64 %add159_1216_4301_loc"   --->   Operation 715 'load' 'add159_1216_4301_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 716 [1/1] (0.00ns)   --->   "%add159_1216_3300_loc_load = load i64 %add159_1216_3300_loc"   --->   Operation 716 'load' 'add159_1216_3300_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 717 [1/1] (0.00ns)   --->   "%add346_1274_loc_load = load i64 %add346_1274_loc"   --->   Operation 717 'load' 'add346_1274_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 718 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 719 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_1274_loc_load" [d5.cpp:186]   --->   Operation 720 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 721 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 721 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 722 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_88 = add i64 %add_ln186_6, i64 %add346_1274_loc_load" [d5.cpp:186]   --->   Operation 722 'add' 'arr_88' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 723 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_15" [d5.cpp:200]   --->   Operation 724 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_20" [d5.cpp:200]   --->   Operation 725 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 726 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 726 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 727 'partselect' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_19" [d5.cpp:200]   --->   Operation 728 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_90" [d5.cpp:200]   --->   Operation 729 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 730 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 731 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 732 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 733 [1/1] (1.08ns)   --->   "%add_ln200_24 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 733 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_24" [d5.cpp:200]   --->   Operation 734 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 735 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i65 %add_ln200_24, i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 735 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 736 [1/1] (1.09ns)   --->   "%add_ln200_26 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 736 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln200_38 = trunc i65 %add_ln200_42" [d5.cpp:200]   --->   Operation 737 'trunc' 'trunc_ln200_38' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_26" [d5.cpp:200]   --->   Operation 738 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 739 [1/1] (1.09ns)   --->   "%add_ln200_40 = add i56 %trunc_ln200_38, i56 %trunc_ln200_33" [d5.cpp:200]   --->   Operation 739 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 740 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 740 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 741 'partselect' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_26" [d5.cpp:200]   --->   Operation 742 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 743 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_89" [d5.cpp:200]   --->   Operation 744 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_40, i32 28, i32 55" [d5.cpp:200]   --->   Operation 745 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 746 [1/1] (1.08ns)   --->   "%add_ln200_28 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 746 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_28" [d5.cpp:200]   --->   Operation 747 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 748 [1/1] (1.09ns)   --->   "%add_ln200_30 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 748 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln5" [d5.cpp:204]   --->   Operation 749 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_2, i64 %add_ln194" [d5.cpp:194]   --->   Operation 750 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add159_2230302_loc_load" [d5.cpp:194]   --->   Operation 751 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 752 'add' 'add_ln194_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 753 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add159_2230302_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 753 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 754 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 754 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 755 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_2, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 755 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 756 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_4" [d5.cpp:204]   --->   Operation 756 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 757 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 757 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln6" [d5.cpp:205]   --->   Operation 758 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_3, i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 759 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add159_1216_4301_loc_load" [d5.cpp:193]   --->   Operation 760 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_5 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 761 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 762 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 763 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add159_1216_4301_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 763 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 764 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 764 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 765 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_2, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 765 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 766 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_5" [d5.cpp:205]   --->   Operation 766 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 767 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 767 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln7" [d5.cpp:206]   --->   Operation 768 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 769 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add159_1216_3300_loc_load" [d5.cpp:192]   --->   Operation 770 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %add_ln192_6, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 771 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 772 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 773 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add159_1216_3300_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 773 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 774 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 774 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 775 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_3, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 775 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 776 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 776 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 777 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 778 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 779 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 780 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 780 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 781 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 782 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 782 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 783 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 784 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_30, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 785 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 786 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_20" [d5.cpp:210]   --->   Operation 786 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 787 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 787 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 788 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 788 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_40" [d5.cpp:211]   --->   Operation 789 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_27" [d5.cpp:211]   --->   Operation 790 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 791 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 791 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 792 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 792 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 793 [1/1] (0.00ns)   --->   "%add346_161273_loc_load = load i64 %add346_161273_loc"   --->   Operation 793 'load' 'add346_161273_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 794 [1/1] (0.00ns)   --->   "%add346272_loc_load = load i64 %add346272_loc"   --->   Operation 794 'load' 'add346272_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 795 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_30" [d5.cpp:200]   --->   Operation 796 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 797 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 797 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 798 'partselect' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_31" [d5.cpp:200]   --->   Operation 799 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 800 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr_88" [d5.cpp:200]   --->   Operation 801 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 802 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 803 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 803 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 804 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 805 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 805 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 806 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 807 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 808 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_161273_loc_load" [d5.cpp:185]   --->   Operation 809 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 810 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 811 'partselect' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 812 [1/1] (1.08ns)   --->   "%add_ln200_37 = add i64 %add346_161273_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 812 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 813 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_37, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 813 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 814 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 814 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 815 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 816 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346272_loc_load" [d5.cpp:184]   --->   Operation 817 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 818 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 819 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 820 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i64 %add346272_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 820 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 821 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_38, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 821 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 822 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 823 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 824 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_42, i28 %trunc_ln200_32" [d5.cpp:212]   --->   Operation 824 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 825 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 825 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 826 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_34" [d5.cpp:213]   --->   Operation 826 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 827 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 827 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 828 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_35" [d5.cpp:214]   --->   Operation 828 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 829 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 829 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 830 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 831 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 832 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 833 [1/1] (7.30ns)   --->   "%empty_41 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 833 'writereq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.46>
ST_33 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_36" [d5.cpp:200]   --->   Operation 834 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_39" [d5.cpp:200]   --->   Operation 835 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 836 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 836 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 837 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_56" [d5.cpp:200]   --->   Operation 838 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_56" [d5.cpp:200]   --->   Operation 839 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 840 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_1" [d5.cpp:200]   --->   Operation 840 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_1" [d5.cpp:201]   --->   Operation 841 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 842 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 842 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 843 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 843 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 844 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 845 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 846 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 846 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_57" [d5.cpp:208]   --->   Operation 847 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_57" [d5.cpp:208]   --->   Operation 848 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_13 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 849 'add' 'add_ln208_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 850 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_13, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 850 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 851 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 852 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 853 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 853 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 854 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_15" [d5.cpp:209]   --->   Operation 855 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 856 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 857 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 857 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 858 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_39" [d5.cpp:215]   --->   Operation 858 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 859 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 859 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 860 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 860 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 861 [5/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 861 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 862 [4/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 862 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 863 [3/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 863 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 864 [2/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 864 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 865 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [d5.cpp:3]   --->   Operation 865 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 866 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 16, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 866 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 867 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 867 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 868 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 868 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 869 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 869 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 870 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 870 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 871 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 871 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 872 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_17, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 872 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 873 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 873 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 874 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 874 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 875 [1/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 875 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 876 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 876 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [95]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [96]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [97]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [116]  (0.000 ns)
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d5.cpp:25) on port 'mem' (d5.cpp:25) [117]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [118]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_37_1' [136]  (0.797 ns)

 <State 24>: 0.427ns
The critical path consists of the following:
	'load' operation ('arg1_r_7_loc_load') on local variable 'arg1_r_7_loc' [106]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_77_9' [152]  (0.427 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.427ns
The critical path consists of the following:
	'load' operation ('add159_1216_1298_loc_load') on local variable 'add159_1216_1298_loc' [161]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_99_13' [168]  (0.427 ns)

 <State 27>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_99_13' [168]  (0.797 ns)

 <State 28>: 5.751ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln143_9', d5.cpp:143) [197]  (2.103 ns)
	'add' operation ('add_ln143_4', d5.cpp:143) [199]  (1.085 ns)
	'add' operation ('arr', d5.cpp:143) [200]  (0.819 ns)
	'call' operation ('call_ln143', d5.cpp:143) to 'test_Pipeline_VITIS_LOOP_151_23' [217]  (0.427 ns)

 <State 29>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln200_8', d5.cpp:200) [463]  (2.103 ns)
	'add' operation ('add_ln200_2', d5.cpp:200) [477]  (1.085 ns)
	'add' operation ('add_ln200_3', d5.cpp:200) [479]  (1.093 ns)

 <State 30>: 7.127ns
The critical path consists of the following:
	'load' operation ('add159_1216_2299_loc_load') on local variable 'add159_1216_2299_loc' [160]  (0.000 ns)
	'add' operation ('arr', d5.cpp:191) [409]  (0.819 ns)
	'add' operation ('add_ln200_10', d5.cpp:200) [494]  (0.822 ns)
	'add' operation ('add_ln200_12', d5.cpp:200) [496]  (1.100 ns)
	'add' operation ('add_ln200_11', d5.cpp:200) [500]  (1.108 ns)
	'add' operation ('add_ln200_17', d5.cpp:200) [534]  (1.085 ns)
	'add' operation ('add_ln200_18', d5.cpp:200) [536]  (1.093 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [538]  (1.100 ns)

 <State 31>: 6.737ns
The critical path consists of the following:
	'load' operation ('add159_2230302_loc_load') on local variable 'add159_2230302_loc' [157]  (0.000 ns)
	'add' operation ('add_ln204_1', d5.cpp:204) [708]  (1.085 ns)
	'add' operation ('add_ln204', d5.cpp:204) [709]  (0.819 ns)
	'add' operation ('add_ln205_1', d5.cpp:205) [724]  (1.085 ns)
	'add' operation ('add_ln205', d5.cpp:205) [725]  (0.819 ns)
	'add' operation ('add_ln206_1', d5.cpp:206) [743]  (1.085 ns)
	'add' operation ('add_ln206', d5.cpp:206) [744]  (0.819 ns)
	'add' operation ('add_ln208', d5.cpp:208) [753]  (1.025 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [810]  (0.000 ns)
	bus request operation ('empty_41', d5.cpp:219) on port 'mem' (d5.cpp:219) [811]  (7.300 ns)

 <State 33>: 3.464ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [651]  (1.025 ns)
	'add' operation ('add_ln201', d5.cpp:201) [657]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:201) [671]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [812]  (0.489 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [813]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [813]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [813]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [813]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d5.cpp:223) on port 'mem' (d5.cpp:223) [813]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
