// Seed: 1619581199
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(negedge id_1)
    #1 begin : LABEL_0
      id_1 = 1;
      disable id_3;
    end
  assign module_3.type_4 = 0;
endmodule
module module_5 (
    input tri id_0,
    input supply1 id_1,
    output wire module_1
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    output tri1  id_0,
    output uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1;
  tri id_2;
  assign id_2 = id_1 == 1;
  assign id_2 = 1'h0;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  supply0 module_3 = 1'b0;
endmodule
