// Seed: 3103388492
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2 - -1'b0;
  always id_1 = 1'h0;
  bit id_3, id_4;
  logic [7:0] id_5;
  assign id_4 = 1;
  always $display(id_2, id_3, id_5[1][1] == id_3);
  assign id_4 = 1;
  always id_4 <= -1;
  assign id_2 = -1;
  wire id_6;
endmodule
module module_1 ();
  supply1 id_2, id_3;
  wire id_4;
  id_5(
      id_1
  );
  supply1 id_6 = 1 | id_3;
  wire id_7;
  module_0 modCall_1 (id_4);
endmodule
