<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1097" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1097{left:523px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.64px;}
#t2_1097{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_1097{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1097{left:718px;bottom:51px;letter-spacing:0.13px;}
#t5_1097{left:160px;bottom:879px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t6_1097{left:523px;bottom:879px;letter-spacing:-0.26px;word-spacing:0.2px;}
#t7_1097{left:664px;bottom:879px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t8_1097{left:160px;bottom:863px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t9_1097{left:435px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#ta_1097{left:594px;bottom:863px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#tb_1097{left:160px;bottom:846px;letter-spacing:-0.18px;word-spacing:0.09px;}
#tc_1097{left:503px;bottom:847px;letter-spacing:-0.01px;}
#td_1097{left:605px;bottom:847px;letter-spacing:-0.05px;}
#te_1097{left:655px;bottom:846px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tf_1097{left:160px;bottom:829px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tg_1097{left:160px;bottom:801px;letter-spacing:-0.11px;}
#th_1097{left:160px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.87px;}
#ti_1097{left:160px;bottom:757px;letter-spacing:-0.12px;word-spacing:-0.34px;}
#tj_1097{left:160px;bottom:740px;letter-spacing:-0.13px;word-spacing:-0.17px;}
#tk_1097{left:160px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tl_1097{left:160px;bottom:707px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#tm_1097{left:160px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tn_1097{left:160px;bottom:662px;letter-spacing:-0.13px;word-spacing:-0.19px;}
#to_1097{left:160px;bottom:646px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tp_1097{left:160px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_1097{left:160px;bottom:601px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#tr_1097{left:160px;bottom:585px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_1097{left:160px;bottom:555px;}
#tt_1097{left:197px;bottom:555px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tu_1097{left:522px;bottom:555px;}
#tv_1097{left:533px;bottom:555px;letter-spacing:-0.09px;}
#tw_1097{left:556px;bottom:555px;}
#tx_1097{left:566px;bottom:555px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ty_1097{left:197px;bottom:539px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tz_1097{left:293px;bottom:539px;}
#t10_1097{left:300px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_1097{left:197px;bottom:522px;letter-spacing:-0.11px;}
#t12_1097{left:160px;bottom:493px;}
#t13_1097{left:197px;bottom:493px;letter-spacing:-0.12px;word-spacing:-0.55px;}
#t14_1097{left:520px;bottom:493px;}
#t15_1097{left:527px;bottom:493px;letter-spacing:-0.1px;word-spacing:-0.59px;}
#t16_1097{left:197px;bottom:476px;}
#t17_1097{left:204px;bottom:476px;letter-spacing:-0.14px;}
#t18_1097{left:160px;bottom:447px;}
#t19_1097{left:197px;bottom:447px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1a_1097{left:197px;bottom:430px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1b_1097{left:364px;bottom:430px;}
#t1c_1097{left:371px;bottom:430px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1d_1097{left:638px;bottom:430px;}
#t1e_1097{left:645px;bottom:430px;letter-spacing:-0.14px;}
#t1f_1097{left:160px;bottom:403px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1g_1097{left:375px;bottom:404px;letter-spacing:-0.03px;}
#t1h_1097{left:432px;bottom:403px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1i_1097{left:160px;bottom:375px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_1097{left:160px;bottom:346px;}
#t1k_1097{left:197px;bottom:346px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_1097{left:197px;bottom:329px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1m_1097{left:160px;bottom:300px;}
#t1n_1097{left:197px;bottom:300px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1o_1097{left:197px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_1097{left:160px;bottom:255px;}
#t1q_1097{left:197px;bottom:255px;letter-spacing:-0.12px;}
#t1r_1097{left:197px;bottom:238px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1s_1097{left:197px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.03px;}

.s1_1097{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1097{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1097{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_1097{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_1097{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1097" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1097Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1097" style="-webkit-user-select: none;"><object width="825" height="990" data="1097/1097.svg" type="image/svg+xml" id="pdf1097" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1097" class="t s1_1097">Coprocessor 14, the Debug Coprocessor </span>
<span id="t2_1097" class="t s2_1097">ARM DDI 0100I </span><span id="t3_1097" class="t s1_1097">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1097" class="t s2_1097">D3-3 </span>
<span id="t5_1097" class="t s3_1097">Similarly, a pair of watchpoint registers WVRy/WCRy is called a </span><span id="t6_1097" class="t s4_1097">Watchpoint Register Pair </span><span id="t7_1097" class="t s3_1097">(WRP). The </span>
<span id="t8_1097" class="t s3_1097">WVR of a WRP is loaded with a data address (see </span><span id="t9_1097" class="t s4_1097">Debug and virtual addresses </span><span id="ta_1097" class="t s3_1097">on page D1-5), and then its </span>
<span id="tb_1097" class="t s3_1097">contents can be compared with the DVA of the processor. It is </span><span id="tc_1097" class="t s5_1097">IMPLEMENTATION </span><span id="td_1097" class="t s5_1097">DEFINED </span><span id="te_1097" class="t s3_1097">whether the </span>
<span id="tf_1097" class="t s3_1097">address compared is the Virtual Address of the memory access or the Modified Virtual Address. </span>
<span id="tg_1097" class="t s3_1097">Space is reserved in the address map for up to 16 BRPs and 16 WRPs. </span>
<span id="th_1097" class="t s3_1097">ARMv6 compliant processors have support for thread-aware breakpoints and watchpoints. A context ID can </span>
<span id="ti_1097" class="t s3_1097">be loaded into the BVR, and the BCR can be configured so that this BVR value is compared with the CP15 </span>
<span id="tj_1097" class="t s3_1097">Context ID (register 13) instead of the IVA bus. Another register pair loaded with an instruction address or </span>
<span id="tk_1097" class="t s3_1097">data address can then be linked with the context ID-holding BRP. A Breakpoint/Watchpoint Debug Event is </span>
<span id="tl_1097" class="t s3_1097">only generated if both the address and the context ID match at the same time. In this way, unnecessary hits </span>
<span id="tm_1097" class="t s3_1097">can be avoided when debugging a specific thread within a task. </span>
<span id="tn_1097" class="t s3_1097">Breakpoint Debug Events generated on context ID matches only are also supported. However, if the match </span>
<span id="to_1097" class="t s3_1097">occurs while the processor is running in a privileged mode and configured in Monitor debug-mode, it is </span>
<span id="tp_1097" class="t s3_1097">ignored. This avoids the processor ending in an unrecoverable state. </span>
<span id="tq_1097" class="t s3_1097">It is not mandatory that all the BRPs have context ID comparison capability. A particular ARMv6 compliant </span>
<span id="tr_1097" class="t s3_1097">processor can implement: </span>
<span id="ts_1097" class="t s3_1097">• </span><span id="tt_1097" class="t s3_1097">Any number of BRPs from 2 to 16. Where DIDR[27:24] = </span><span id="tu_1097" class="t s4_1097">n </span><span id="tv_1097" class="t s3_1097">and </span><span id="tw_1097" class="t s4_1097">n </span><span id="tx_1097" class="t s3_1097">&gt;=1, the number of BRPs </span>
<span id="ty_1097" class="t s3_1097">supported equals </span><span id="tz_1097" class="t s4_1097">n</span><span id="t10_1097" class="t s3_1097">+1. This is the total number of BRPs, including context ID capable and </span>
<span id="t11_1097" class="t s3_1097">non-capable. </span>
<span id="t12_1097" class="t s3_1097">• </span><span id="t13_1097" class="t s3_1097">Any number of WRPs from 1 to 16. Where DIDR[31:28] = </span><span id="t14_1097" class="t s4_1097">n</span><span id="t15_1097" class="t s3_1097">, the number of WRPs supported equals </span>
<span id="t16_1097" class="t s4_1097">n</span><span id="t17_1097" class="t s3_1097">+1. </span>
<span id="t18_1097" class="t s3_1097">• </span><span id="t19_1097" class="t s3_1097">Any number of BRPs with context ID comparison capability from 1 to the implemented number of </span>
<span id="t1a_1097" class="t s3_1097">BRPs. Where DIDR[23:20] = </span><span id="t1b_1097" class="t s4_1097">n</span><span id="t1c_1097" class="t s3_1097">, the number of context ID capable BRPs equals </span><span id="t1d_1097" class="t s4_1097">n</span><span id="t1e_1097" class="t s3_1097">+1. </span>
<span id="t1f_1097" class="t s3_1097">Registers that are not implemented are </span><span id="t1g_1097" class="t s5_1097">RESERVED</span><span id="t1h_1097" class="t s3_1097">, that is, they cannot be used for any other purpose. </span>
<span id="t1i_1097" class="t s3_1097">The implemented register pairs must take numbers as follows: </span>
<span id="t1j_1097" class="t s3_1097">• </span><span id="t1k_1097" class="t s3_1097">The implemented BRPs start at 0. For example, BRP0 to BRP5 in the case where six BRPs are </span>
<span id="t1l_1097" class="t s3_1097">implemented (DIDR[27:24]=0b0101). </span>
<span id="t1m_1097" class="t s3_1097">• </span><span id="t1n_1097" class="t s3_1097">The implemented WRPs also start at 0. For example, WRP0 to WRP1 in the case where two WRPs </span>
<span id="t1o_1097" class="t s3_1097">are implemented (DIDR[31:28]=0b0001). </span>
<span id="t1p_1097" class="t s3_1097">• </span><span id="t1q_1097" class="t s3_1097">The BRPs with context ID comparison capability occupy the higher BRP numbers. For example, </span>
<span id="t1r_1097" class="t s3_1097">BRP4 to BRP5 in the case where six BRPs are implemented and two of them have context ID </span>
<span id="t1s_1097" class="t s3_1097">comparison capability (DIDR[27:24]=0b0101 and DIDR[23:20]=0b0001). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
