<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 11.8.0.26</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Fri Jan 12 12:33:53 2018 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>PROC_SUBSYSTEM</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        21632</cell>
 <cell>           30</cell>
 <cell>        21662</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2795</cell>
 <cell>          174</cell>
 <cell>         2969</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           74</cell>
 <cell>           74</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        24427</cell>
 <cell>          278</cell>
 <cell>        24705</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        21632</cell>
 <cell>           30</cell>
 <cell>        21662</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2795</cell>
 <cell>          174</cell>
 <cell>         2969</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           74</cell>
 <cell>           74</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        24427</cell>
 <cell>          278</cell>
 <cell>        24705</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>CLK0_PAD</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MSS_SUBSYSTEM_sb_0/CCC_0/GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        21019</cell>
 <cell>           19</cell>
 <cell>        21038</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2777</cell>
 <cell>            9</cell>
 <cell>         2786</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           21</cell>
 <cell>           21</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        23796</cell>
 <cell>           49</cell>
 <cell>        23845</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        21019</cell>
 <cell>           19</cell>
 <cell>        21038</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2777</cell>
 <cell>            9</cell>
 <cell>         2786</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           21</cell>
 <cell>           21</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        23796</cell>
 <cell>           49</cell>
 <cell>        23845</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on  ports:</text>
<text>   </text>
<list>
 <item>GPIO_IN</item>
 <item>RX</item>
 <item>SPI_CAM_SDI</item>
 <item>SPI_FLASH_SDI</item>
 <item>TCK</item>
 <item>TRSTB</item>
</list>
<text></text>
<text> - Min input delay constraint missing on  ports:</text>
<text>   </text>
<list>
 <item>GPIO_IN</item>
 <item>RX</item>
 <item>SPI_CAM_SDI</item>
 <item>SPI_FLASH_SDI</item>
 <item>TCK</item>
 <item>TRSTB</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on  ports:</text>
<text>   </text>
<list>
 <item>CAM_EN</item>
 <item>DIR13</item>
 <item>DIR24</item>
 <item>GPIO_OUT_0</item>
 <item>GPIO_OUT_1</item>
 <item>GPIO_OUT_2</item>
 <item>GPIO_OUT_3</item>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
 <item>PWM[3]</item>
 <item>PWM_EN</item>
 <item>SD_EN</item>
 <item>SPI_CAM_SCLK</item>
 <item>SPI_CAM_SDO</item>
 <item>SPI_FLASH_SCLK</item>
 <item>SPI_FLASH_SDO</item>
 <item>Servo[0]</item>
 <item>Servo[1]</item>
 <item>TFT_EN</item>
 <item>TX</item>
</list>
<text></text>
<text> - Min output delay constraint missing on  ports:</text>
<text>   </text>
<list>
 <item>CAM_EN</item>
 <item>DIR13</item>
 <item>DIR24</item>
 <item>GPIO_OUT_0</item>
 <item>GPIO_OUT_1</item>
 <item>GPIO_OUT_2</item>
 <item>GPIO_OUT_3</item>
 <item>PWM[0]</item>
 <item>PWM[1]</item>
 <item>PWM[2]</item>
 <item>PWM[3]</item>
 <item>PWM_EN</item>
 <item>SD_EN</item>
 <item>SPI_CAM_SCLK</item>
 <item>SPI_CAM_SDO</item>
 <item>SPI_FLASH_SCLK</item>
 <item>SPI_FLASH_SDO</item>
 <item>Servo[0]</item>
 <item>Servo[1]</item>
 <item>TFT_EN</item>
 <item>TX</item>
</list>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:D</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_sync[1]:D</item>
 <item>CORESPI_0/USPI/UCC/data_rx_q1:D</item>
 <item>CORESPI_1/USPI/UCC/data_rx_q1:D</item>
 <item>CoreAHBLite_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[13]:D</item>
 <item>CoreAHBLite_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[13]:D</item>
 <item>CoreAHBLite_1/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:D</item>
 <item>CoreGPIO_1/xhdl1.GEN_BITS_4_.gpin1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif1_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_state[0]:D</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:D</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_sync[1]:D</item>
 <item>CORESPI_0/USPI/UCC/data_rx_q1:D</item>
 <item>CORESPI_1/USPI/UCC/data_rx_q1:D</item>
 <item>CoreAHBLite_0/matrix4x16/slavestage_6/slave_arbiter/arbRegSMCurrentState[13]:D</item>
 <item>CoreAHBLite_0/matrix4x16/slavestage_7/slave_arbiter/arbRegSMCurrentState[13]:D</item>
 <item>CoreAHBLite_1/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:D</item>
 <item>CoreGPIO_1/xhdl1.GEN_BITS_4_.gpin1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif1_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_q1:D</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_state[0]:D</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           32</cell>
 <cell>            1</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           18</cell>
 <cell>            4</cell>
 <cell>           22</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           50</cell>
 <cell>            5</cell>
 <cell>           55</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           32</cell>
 <cell>            1</cell>
 <cell>           33</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           18</cell>
 <cell>            4</cell>
 <cell>           22</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           50</cell>
 <cell>            5</cell>
 <cell>           55</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_q1:D</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1:ALn</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_q1:D</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          192</cell>
 <cell>            1</cell>
 <cell>          193</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           75</cell>
 <cell>           75</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          192</cell>
 <cell>           76</cell>
 <cell>          268</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          192</cell>
 <cell>            1</cell>
 <cell>          193</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           75</cell>
 <cell>           75</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          192</cell>
 <cell>           76</cell>
 <cell>          268</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q1:D</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[16]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[17]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q2:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/MDDR_PENABLE:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_1[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_1[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[16]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[1]:ALn</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q1:D</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[16]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[17]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q1:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q2:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/MDDR_PENABLE:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_1[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/control_reg_1[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[10]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[11]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[12]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[13]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[14]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[15]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[16]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[1]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[2]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[3]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[4]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[5]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[6]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[7]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[8]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/soft_reset_reg[9]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[0]:ALn</item>
 <item>MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[1]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>TCK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          389</cell>
 <cell>            8</cell>
 <cell>          397</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           86</cell>
 <cell>           86</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          389</cell>
 <cell>           95</cell>
 <cell>          484</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          389</cell>
 <cell>            8</cell>
 <cell>          397</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           86</cell>
 <cell>           86</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          389</cell>
 <cell>           95</cell>
 <cell>          484</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on  ports:</text>
<text>   </text>
<list>
 <item>TCK</item>
 <item>TDI</item>
 <item>TMS</item>
 <item>TRSTB</item>
</list>
<text></text>
<text> - Min input delay constraint missing on  ports:</text>
<text>   </text>
<list>
 <item>TCK</item>
 <item>TDI</item>
 <item>TMS</item>
 <item>TRSTB</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on  port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text> - Min output delay constraint missing on  port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:D</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:EN</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TMS</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:D</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[5]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/endofshift:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tmsenb:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/TDO:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[10]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[11]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[12]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[13]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[14]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[15]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[16]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[17]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[18]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[19]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[20]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[21]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[22]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[23]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[24]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[25]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[26]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[27]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[28]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[29]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[2]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[30]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[31]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[32]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[33]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[34]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[35]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[36]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[37]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[38]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[39]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[3]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[40]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[4]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[5]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[6]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[7]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[8]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[9]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusValidReg:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[2]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[3]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[4]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg:ALn</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:D</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:EN</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TMS</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:D</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:D</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count[5]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/endofshift:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[1]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[3]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[4]:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tmsenb:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:ALn</item>
 <item>COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/TDO:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[10]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[11]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[12]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[13]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[14]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[15]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[16]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[17]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[18]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[19]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[20]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[21]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[22]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[23]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[24]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[25]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[26]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[27]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[28]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[29]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[2]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[30]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[31]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[32]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[33]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[34]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[35]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[36]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[37]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[38]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[39]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[3]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[40]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[4]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[5]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[6]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[7]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[8]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg[9]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusValidReg:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[2]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[3]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg[4]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:ALn</item>
 <item>CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           51</cell>
 <cell>           51</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>           52</cell>
 <cell>           52</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           51</cell>
 <cell>           51</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>           52</cell>
 <cell>           52</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CORESPI_1/USPI/UCC/stxs_txready_at_ssel:D</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>CORESPI_1/USPI/UCC/stxs_txready_at_ssel:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max delay constraint missing on  input port:</text>
<text>   </text>
<list>
 <item>TCK</item>
</list>
<text></text>
<text> - Min delay constraint missing on  input port:</text>
<text>   </text>
<list>
 <item>TCK</item>
</list>
<text></text>
<text></text>
<text> - Max delay constraint missing on  output port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text> - Min delay constraint missing on  output port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text></text>
</section>
</section>
</section>
</doc>
