/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.43
Hash     : 6a3f4b4
Date     : Feb 23 2024
Type     : Engineering
Log Time   : Fri Feb 23 13:55:04 2024 GMT
#Timing report of worst 81 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: z_out[20].z[4] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[4] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704373 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499405 L4 length:4 (46,65,0)-> (43,65,0))                      0.119     1.164
| (CHANY:2723487 L1 length:1 (44,65,0)-> (44,65,0))                      0.061     1.225
| (CHANX:2492736 L1 length:1 (45,64,0)-> (45,64,0))                      0.061     1.286
| (CHANY:2727976 L4 length:4 (45,65,0)-> (45,68,0))                      0.119     1.405
| (CHANY:2728048 L4 length:3 (45,66,0)-> (45,68,0))                      0.119     1.524
| (CHANX:2519755 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.585
| (IPIN:1886495 side: (TOP,) (45,68,0)0))                                0.101     1.686
| (intra 'io' routing)                                                   0.733     2.419
out:z_out[4].outpad[0] (.output at (45,68))                              0.000     2.419
data arrival time                                                                  2.419

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.419
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.419


#Path 2
Startpoint: z_out[20].z[0] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (49,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[0] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704369 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499588 L4 length:4 (46,65,0)-> (49,65,0))                      0.119     1.164
| (CHANY:2732484 L4 length:3 (46,66,0)-> (46,68,0))                      0.119     1.283
| (CHANX:2506404 L4 length:4 (47,66,0)-> (50,66,0))                      0.119     1.402
| (CHANY:2741446 L4 length:2 (48,67,0)-> (48,68,0))                      0.119     1.521
| (CHANX:2520006 L1 length:1 (49,68,0)-> (49,68,0))                      0.061     1.582
| (IPIN:1898013 side: (TOP,) (49,68,0)0))                                0.101     1.683
| (intra 'io' routing)                                                   0.733     2.416
out:z_out[0].outpad[0] (.output at (49,68))                              0.000     2.416
data arrival time                                                                  2.416

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.416
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.416


#Path 3
Startpoint: z_out[20].z[16] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[16] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704385 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732428 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANX:2506366 L1 length:1 (47,66,0)-> (47,66,0))                      0.061     1.225
| (CHANY:2737002 L4 length:2 (47,67,0)-> (47,68,0))                      0.119     1.344
| (CHANX:2519729 L4 length:4 (47,68,0)-> (44,68,0))                      0.119     1.463
| (CHANY:2719077 L4 length:4 (43,68,0)-> (43,65,0))                      0.119     1.582
| (IPIN:1880756 side: (RIGHT,) (43,68,0)0))                              0.101     1.683
| (intra 'io' routing)                                                   0.733     2.416
out:z_out[16].outpad[0] (.output at (43,68))                             0.000     2.416
data arrival time                                                                  2.416

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.416
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.416


#Path 4
Startpoint: z_out[20].z[11] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[11] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704380 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499563 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANY:2728008 L1 length:1 (45,66,0)-> (45,66,0))                      0.061     1.167
| (CHANX:2506251 L1 length:1 (45,66,0)-> (45,66,0))                      0.061     1.228
| (CHANY:2723387 L4 length:4 (44,66,0)-> (44,63,0))                      0.119     1.347
| (CHANX:2499494 L1 length:1 (45,65,0)-> (45,65,0))                      0.061     1.408
| (CHANY:2728034 L4 length:3 (45,66,0)-> (45,68,0))                      0.119     1.527
| (IPIN:1886538 side: (RIGHT,) (45,68,0)0))                              0.101     1.628
| (intra 'io' routing)                                                   0.733     2.361
out:z_out[11].outpad[0] (.output at (45,68))                             0.000     2.361
data arrival time                                                                  2.361

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.361
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.361


#Path 5
Startpoint: z_out[20].z[36] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[36] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704411 side: (RIGHT,) (46,66,0)0))                              0.000     1.045
| (CHANY:2732437 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.106
| (CHANX:2499606 L1 length:1 (47,65,0)-> (47,65,0))                      0.061     1.167
| (CHANY:2736821 L1 length:1 (47,65,0)-> (47,65,0))                      0.061     1.228
| (CHANX:2492918 L1 length:1 (48,64,0)-> (48,64,0))                      0.061     1.289
| (CHANY:2741330 L4 length:4 (48,65,0)-> (48,68,0))                      0.119     1.408
| (CHANX:2519765 L4 length:4 (48,68,0)-> (45,68,0))                      0.119     1.527
| (IPIN:1886511 side: (TOP,) (45,68,0)0))                                0.101     1.628
| (intra 'io' routing)                                                   0.733     2.361
out:z_out[36].outpad[0] (.output at (45,68))                             0.000     2.361
data arrival time                                                                  2.361

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.361
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.361


#Path 6
Startpoint: z_out[20].z[22] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[22] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704391 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732393 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANX:2492641 L4 length:4 (46,64,0)-> (43,64,0))                      0.119     1.225
| (CHANY:2727960 L4 length:4 (45,65,0)-> (45,68,0))                      0.119     1.344
| (CHANX:2519597 L4 length:4 (45,68,0)-> (42,68,0))                      0.119     1.463
| (CHANX:2519615 L1 length:1 (43,68,0)-> (43,68,0))                      0.061     1.524
| (IPIN:1880745 side: (TOP,) (43,68,0)0))                                0.101     1.625
| (intra 'io' routing)                                                   0.733     2.358
out:z_out[22].outpad[0] (.output at (43,68))                             0.000     2.358
data arrival time                                                                  2.358

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.358
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.358


#Path 7
Startpoint: z_out[20].z[1] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[1] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704370 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499543 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANY:2727988 L1 length:1 (45,66,0)-> (45,66,0))                      0.061     1.167
| (CHANX:2506231 L1 length:1 (45,66,0)-> (45,66,0))                      0.061     1.228
| (CHANY:2723604 L1 length:1 (44,67,0)-> (44,67,0))                      0.061     1.289
| (CHANX:2513040 L4 length:4 (45,67,0)-> (48,67,0))                      0.119     1.408
| (CHANY:2737036 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.469
| (IPIN:1892288 side: (RIGHT,) (47,68,0)0))                              0.101     1.570
| (intra 'io' routing)                                                   0.733     2.303
out:z_out[1].outpad[0] (.output at (47,68))                             -0.000     2.303
data arrival time                                                                  2.303

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.303
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.303


#Path 8
Startpoint: z_out[20].z[8] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[8] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704377 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499381 L4 length:4 (46,65,0)-> (43,65,0))                      0.119     1.164
| (CHANY:2727925 L1 length:1 (45,65,0)-> (45,65,0))                      0.061     1.225
| (CHANX:2492725 L1 length:1 (45,64,0)-> (45,64,0))                      0.061     1.286
| (CHANY:2723538 L4 length:4 (44,65,0)-> (44,68,0))                      0.119     1.405
| (CHANX:2519762 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.466
| (IPIN:1886515 side: (TOP,) (45,68,0)0))                                0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[8].outpad[0] (.output at (45,68))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 9
Startpoint: z_out[20].z[27] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[27] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704402 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506298 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.106
| (CHANY:2732558 L4 length:2 (46,67,0)-> (46,68,0))                      0.119     1.225
| (CHANX:2513059 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.286
| (CHANY:2728128 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.347
| (CHANX:2519844 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.466
| (IPIN:1892261 side: (TOP,) (47,68,0)0))                                0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[27].outpad[0] (.output at (47,68))                             0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 10
Startpoint: z_out[20].z[28] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[28] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704403 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506141 L4 length:4 (46,66,0)-> (43,66,0))                      0.119     1.164
| (CHANY:2723567 L1 length:1 (44,66,0)-> (44,66,0))                      0.061     1.225
| (CHANX:2499504 L1 length:1 (45,65,0)-> (45,65,0))                      0.061     1.286
| (CHANY:2728024 L4 length:3 (45,66,0)-> (45,68,0))                      0.119     1.405
| (CHANY:2728130 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.466
| (IPIN:1886539 side: (RIGHT,) (45,68,0)0))                              0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[28].outpad[0] (.output at (45,68))                             0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 11
Startpoint: z_out[20].z[34] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[34] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704409 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506312 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.106
| (CHANY:2732544 L4 length:2 (46,67,0)-> (46,68,0))                      0.119     1.225
| (CHANX:2513144 L4 length:4 (47,67,0)-> (50,67,0))                      0.119     1.344
| (CHANY:2737024 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.405
| (CHANX:2519875 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.466
| (IPIN:1892251 side: (TOP,) (47,68,0)0))                                0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[34].outpad[0] (.output at (47,68))                             0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 12
Startpoint: z_out[20].z[2] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[2] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704371 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499544 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANY:2732496 L4 length:3 (46,66,0)-> (46,68,0))                      0.119     1.225
| (CHANX:2513067 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.286
| (CHANY:2728136 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.347
| (CHANX:2519836 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.466
| (IPIN:1892253 side: (TOP,) (47,68,0)0))                                0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[2].outpad[0] (.output at (47,68))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 13
Startpoint: z_out[20].z[6] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[6] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704375 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499552 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANY:2732488 L4 length:3 (46,66,0)-> (46,68,0))                      0.119     1.225
| (CHANX:2513170 L4 length:4 (47,67,0)-> (50,67,0))                      0.119     1.344
| (CHANY:2737038 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.405
| (CHANX:2519889 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.466
| (IPIN:1892274 side: (TOP,) (47,68,0)0))                                0.101     1.567
| (intra 'io' routing)                                                   0.733     2.300
out:z_out[6].outpad[0] (.output at (47,68))                              0.000     2.300
data arrival time                                                                  2.300

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.300
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.300


#Path 14
Startpoint: z_out[20].z[24] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[24] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704399 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506133 L4 length:4 (46,66,0)-> (43,66,0))                      0.119     1.164
| (CHANX:2506229 L1 length:1 (45,66,0)-> (45,66,0))                      0.061     1.225
| (CHANY:2723666 L4 length:2 (44,67,0)-> (44,68,0))                      0.119     1.344
| (CHANX:2519766 L4 length:4 (45,68,0)-> (48,68,0))                      0.119     1.463
| (IPIN:1892266 side: (TOP,) (47,68,0)0))                                0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[24].outpad[0] (.output at (47,68))                             0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 15
Startpoint: z_out[20].z[13] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (49,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[13] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704382 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732422 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANX:2513166 L4 length:4 (47,67,0)-> (50,67,0))                      0.119     1.283
| (CHANY:2737026 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.344
| (CHANX:2519970 L4 length:4 (48,68,0)-> (51,68,0))                      0.119     1.463
| (IPIN:1897993 side: (TOP,) (49,68,0)0))                                0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[13].outpad[0] (.output at (49,68))                             0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 16
Startpoint: z_out[20].z[3] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (49,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[3] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704372 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499578 L4 length:4 (46,65,0)-> (49,65,0))                      0.119     1.164
| (CHANX:2499688 L1 length:1 (48,65,0)-> (48,65,0))                      0.061     1.225
| (CHANY:2741376 L4 length:3 (48,66,0)-> (48,68,0))                      0.119     1.344
| (CHANX:2520028 L4 length:4 (49,68,0)-> (52,68,0))                      0.119     1.463
| (IPIN:1898028 side: (TOP,) (49,68,0)0))                                0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[3].outpad[0] (.output at (49,68))                              0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 17
Startpoint: z_out[20].z[10] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[10] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704379 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499401 L4 length:4 (46,65,0)-> (43,65,0))                      0.119     1.164
| (CHANY:2723602 L4 length:3 (44,66,0)-> (44,68,0))                      0.119     1.283
| (CHANX:2519764 L4 length:4 (45,68,0)-> (48,68,0))                      0.119     1.402
| (CHANY:2728117 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.463
| (IPIN:1886532 side: (RIGHT,) (45,68,0)0))                              0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[10].outpad[0] (.output at (45,68))                             0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 18
Startpoint: z_out[20].z[23] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[23] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704392 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732235 L4 length:4 (46,65,0)-> (46,62,0))                      0.119     1.164
| (CHANX:2492854 L1 length:1 (47,64,0)-> (47,64,0))                      0.061     1.225
| (CHANY:2736882 L4 length:4 (47,65,0)-> (47,68,0))                      0.119     1.344
| (CHANX:2519701 L4 length:4 (47,68,0)-> (44,68,0))                      0.119     1.463
| (IPIN:1892252 side: (TOP,) (47,68,0)0))                                0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[23].outpad[0] (.output at (47,68))                             0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 19
Startpoint: z_out[20].z[5] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[5] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704374 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499407 L4 length:4 (46,65,0)-> (43,65,0))                      0.119     1.164
| (CHANY:2723556 L1 length:1 (44,66,0)-> (44,66,0))                      0.061     1.225
| (CHANX:2506272 L4 length:4 (45,66,0)-> (48,66,0))                      0.119     1.344
| (CHANY:2728088 L4 length:2 (45,67,0)-> (45,68,0))                      0.119     1.463
| (IPIN:1886525 side: (RIGHT,) (45,68,0)0))                              0.101     1.564
| (intra 'io' routing)                                                   0.733     2.297
out:z_out[5].outpad[0] (.output at (45,68))                              0.000     2.297
data arrival time                                                                  2.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.297


#Path 20
Startpoint: z_out[20].z[14] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[14] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704383 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732377 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANX:2492858 L1 length:1 (47,64,0)-> (47,64,0))                      0.061     1.167
| (CHANY:2736878 L4 length:4 (47,65,0)-> (47,68,0))                      0.119     1.286
| (CHANY:2737030 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.347
| (CHANX:2519881 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.408
| (IPIN:1892238 side: (TOP,) (47,68,0)0))                                0.101     1.509
| (intra 'io' routing)                                                   0.733     2.242
out:z_out[14].outpad[0] (.output at (47,68))                             0.000     2.242
data arrival time                                                                  2.242

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.242
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.242


#Path 21
Startpoint: z_out[20].z[35] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[35] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704410 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506315 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.106
| (CHANY:2728072 L1 length:1 (45,67,0)-> (45,67,0))                      0.061     1.167
| (CHANX:2513003 L1 length:1 (45,67,0)-> (45,67,0))                      0.061     1.228
| (CHANY:2723688 L1 length:1 (44,68,0)-> (44,68,0))                      0.061     1.289
| (CHANX:2519772 L4 length:4 (45,68,0)-> (48,68,0))                      0.119     1.408
| (IPIN:1892254 side: (TOP,) (47,68,0)0))                                0.101     1.509
| (intra 'io' routing)                                                   0.733     2.242
out:z_out[35].outpad[0] (.output at (47,68))                             0.000     2.242
data arrival time                                                                  2.242

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.242
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.242


#Path 22
Startpoint: z_out[20].z[30] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[30] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704405 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506161 L4 length:4 (46,66,0)-> (43,66,0))                      0.119     1.164
| (CHANY:2719180 L1 length:1 (43,67,0)-> (43,67,0))                      0.061     1.225
| (CHANX:2512952 L4 length:4 (44,67,0)-> (47,67,0))                      0.119     1.344
| (CHANY:2737040 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.405
| (IPIN:1892290 side: (RIGHT,) (47,68,0)0))                              0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[30].outpad[0] (.output at (47,68))                             0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 23
Startpoint: z_out[20].z[21] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[21] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704390 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732406 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANX:2506364 L1 length:1 (47,66,0)-> (47,66,0))                      0.061     1.225
| (CHANY:2737004 L4 length:2 (47,67,0)-> (47,68,0))                      0.119     1.344
| (CHANX:2519865 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.405
| (IPIN:1892262 side: (TOP,) (47,68,0)0))                                0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[21].outpad[0] (.output at (47,68))                             0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 24
Startpoint: z_out[20].z[25] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[25] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704400 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506135 L4 length:4 (46,66,0)-> (43,66,0))                      0.119     1.164
| (CHANY:2728058 L1 length:1 (45,67,0)-> (45,67,0))                      0.061     1.225
| (CHANX:2513098 L4 length:4 (46,67,0)-> (49,67,0))                      0.119     1.344
| (CHANY:2737016 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.405
| (IPIN:1892278 side: (RIGHT,) (47,68,0)0))                              0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[25].outpad[0] (.output at (47,68))                             0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 25
Startpoint: z_out[20].z[18] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[18] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704387 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732432 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANX:2513069 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.225
| (CHANY:2728138 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.286
| (CHANX:2519834 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.405
| (IPIN:1892241 side: (TOP,) (47,68,0)0))                                0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[18].outpad[0] (.output at (47,68))                             0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 26
Startpoint: z_out[20].z[17] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[17] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704386 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732383 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANX:2492864 L1 length:1 (47,64,0)-> (47,64,0))                      0.061     1.167
| (CHANY:2736872 L4 length:4 (47,65,0)-> (47,68,0))                      0.119     1.286
| (CHANX:2519725 L4 length:4 (47,68,0)-> (44,68,0))                      0.119     1.405
| (IPIN:1892244 side: (TOP,) (47,68,0)0))                                0.101     1.506
| (intra 'io' routing)                                                   0.733     2.239
out:z_out[17].outpad[0] (.output at (47,68))                             0.000     2.239
data arrival time                                                                  2.239

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.239
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 27
Startpoint: z_out[20].z[20] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[20] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704389 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732420 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANY:2732616 L4 length:1 (46,68,0)-> (46,68,0))                      0.119     1.283
| (CHANX:2519655 L4 length:4 (46,68,0)-> (43,68,0))                      0.119     1.402
| (IPIN:1886505 side: (TOP,) (45,68,0)0))                                0.101     1.503
| (intra 'io' routing)                                                   0.733     2.236
out:z_out[20].outpad[0] (.output at (45,68))                             0.000     2.236
data arrival time                                                                  2.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.236


#Path 28
Startpoint: z_out[20].z[31] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[31] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704406 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506147 L4 length:4 (46,66,0)-> (43,66,0))                      0.119     1.164
| (CHANY:2719202 L4 length:2 (43,67,0)-> (43,68,0))                      0.119     1.283
| (CHANX:2519702 L4 length:4 (44,68,0)-> (47,68,0))                      0.119     1.402
| (IPIN:1892235 side: (TOP,) (47,68,0)0))                                0.101     1.503
| (intra 'io' routing)                                                   0.733     2.236
out:z_out[31].outpad[0] (.output at (47,68))                             0.000     2.236
data arrival time                                                                  2.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.236


#Path 29
Startpoint: z_out[20].z[9] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[9] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704378 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499399 L4 length:4 (46,65,0)-> (43,65,0))                      0.119     1.164
| (CHANY:2723596 L4 length:3 (44,66,0)-> (44,68,0))                      0.119     1.283
| (CHANX:2519788 L4 length:4 (45,68,0)-> (48,68,0))                      0.119     1.402
| (IPIN:1886508 side: (TOP,) (45,68,0)0))                                0.101     1.503
| (intra 'io' routing)                                                   0.733     2.236
out:z_out[9].outpad[0] (.output at (45,68))                              0.000     2.236
data arrival time                                                                  2.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.236


#Path 30
Startpoint: z_out[20].z[37] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[37] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704412 side: (RIGHT,) (46,66,0)0))                              0.000     1.045
| (CHANY:2732439 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.106
| (CHANX:2499608 L1 length:1 (47,65,0)-> (47,65,0))                      0.061     1.167
| (CHANY:2736944 L4 length:3 (47,66,0)-> (47,68,0))                      0.119     1.286
| (CHANX:2519883 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.347
| (IPIN:1892271 side: (TOP,) (47,68,0)0))                                0.101     1.448
| (intra 'io' routing)                                                   0.733     2.181
out:z_out[37].outpad[0] (.output at (47,68))                             0.000     2.181
data arrival time                                                                  2.181

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.181
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 31
Startpoint: z_out[20].z[7] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[7] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704376 side: (TOP,) (46,65,0)0))                                0.000     1.045
| (CHANX:2499554 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.106
| (CHANY:2732385 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.167
| (CHANX:2492866 L1 length:1 (47,64,0)-> (47,64,0))                      0.061     1.228
| (CHANY:2736870 L4 length:4 (47,65,0)-> (47,68,0))                      0.119     1.347
| (IPIN:1892291 side: (RIGHT,) (47,68,0)0))                              0.101     1.448
| (intra 'io' routing)                                                   0.733     2.181
out:z_out[7].outpad[0] (.output at (47,68))                              0.000     2.181
data arrival time                                                                  2.181

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.181
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.181


#Path 32
Startpoint: z_out[20].z[33] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[33] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704408 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506310 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.106
| (CHANY:2732546 L4 length:2 (46,67,0)-> (46,68,0))                      0.119     1.225
| (CHANX:2519894 L4 length:4 (47,68,0)-> (50,68,0))                      0.119     1.344
| (IPIN:1892256 side: (TOP,) (47,68,0)0))                                0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[33].outpad[0] (.output at (47,68))                             0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 33
Startpoint: z_out[20].z[15] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[15] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704384 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732426 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANX:2513114 L1 length:1 (47,67,0)-> (47,67,0))                      0.061     1.225
| (CHANY:2737070 L4 length:1 (47,68,0)-> (47,68,0))                      0.119     1.344
| (IPIN:1892296 side: (RIGHT,) (47,68,0)0))                              0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[15].outpad[0] (.output at (47,68))                             0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 34
Startpoint: z_out[20].z[32] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[32] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704407 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506149 L4 length:4 (46,66,0)-> (43,66,0))                      0.119     1.164
| (CHANY:2723654 L4 length:2 (44,67,0)-> (44,68,0))                      0.119     1.283
| (CHANX:2519750 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.344
| (IPIN:1886493 side: (TOP,) (45,68,0)0))                                0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[32].outpad[0] (.output at (45,68))                             0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 35
Startpoint: z_out[20].z[26] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[26] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704401 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506296 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.106
| (CHANY:2732560 L4 length:2 (46,67,0)-> (46,68,0))                      0.119     1.225
| (CHANX:2519902 L4 length:4 (47,68,0)-> (50,68,0))                      0.119     1.344
| (IPIN:1892232 side: (TOP,) (47,68,0)0))                                0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[26].outpad[0] (.output at (47,68))                             0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 36
Startpoint: z_out[20].z[19] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[19] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704388 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732434 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANX:2513138 L1 length:1 (47,67,0)-> (47,67,0))                      0.061     1.225
| (CHANY:2737046 L4 length:1 (47,68,0)-> (47,68,0))                      0.119     1.344
| (IPIN:1892280 side: (RIGHT,) (47,68,0)0))                              0.101     1.445
| (intra 'io' routing)                                                   0.733     2.178
out:z_out[19].outpad[0] (.output at (47,68))                             0.000     2.178
data arrival time                                                                  2.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.178


#Path 37
Startpoint: z_out[20].z[12] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[12] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704381 side: (RIGHT,) (46,65,0)0))                              0.000     1.045
| (CHANY:2732404 L4 length:4 (46,65,0)-> (46,68,0))                      0.119     1.164
| (CHANX:2519882 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.225
| (CHANY:2737033 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.286
| (IPIN:1892286 side: (RIGHT,) (47,68,0)0))                              0.101     1.387
| (intra 'io' routing)                                                   0.733     2.120
out:z_out[12].outpad[0] (.output at (47,68))                             0.000     2.120
data arrival time                                                                  2.120

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.120
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.120


#Path 38
Startpoint: z_out[20].z[29] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (47,68) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                             0.151     1.045
z_out[20].z[29] (RS_DSP_MULTADD_REGIN at (46,65)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                  0.000     1.045
| (OPIN:1704404 side: (TOP,) (46,66,0)0))                                0.000     1.045
| (CHANX:2506334 L4 length:4 (46,66,0)-> (49,66,0))                      0.119     1.164
| (CHANY:2736980 L4 length:2 (47,67,0)-> (47,68,0))                      0.119     1.283
| (IPIN:1892285 side: (RIGHT,) (47,68,0)0))                              0.101     1.384
| (intra 'io' routing)                                                   0.733     2.117
out:z_out[29].outpad[0] (.output at (47,68))                             0.000     2.117
data arrival time                                                                  2.117

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clock uncertainty                                                        0.000     0.000
output external delay                                                    0.000     0.000
data required time                                                                 0.000
----------------------------------------------------------------------------------------
data required time                                                                 0.000
data arrival time                                                                 -2.117
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.117


#Path 39
Startpoint: acc_fir[0].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].acc_fir[0] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
acc_fir[0].inpad[0] (.input at (46,68))                                      0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (OPIN:1889251 side: (TOP,) (46,68,0)0))                                    0.000     0.894
| (CHANX:2519827 L1 length:1 (46,68,0)-> (46,68,0))                          0.061     0.955
| (CHANY:2728171 L4 length:1 (45,68,0)-> (45,68,0))                          0.119     1.074
| (CHANX:2512991 L1 length:1 (45,67,0)-> (45,67,0))                          0.061     1.135
| (CHANY:2723463 L4 length:4 (44,67,0)-> (44,64,0))                          0.119     1.254
| (CHANX:2492782 L4 length:4 (45,64,0)-> (48,64,0))                          0.119     1.373
| (CHANY:2732388 L1 length:1 (46,65,0)-> (46,65,0))                          0.061     1.434
| (IPIN:1704482 side: (RIGHT,) (46,65,0)0))                                  0.101     1.535
| (intra 'dsp' routing)                                                      0.000     1.535
z_out[20].acc_fir[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     1.535
data arrival time                                                                      1.535

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (2,1))                                               0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'dsp' routing)                                                      0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                           0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.057     0.837
data required time                                                                     0.837
--------------------------------------------------------------------------------------------
data required time                                                                     0.837
data arrival time                                                                     -1.535
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.697


#Path 40
Startpoint: a[0].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[0] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[0].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889259 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519810 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2732577 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     1.016
| (CHANX:2513122 L1 length:1 (47,67,0)-> (47,67,0))                      0.061     1.077
| (CHANY:2736961 L1 length:1 (47,67,0)-> (47,67,0))                      0.061     1.138
| (CHANX:2506217 L4 length:4 (47,66,0)-> (44,66,0))                      0.119     1.257
| (CHANY:2732305 L4 length:4 (46,66,0)-> (46,63,0))                      0.119     1.376
| (IPIN:1704483 side: (RIGHT,) (46,65,0)0))                              0.101     1.477
| (intra 'dsp' routing)                                                  0.000     1.477
z_out[20].a[0] (RS_DSP_MULTADD_REGIN at (46,65))                        -0.000     1.477
data arrival time                                                                  1.477

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.477
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.657


#Path 41
Startpoint: b[7].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[7] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[7].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889228 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519812 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2732579 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     1.016
| (CHANX:2513124 L1 length:1 (47,67,0)-> (47,67,0))                      0.061     1.077
| (CHANY:2736963 L1 length:1 (47,67,0)-> (47,67,0))                      0.061     1.138
| (CHANX:2506215 L4 length:4 (47,66,0)-> (44,66,0))                      0.119     1.257
| (CHANY:2732299 L4 length:4 (46,66,0)-> (46,63,0))                      0.119     1.376
| (IPIN:1704570 side: (RIGHT,) (46,66,0)0))                              0.101     1.477
| (intra 'dsp' routing)                                                  0.000     1.477
z_out[20].b[7] (RS_DSP_MULTADD_REGIN at (46,65))                        -0.000     1.477
data arrival time                                                                  1.477

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.477
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.652


#Path 42
Startpoint: b[0].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[0] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[0].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889207 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519643 L4 length:4 (46,68,0)-> (43,68,0))                      0.119     1.013
| (CHANX:2519751 L1 length:1 (45,68,0)-> (45,68,0))                      0.061     1.074
| (CHANY:2723599 L4 length:3 (44,68,0)-> (44,66,0))                      0.119     1.193
| (CHANX:2499536 L4 length:4 (45,65,0)-> (48,65,0))                      0.119     1.312
| (CHANY:2732395 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.373
| (IPIN:1704485 side: (RIGHT,) (46,65,0)0))                              0.101     1.474
| (intra 'dsp' routing)                                                  0.000     1.474
z_out[20].b[0] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.474
data arrival time                                                                  1.474

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.474
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.649


#Path 43
Startpoint: b[13].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[13] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[13].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889235 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519667 L4 length:4 (46,68,0)-> (43,68,0))                      0.119     1.013
| (CHANY:2723651 L4 length:2 (44,68,0)-> (44,67,0))                      0.119     1.132
| (CHANX:2513026 L4 length:4 (45,67,0)-> (48,67,0))                      0.119     1.251
| (CHANY:2732353 L4 length:4 (46,67,0)-> (46,64,0))                      0.119     1.370
| (IPIN:1704620 side: (RIGHT,) (46,67,0)0))                              0.101     1.471
| (intra 'dsp' routing)                                                  0.000     1.471
z_out[20].b[13] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.471
data arrival time                                                                  1.471

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.471
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.646


#Path 44
Startpoint: acc_fir[2].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].acc_fir[2] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
acc_fir[2].inpad[0] (.input at (46,68))                                      0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (OPIN:1889216 side: (TOP,) (46,68,0)0))                                    0.000     0.894
| (CHANX:2519821 L1 length:1 (46,68,0)-> (46,68,0))                          0.061     0.955
| (CHANY:2728109 L4 length:2 (45,68,0)-> (45,67,0))                          0.119     1.074
| (CHANX:2506350 L4 length:4 (46,66,0)-> (49,66,0))                          0.119     1.193
| (CHANY:2736901 L1 length:1 (47,66,0)-> (47,66,0))                          0.061     1.254
| (CHANX:2499461 L4 length:4 (47,65,0)-> (44,65,0))                          0.119     1.373
| (IPIN:1704448 side: (TOP,) (46,65,0)0))                                    0.101     1.474
| (intra 'dsp' routing)                                                      0.000     1.474
z_out[20].acc_fir[2] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     1.474
data arrival time                                                                      1.474

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (2,1))                                               0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'dsp' routing)                                                      0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                           0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.057     0.837
data required time                                                                     0.837
--------------------------------------------------------------------------------------------
data required time                                                                     0.837
data arrival time                                                                     -1.474
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.636


#Path 45
Startpoint: a[18].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[18] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[18].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889257 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519838 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2736853 L4 length:4 (47,68,0)-> (47,65,0))                      0.119     1.132
| (CHANX:2513109 L1 length:1 (47,67,0)-> (47,67,0))                      0.061     1.193
| (CHANY:2732369 L4 length:4 (46,67,0)-> (46,64,0))                      0.119     1.312
| (IPIN:1704551 side: (RIGHT,) (46,66,0)0))                              0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[20].a[18] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 46
Startpoint: a[5].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[5] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[5].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889211 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519858 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2736995 L4 length:2 (47,68,0)-> (47,67,0))                      0.119     1.132
| (CHANX:2506375 L1 length:1 (47,66,0)-> (47,66,0))                      0.061     1.193
| (CHANY:2732287 L4 length:4 (46,66,0)-> (46,63,0))                      0.119     1.312
| (IPIN:1704554 side: (RIGHT,) (46,66,0)0))                              0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[20].a[5] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 47
Startpoint: a[14].inpad[0] (.input at (47,68) clocked by clk)
Endpoint  : z_out[20].a[14] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[14].inpad[0] (.input at (47,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1892111 side: (TOP,) (47,68,0)0))                                0.000     0.894
| (CHANX:2519898 L4 length:4 (47,68,0)-> (50,68,0))                      0.119     1.013
| (CHANY:2741481 L1 length:1 (48,68,0)-> (48,68,0))                      0.061     1.074
| (CHANX:2513025 L4 length:4 (48,67,0)-> (45,67,0))                      0.119     1.193
| (CHANY:2732347 L4 length:4 (46,67,0)-> (46,64,0))                      0.119     1.312
| (IPIN:1704608 side: (RIGHT,) (46,67,0)0))                              0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[20].a[14] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.593


#Path 48
Startpoint: b[15].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[15] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[15].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889224 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519805 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2728113 L4 length:2 (45,68,0)-> (45,67,0))                      0.119     1.074
| (CHANX:2506233 L1 length:1 (45,66,0)-> (45,66,0))                      0.061     1.135
| (CHANY:2723606 L1 length:1 (44,67,0)-> (44,67,0))                      0.061     1.196
| (CHANX:2513038 L4 length:4 (45,67,0)-> (48,67,0))                      0.119     1.315
| (IPIN:1704582 side: (TOP,) (46,67,0)0))                                0.101     1.416
| (intra 'dsp' routing)                                                  0.000     1.416
z_out[20].b[15] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.416
data arrival time                                                                  1.416

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.416
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.591


#Path 49
Startpoint: b[17].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[17] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[17].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889253 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519830 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2737021 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.074
| (CHANX:2513182 L1 length:1 (48,67,0)-> (48,67,0))                      0.061     1.135
| (CHANY:2741405 L1 length:1 (48,67,0)-> (48,67,0))                      0.061     1.196
| (CHANX:2506285 L4 length:4 (48,66,0)-> (45,66,0))                      0.119     1.315
| (IPIN:1704525 side: (TOP,) (46,66,0)0))                                0.101     1.416
| (intra 'dsp' routing)                                                  0.000     1.416
z_out[20].b[17] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.416
data arrival time                                                                  1.416

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.416
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.591


#Path 50
Startpoint: b[2].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[2] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[2].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889205 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519846 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2736859 L4 length:4 (47,68,0)-> (47,65,0))                      0.119     1.132
| (CHANX:2506377 L1 length:1 (47,66,0)-> (47,66,0))                      0.061     1.193
| (CHANY:2732285 L4 length:4 (46,66,0)-> (46,63,0))                      0.119     1.312
| (IPIN:1704491 side: (RIGHT,) (46,65,0)0))                              0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[20].b[2] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.588


#Path 51
Startpoint: b[16].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[16] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[16].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889254 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519832 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2741477 L1 length:1 (48,68,0)-> (48,68,0))                      0.061     1.074
| (CHANX:2513029 L4 length:4 (48,67,0)-> (45,67,0))                      0.119     1.193
| (CHANY:2732359 L4 length:4 (46,67,0)-> (46,64,0))                      0.119     1.312
| (IPIN:1704571 side: (RIGHT,) (46,66,0)0))                              0.101     1.413
| (intra 'dsp' routing)                                                  0.000     1.413
z_out[20].b[16] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.413
data arrival time                                                                  1.413

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.588


#Path 52
Startpoint: acc_fir[1].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].acc_fir[1] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
acc_fir[1].inpad[0] (.input at (46,68))                                      0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (OPIN:1889208 side: (TOP,) (46,68,0)0))                                    0.000     0.894
| (CHANX:2519661 L4 length:4 (46,68,0)-> (43,68,0))                          0.119     1.013
| (CHANY:2727967 L4 length:4 (45,68,0)-> (45,65,0))                          0.119     1.132
| (CHANX:2499574 L4 length:4 (46,65,0)-> (49,65,0))                          0.119     1.251
| (CHANY:2732379 L1 length:1 (46,65,0)-> (46,65,0))                          0.061     1.312
| (IPIN:1704477 side: (RIGHT,) (46,65,0)0))                                  0.101     1.413
| (intra 'dsp' routing)                                                      0.000     1.413
z_out[20].acc_fir[1] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     1.413
data arrival time                                                                      1.413

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (2,1))                                               0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'dsp' routing)                                                      0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                           0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.057     0.837
data required time                                                                     0.837
--------------------------------------------------------------------------------------------
data required time                                                                     0.837
data arrival time                                                                     -1.413
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.575


#Path 53
Startpoint: a[16].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[16] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[16].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889236 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519797 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2728115 L4 length:2 (45,68,0)-> (45,67,0))                      0.119     1.074
| (CHANX:2506292 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.135
| (CHANY:2732307 L4 length:4 (46,66,0)-> (46,63,0))                      0.119     1.254
| (IPIN:1704562 side: (RIGHT,) (46,66,0)0))                              0.101     1.355
| (intra 'dsp' routing)                                                  0.000     1.355
z_out[20].a[16] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.355
data arrival time                                                                  1.355

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.355
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.535


#Path 54
Startpoint: a[1].inpad[0] (.input at (47,68) clocked by clk)
Endpoint  : z_out[20].a[1] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[1].inpad[0] (.input at (47,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1892142 side: (TOP,) (47,68,0)0))                                0.000     0.894
| (CHANX:2519880 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     0.955
| (CHANY:2737031 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.016
| (CHANX:2512963 L4 length:4 (47,67,0)-> (44,67,0))                      0.119     1.135
| (CHANY:2732351 L4 length:4 (46,67,0)-> (46,64,0))                      0.119     1.254
| (IPIN:1704480 side: (RIGHT,) (46,65,0)0))                              0.101     1.355
| (intra 'dsp' routing)                                                  0.000     1.355
z_out[20].a[1] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.355
data arrival time                                                                  1.355

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.355
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.535


#Path 55
Startpoint: a[2].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[2] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[2].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889274 side: (RIGHT,) (46,68,0)0))                              0.000     0.894
| (CHANY:2732561 L4 length:2 (46,68,0)-> (46,67,0))                      0.119     1.013
| (CHANX:2506297 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.074
| (CHANY:2727853 L4 length:4 (45,66,0)-> (45,63,0))                      0.119     1.193
| (CHANX:2499548 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.254
| (IPIN:1704451 side: (TOP,) (46,65,0)0))                                0.101     1.355
| (intra 'dsp' routing)                                                  0.000     1.355
z_out[20].a[2] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.355
data arrival time                                                                  1.355

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.355
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.535


#Path 56
Startpoint: a[6].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[6] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[6].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889219 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519651 L4 length:4 (46,68,0)-> (43,68,0))                      0.119     1.013
| (CHANY:2723639 L4 length:2 (44,68,0)-> (44,67,0))                      0.119     1.132
| (CHANX:2506264 L4 length:4 (45,66,0)-> (48,66,0))                      0.119     1.251
| (IPIN:1704532 side: (TOP,) (46,66,0)0))                                0.101     1.352
| (intra 'dsp' routing)                                                  0.000     1.352
z_out[20].a[6] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.352
data arrival time                                                                  1.352

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.532


#Path 57
Startpoint: b[1].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[1] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[1].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889221 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519639 L4 length:4 (46,68,0)-> (43,68,0))                      0.119     1.013
| (CHANY:2714699 L4 length:3 (42,68,0)-> (42,66,0))                      0.119     1.132
| (CHANX:2499404 L4 length:4 (43,65,0)-> (46,65,0))                      0.119     1.251
| (IPIN:1704466 side: (TOP,) (46,65,0)0))                                0.101     1.352
| (intra 'dsp' routing)                                                  0.000     1.352
z_out[20].b[1] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.352
data arrival time                                                                  1.352

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.527


#Path 58
Startpoint: acc_fir[4].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].acc_fir[4] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
acc_fir[4].inpad[0] (.input at (46,68))                                      0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (OPIN:1889247 side: (TOP,) (46,68,0)0))                                    0.000     0.894
| (CHANX:2519818 L1 length:1 (46,68,0)-> (46,68,0))                          0.061     0.955
| (CHANY:2732585 L1 length:1 (46,68,0)-> (46,68,0))                          0.061     1.016
| (CHANX:2513130 L1 length:1 (47,67,0)-> (47,67,0))                          0.061     1.077
| (CHANY:2736969 L1 length:1 (47,67,0)-> (47,67,0))                          0.061     1.138
| (CHANX:2506209 L4 length:4 (47,66,0)-> (44,66,0))                          0.119     1.257
| (IPIN:1704524 side: (TOP,) (46,66,0)0))                                    0.101     1.358
| (intra 'dsp' routing)                                                      0.000     1.358
z_out[20].acc_fir[4] (RS_DSP_MULTADD_REGIN at (46,65))                      -0.000     1.358
data arrival time                                                                      1.358

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (2,1))                                               0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'dsp' routing)                                                      0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                           0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.057     0.837
data required time                                                                     0.837
--------------------------------------------------------------------------------------------
data required time                                                                     0.837
data arrival time                                                                     -1.358
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.520


#Path 59
Startpoint: a[19].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[19] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[19].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889217 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519823 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2728045 L4 length:3 (45,68,0)-> (45,66,0))                      0.119     1.074
| (CHANX:2506304 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.135
| (CHANY:2732447 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.196
| (IPIN:1704555 side: (RIGHT,) (46,66,0)0))                              0.101     1.297
| (intra 'dsp' routing)                                                  0.000     1.297
z_out[20].a[19] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.297
data arrival time                                                                  1.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.477


#Path 60
Startpoint: a[7].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[7] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[7].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889206 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519801 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2727987 L4 length:4 (45,68,0)-> (45,65,0))                      0.119     1.074
| (CHANX:2506320 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.135
| (CHANY:2732463 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.196
| (IPIN:1704563 side: (RIGHT,) (46,66,0)0))                              0.101     1.297
| (intra 'dsp' routing)                                                  0.000     1.297
z_out[20].a[7] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.297
data arrival time                                                                  1.297

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.297
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.477


#Path 61
Startpoint: a[4].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[4] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[4].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889212 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519813 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2728111 L4 length:2 (45,68,0)-> (45,67,0))                      0.119     1.074
| (CHANX:2506352 L4 length:4 (46,66,0)-> (49,66,0))                      0.119     1.193
| (IPIN:1704523 side: (TOP,) (46,66,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[20].a[4] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.474


#Path 62
Startpoint: a[17].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[17] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[17].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889227 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519842 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2732471 L4 length:3 (46,68,0)-> (46,66,0))                      0.119     1.132
| (CHANX:2506303 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.193
| (IPIN:1704528 side: (TOP,) (46,66,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[20].a[17] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.474


#Path 63
Startpoint: a[11].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[11] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[11].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889204 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519828 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2737015 L1 length:1 (47,68,0)-> (47,68,0))                      0.061     1.074
| (CHANX:2512979 L4 length:4 (47,67,0)-> (44,67,0))                      0.119     1.193
| (IPIN:1704590 side: (TOP,) (46,67,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[20].a[11] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.474


#Path 64
Startpoint: b[3].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[3] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[3].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889261 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519815 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2728047 L4 length:3 (45,68,0)-> (45,66,0))                      0.119     1.074
| (CHANX:2499600 L4 length:4 (46,65,0)-> (49,65,0))                      0.119     1.193
| (IPIN:1704463 side: (TOP,) (46,65,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[20].b[3] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.469


#Path 65
Startpoint: b[4].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[4] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[4].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889260 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519653 L4 length:4 (46,68,0)-> (43,68,0))                      0.119     1.013
| (CHANY:2727961 L4 length:4 (45,68,0)-> (45,65,0))                      0.119     1.132
| (CHANX:2506306 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.193
| (IPIN:1704530 side: (TOP,) (46,66,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                  0.000     1.294
z_out[20].b[4] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.469


#Path 66
Startpoint: a[13].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[13] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[13].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889256 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519804 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2732571 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     1.016
| (CHANX:2512911 L4 length:4 (46,67,0)-> (43,67,0))                      0.119     1.135
| (IPIN:1704581 side: (TOP,) (46,67,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[20].a[13] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.416


#Path 67
Startpoint: a[15].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[15] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[15].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889209 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519807 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2728049 L4 length:3 (45,68,0)-> (45,66,0))                      0.119     1.074
| (CHANX:2513066 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.135
| (IPIN:1704588 side: (TOP,) (46,67,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[20].a[15] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.416


#Path 68
Startpoint: a[10].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[10] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[10].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889215 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519850 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2732477 L4 length:3 (46,68,0)-> (46,66,0))                      0.119     1.132
| (IPIN:1704622 side: (RIGHT,) (46,67,0)0))                              0.101     1.233
| (intra 'dsp' routing)                                                  0.000     1.233
z_out[20].a[10] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.233
data arrival time                                                                  1.233

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.233
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.413


#Path 69
Startpoint: b[12].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[12] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[12].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889246 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519817 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2727983 L4 length:4 (45,68,0)-> (45,65,0))                      0.119     1.074
| (CHANX:2513058 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.135
| (IPIN:1704600 side: (TOP,) (46,67,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[20].b[12] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.411


#Path 70
Startpoint: b[6].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[6] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[6].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889210 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519809 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2727985 L4 length:4 (45,68,0)-> (45,65,0))                      0.119     1.074
| (CHANX:2506314 L1 length:1 (46,66,0)-> (46,66,0))                      0.061     1.135
| (IPIN:1704534 side: (TOP,) (46,66,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[20].b[6] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.411


#Path 71
Startpoint: b[14].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[14] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[14].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889222 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519800 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2732567 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     1.016
| (CHANX:2512915 L4 length:4 (46,67,0)-> (43,67,0))                      0.119     1.135
| (IPIN:1704589 side: (TOP,) (46,67,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[20].b[14] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.411


#Path 72
Startpoint: b[9].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[9] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[9].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889234 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519825 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2727981 L4 length:4 (45,68,0)-> (45,65,0))                      0.119     1.074
| (CHANX:2513052 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.135
| (IPIN:1704597 side: (TOP,) (46,67,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[20].b[9] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.411


#Path 73
Startpoint: b[8].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[8] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[8].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889241 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519806 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2732573 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     1.016
| (CHANX:2512909 L4 length:4 (46,67,0)-> (43,67,0))                      0.119     1.135
| (IPIN:1704577 side: (TOP,) (46,67,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                  0.000     1.236
z_out[20].b[8] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.236
data arrival time                                                                  1.236

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.411


#Path 74
Startpoint: b[10].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[10] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[10].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889265 side: (RIGHT,) (46,68,0)0))                              0.000     0.894
| (CHANY:2732489 L4 length:3 (46,68,0)-> (46,66,0))                      0.119     1.013
| (CHANY:2732371 L4 length:4 (46,67,0)-> (46,64,0))                      0.119     1.132
| (IPIN:1704616 side: (RIGHT,) (46,67,0)0))                              0.101     1.233
| (intra 'dsp' routing)                                                  0.000     1.233
z_out[20].b[10] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.233
data arrival time                                                                  1.233

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.233
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.408


#Path 75
Startpoint: b[5].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[5] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[5].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889248 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519852 L4 length:4 (46,68,0)-> (49,68,0))                      0.119     1.013
| (CHANY:2732415 L4 length:4 (46,68,0)-> (46,65,0))                      0.119     1.132
| (IPIN:1704556 side: (RIGHT,) (46,66,0)0))                              0.101     1.233
| (intra 'dsp' routing)                                                  0.000     1.233
z_out[20].b[5] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.233
data arrival time                                                                  1.233

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.233
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.408


#Path 76
Startpoint: acc_fir[3].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].acc_fir[3] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
acc_fir[3].inpad[0] (.input at (46,68))                                      0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (OPIN:1889270 side: (RIGHT,) (46,68,0)0))                                  0.000     0.894
| (CHANY:2732547 L4 length:2 (46,68,0)-> (46,67,0))                          0.119     1.013
| (CHANY:2732355 L4 length:4 (46,67,0)-> (46,64,0))                          0.119     1.132
| (IPIN:1704488 side: (RIGHT,) (46,65,0)0))                                  0.101     1.233
| (intra 'dsp' routing)                                                      0.000     1.233
z_out[20].acc_fir[3] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     1.233
data arrival time                                                                      1.233

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (2,1))                                               0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'dsp' routing)                                                      0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                           0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.057     0.837
data required time                                                                     0.837
--------------------------------------------------------------------------------------------
data required time                                                                     0.837
data arrival time                                                                     -1.233
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.396


#Path 77
Startpoint: a[12].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[12] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[12].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889237 side: (TOP,) (46,68,0)0))                                0.000     0.894
| (CHANX:2519798 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     0.955
| (CHANY:2732565 L1 length:1 (46,68,0)-> (46,68,0))                      0.061     1.016
| (CHANX:2513045 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.077
| (IPIN:1704593 side: (TOP,) (46,67,0)0))                                0.101     1.178
| (intra 'dsp' routing)                                                  0.000     1.178
z_out[20].a[12] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.178
data arrival time                                                                  1.178

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.178
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.358


#Path 78
Startpoint: a[8].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[8] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[8].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889267 side: (RIGHT,) (46,68,0)0))                              0.000     0.894
| (CHANY:2732617 L4 length:1 (46,68,0)-> (46,68,0))                      0.119     1.013
| (CHANX:2513057 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.074
| (IPIN:1704583 side: (TOP,) (46,67,0)0))                                0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[20].a[8] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.355


#Path 79
Startpoint: a[3].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[3] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[3].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889264 side: (RIGHT,) (46,68,0)0))                              0.000     0.894
| (CHANY:2732429 L4 length:4 (46,68,0)-> (46,65,0))                      0.119     1.013
| (CHANX:2499553 L1 length:1 (46,65,0)-> (46,65,0))                      0.061     1.074
| (IPIN:1704469 side: (TOP,) (46,65,0)0))                                0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[20].a[3] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.355


#Path 80
Startpoint: a[9].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].a[9] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
a[9].inpad[0] (.input at (46,68))                                        0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889266 side: (RIGHT,) (46,68,0)0))                              0.000     0.894
| (CHANY:2732533 L4 length:2 (46,68,0)-> (46,67,0))                      0.119     1.013
| (CHANX:2513049 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.074
| (IPIN:1704595 side: (TOP,) (46,67,0)0))                                0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[20].a[9] (RS_DSP_MULTADD_REGIN at (46,65))                         0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.074     0.820
data required time                                                                 0.820
----------------------------------------------------------------------------------------
data required time                                                                 0.820
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.355


#Path 81
Startpoint: b[11].inpad[0] (.input at (46,68) clocked by clk)
Endpoint  : z_out[20].b[11] (RS_DSP_MULTADD_REGIN at (46,65) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
b[11].inpad[0] (.input at (46,68))                                       0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:1889273 side: (RIGHT,) (46,68,0)0))                              0.000     0.894
| (CHANY:2732493 L4 length:3 (46,68,0)-> (46,66,0))                      0.119     1.013
| (CHANX:2513055 L1 length:1 (46,67,0)-> (46,67,0))                      0.061     1.074
| (IPIN:1704598 side: (TOP,) (46,67,0)0))                                0.101     1.175
| (intra 'dsp' routing)                                                  0.000     1.175
z_out[20].b[11] (RS_DSP_MULTADD_REGIN at (46,65))                        0.000     1.175
data arrival time                                                                  1.175

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (2,1))                                           0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'dsp' routing)                                                  0.000     0.894
z_out[20].clk[0] (RS_DSP_MULTADD_REGIN at (46,65))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.070     0.825
data required time                                                                 0.825
----------------------------------------------------------------------------------------
data required time                                                                 0.825
data arrival time                                                                 -1.175
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.350


#End of timing report
