###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:32:02 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.652
- Arrival Time                  1.642
= Slack Time                    8.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.011 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.730 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.620 | 
     | alu/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX1M | 1.123 | 0.032 |   1.642 |    9.652 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.011 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.010 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.942 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.822 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.775 | 
     | alu/\ALU_OUT_reg[8] | CK ^        | SDFFRQX1M  | 0.047 | 0.002 |   0.237 |   -7.774 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.652
- Arrival Time                  1.639
= Slack Time                    8.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.013 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.732 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.623 | 
     | alu/\ALU_OUT_reg[2]    | RN ^       | SDFFRQX1M | 1.123 | 0.029 |   1.639 |    9.652 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.013 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.013 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.945 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.825 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.778 | 
     | alu/\ALU_OUT_reg[2] | CK ^        | SDFFRQX1M  | 0.047 | 0.001 |   0.236 |   -7.777 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  1.643
= Slack Time                    8.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.016 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.735 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.625 | 
     | alu/\ALU_OUT_reg[6]    | RN ^       | SDFFRQX2M | 1.123 | 0.034 |   1.643 |    9.659 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.016 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.015 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.947 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.827 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.780 | 
     | alu/\ALU_OUT_reg[6] | CK ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.236 |   -7.780 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  1.643
= Slack Time                    8.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.016 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.735 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.625 | 
     | alu/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.123 | 0.034 |   1.643 |    9.659 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.016 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.015 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.947 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.827 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.780 | 
     | alu/\ALU_OUT_reg[7] | CK ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.236 |   -7.780 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  1.643
= Slack Time                    8.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.016 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.735 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.625 | 
     | alu/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.123 | 0.034 |   1.643 |    9.659 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -8.016 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.016 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.947 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.828 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.780 | 
     | alu/\ALU_OUT_reg[13] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.236 |   -7.780 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  1.643
= Slack Time                    8.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.016 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.735 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.626 | 
     | alu/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.123 | 0.033 |   1.643 |    9.659 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -8.016 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.016 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.948 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.828 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.781 | 
     | alu/\ALU_OUT_reg[14] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.236 |   -7.780 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  1.643
= Slack Time                    8.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.016 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.735 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.626 | 
     | alu/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.123 | 0.033 |   1.643 |    9.659 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -8.016 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.016 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.948 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.828 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.781 | 
     | alu/\ALU_OUT_reg[15] | CK ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.236 |   -7.780 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  1.643
= Slack Time                    8.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.018 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.737 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.627 | 
     | alu/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.123 | 0.033 |   1.643 |    9.660 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -8.018 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.017 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.949 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.829 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.782 | 
     | alu/\ALU_OUT_reg[11] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -7.781 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  1.643
= Slack Time                    8.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.018 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.737 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.627 | 
     | alu/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.123 | 0.033 |   1.643 |    9.660 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -8.018 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.017 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.949 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.829 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.782 | 
     | alu/\ALU_OUT_reg[12] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -7.781 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.652
- Arrival Time                  1.635
= Slack Time                    8.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.018 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.737 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.627 | 
     | alu/\ALU_OUT_reg[1]    | RN ^       | SDFFRQX1M | 1.123 | 0.025 |   1.635 |    9.652 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.018 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.017 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.949 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.829 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.782 | 
     | alu/\ALU_OUT_reg[1] | CK ^        | SDFFRQX1M  | 0.047 | 0.001 |   0.237 |   -7.781 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  1.642
= Slack Time                    8.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.018 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.737 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.627 | 
     | alu/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.123 | 0.033 |   1.642 |    9.660 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |            | 0.093 |       |   0.000 |   -8.018 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.017 | 
     | gated_clk__L1_I0     | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.949 | 
     | gated_clk__L2_I0     | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.830 | 
     | gated_clk__L3_I0     | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.782 | 
     | alu/\ALU_OUT_reg[10] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -7.781 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  1.642
= Slack Time                    8.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.018 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.737 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.628 | 
     | alu/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.123 | 0.033 |   1.642 |    9.660 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.018 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.018 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.950 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.830 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.783 | 
     | alu/\ALU_OUT_reg[9] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -7.781 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  1.641
= Slack Time                    8.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.019 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.738 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.629 | 
     | alu/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.123 | 0.031 |   1.641 |    9.660 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.019 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.019 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.951 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.831 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.784 | 
     | alu/\ALU_OUT_reg[5] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.237 |   -7.782 | 
     +-------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  1.640
= Slack Time                    8.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.020 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.739 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.629 | 
     | alu/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.123 | 0.031 |   1.640 |    9.660 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.020 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.019 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.951 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.831 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.784 | 
     | alu/\ALU_OUT_reg[4] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.237 |   -7.783 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.660
- Arrival Time                  1.640
= Slack Time                    8.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.020 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.739 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.630 | 
     | alu/\ALU_OUT_reg[3]    | RN ^       | SDFFRQX2M | 1.123 | 0.031 |   1.640 |    9.660 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.020 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.020 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.952 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.832 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.785 | 
     | alu/\ALU_OUT_reg[3] | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.237 |   -7.783 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/OUT_VALID_reg/CK 
Endpoint:   alu/OUT_VALID_reg/RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.659
- Arrival Time                  1.638
= Slack Time                    8.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    8.021 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |    8.741 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |    9.631 | 
     | alu/OUT_VALID_reg      | RN ^       | SDFFRQX2M | 1.123 | 0.028 |   1.638 |    9.659 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0        | ECK ^       |            | 0.093 |       |   0.000 |   -8.021 | 
     | clkGate           | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.021 | 
     | gated_clk__L1_I0  | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -7.953 | 
     | gated_clk__L2_I0  | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -7.833 | 
     | gated_clk__L3_I0  | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -7.786 | 
     | alu/OUT_VALID_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.001 |   0.236 |   -7.785 | 
     +-----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.237
- Setup                         0.056
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.981
- Arrival Time                  1.636
= Slack Time                    8.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |            | 0.000 |       |   0.000 |    8.345 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M  | 1.000 | 0.719 |   0.719 |    9.064 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M  | 1.123 | 0.890 |   1.610 |    9.954 | 
     | alu/\ALU_OUT_reg[0]    | RN ^       | SDFFRHQX1M | 1.123 | 0.027 |   1.636 |    9.981 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.093 |       |   0.000 |   -8.344 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.344 | 
     | gated_clk__L1_I0    | A ^ -> Y v  | CLKINVX6M  | 0.062 | 0.068 |   0.068 |   -8.276 | 
     | gated_clk__L2_I0    | A v -> Y v  | BUFX18M    | 0.050 | 0.120 |   0.188 |   -8.156 | 
     | gated_clk__L3_I0    | A v -> Y ^  | CLKINVX32M | 0.047 | 0.047 |   0.235 |   -8.109 | 
     | alu/\ALU_OUT_reg[0] | CK ^        | SDFFRHQX1M | 0.047 | 0.001 |   0.237 |   -8.108 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.720
- Setup                         0.319
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.201
- Arrival Time                  0.235
= Slack Time                    9.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |    9.967 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.255 | 0.234 |   0.234 |   10.201 | 
     | u2/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.255 | 0.000 |   0.235 |   10.201 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.967 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -9.941 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -9.916 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -9.730 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -9.656 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -9.514 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -9.426 | 
     | ref_clock__L4_I2 | A ^ -> Y v | CLKINVX40M | 0.113 | 0.106 |   0.646 |   -9.320 | 
     | ref_clock__L5_I9 | A v -> Y ^ | CLKINVX32M | 0.056 | 0.069 |   0.716 |   -9.251 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.056 | 0.005 |   0.720 |   -9.246 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.720
- Setup                         0.312
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.209
- Arrival Time                  0.235
= Slack Time                    9.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |    9.974 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.255 | 0.234 |   0.235 |   10.208 | 
     | u2/internal_reg | RN ^       | SDFFRQX2M | 0.255 | 0.000 |   0.235 |   10.209 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.974 | 
     | REF_CLK__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -9.948 | 
     | REF_CLK__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -9.923 | 
     | refmux/U1        | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -9.737 | 
     | ref_clock__L1_I0 | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -9.663 | 
     | ref_clock__L2_I0 | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -9.521 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -9.434 | 
     | ref_clock__L4_I2 | A ^ -> Y v | CLKINVX40M | 0.113 | 0.106 |   0.646 |   -9.328 | 
     | ref_clock__L5_I9 | A v -> Y ^ | CLKINVX32M | 0.056 | 0.069 |   0.716 |   -9.258 | 
     | u2/internal_reg  | CK ^       | SDFFRQX2M  | 0.056 | 0.005 |   0.720 |   -9.253 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin pulse_en/internal_reg/CK 
Endpoint:   pulse_en/internal_reg/SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[0]                    (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.439
- Setup                         0.534
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.705
- Arrival Time                 20.124
= Slack Time                   80.581
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.118
     = Beginpoint Arrival Time           20.118
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |         |           |       |       |  Time   |   Time   | 
     |-----------------------+---------+-----------+-------+-------+---------+----------| 
     |                       | SI[0] v |           | 0.202 |       |  20.118 |  100.699 | 
     | pulse_en/internal_reg | SI v    | SDFFRQX2M | 0.202 | 0.006 |  20.124 |  100.705 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.581 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.555 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.522 | 
     | scan_clk__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.420 | 
     | scan_clk__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -80.305 | 
     | scan_clk__L5_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.105 |   0.381 |  -80.200 | 
     | scan_clk__L6_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.101 |   0.482 |  -80.099 | 
     | scan_clk__L7_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.103 |   0.585 |  -79.996 | 
     | scan_clk__L8_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.103 |   0.688 |  -79.893 | 
     | scan_clk__L9_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.789 |  -79.791 | 
     | scan_clk__L10_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.115 |   0.904 |  -79.677 | 
     | scan_clk__L11_I0      | A ^ -> Y v | CLKINVX40M | 0.037 | 0.049 |   0.953 |  -79.628 | 
     | scan_clk__L12_I0      | A v -> Y ^ | CLKINVX32M | 0.022 | 0.031 |   0.985 |  -79.596 | 
     | txmux/U1              | B ^ -> Y ^ | MX2X2M     | 0.108 | 0.167 |   1.152 |  -79.429 | 
     | tx_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX16M | 0.099 | 0.156 |   1.308 |  -79.273 | 
     | tx_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.388 |  -79.193 | 
     | tx_clock__L3_I1       | A v -> Y ^ | CLKINVX24M | 0.046 | 0.051 |   1.439 |  -79.142 | 
     | pulse_en/internal_reg | CK ^       | SDFFRQX2M  | 0.046 | 0.001 |   1.439 |  -79.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin fifo/fifo_rd/\bin_cnt_reg[2] /CK 
Endpoint:   fifo/fifo_rd/\bin_cnt_reg[2] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.443
- Setup                         0.522
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.721
- Arrival Time                 20.087
= Slack Time                   80.635
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.083
     = Beginpoint Arrival Time           20.083
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.141 |       |  20.083 |  100.718 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | SI v    | SDFFRQX2M | 0.141 | 0.003 |  20.087 |  100.721 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.635 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.609 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.576 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.473 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -80.359 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.046 | 0.105 |   0.381 |  -80.254 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.044 | 0.101 |   0.482 |  -80.153 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.103 |   0.585 |  -80.050 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.103 |   0.688 |  -79.946 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.101 |   0.789 |  -79.845 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.115 |   0.904 |  -79.731 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.037 | 0.049 |   0.953 |  -79.681 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.022 | 0.031 |   0.985 |  -79.650 | 
     | txmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.108 | 0.167 |   1.152 |  -79.483 | 
     | tx_clock__L1_I0              | A ^ -> Y ^ | CLKBUFX16M | 0.099 | 0.156 |   1.308 |  -79.327 | 
     | tx_clock__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.074 | 0.080 |   1.388 |  -79.247 | 
     | tx_clock__L3_I2              | A v -> Y ^ | CLKINVX24M | 0.048 | 0.055 |   1.442 |  -79.192 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   1.443 |  -79.191 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin FSM/\address__reg[0] /CK 
Endpoint:   FSM/\address__reg[0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[3]                    (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.468
- Setup                         0.517
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.752
- Arrival Time                 20.074
= Slack Time                   80.678
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.072
     = Beginpoint Arrival Time           20.072
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |         |           |       |       |  Time   |   Time   | 
     |----------------------+---------+-----------+-------+-------+---------+----------| 
     |                      | SI[3] v |           | 0.124 |       |  20.072 |  100.749 | 
     | FSM/\address__reg[0] | SI v    | SDFFRQX2M | 0.124 | 0.002 |  20.074 |  100.752 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.677 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.652 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.619 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.516 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -80.402 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -80.295 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -80.189 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -80.082 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -79.975 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -79.873 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -79.684 | 
     | ref_clock__L1_I0     | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -79.610 | 
     | ref_clock__L2_I0     | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -79.468 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -79.381 | 
     | ref_clock__L4_I1     | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   1.399 |  -79.279 | 
     | ref_clock__L5_I7     | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   1.467 |  -79.210 | 
     | FSM/\address__reg[0] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   1.468 |  -79.209 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[2]                      (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.464
- Setup                         0.515
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.749
- Arrival Time                 20.063
= Slack Time                   80.686
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.062
     = Beginpoint Arrival Time           20.062
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |           |       |       |  Time   |   Time   | 
     |------------------------+---------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] v |           | 0.111 |       |  20.062 |  100.748 | 
     | RegFile/\mem_reg[9][0] | SI v    | SDFFRQX2M | 0.111 | 0.001 |  20.063 |  100.749 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.686 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.660 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -80.627 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -80.525 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -80.411 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -80.304 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -80.198 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -80.090 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -79.983 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -79.882 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -79.693 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -79.619 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -79.477 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -79.389 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -79.307 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -79.224 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -79.223 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\mem_reg[13][0] /CK 
Endpoint:   RegFile/\mem_reg[13][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.455
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  2.571
= Slack Time                   98.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.304 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.023 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.913 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.775 | 
     | RegFile/\mem_reg[13][0]        | RN ^       | SDFFRQX2M | 1.220 | 0.099 |   2.571 |  100.874 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.303 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.278 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.245 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.142 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -98.028 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.921 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.815 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.708 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.600 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.499 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.310 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.236 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.094 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.007 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.924 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -96.849 | 
     | RegFile/\mem_reg[13][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.455 |  -96.848 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\mem_reg[12][7] /CK 
Endpoint:   RegFile/\mem_reg[12][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.876
- Arrival Time                  2.571
= Slack Time                   98.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.305 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.024 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.914 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.776 | 
     | RegFile/\mem_reg[12][7]        | RN ^       | SDFFRQX2M | 1.220 | 0.099 |   2.571 |  100.876 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.305 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.279 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.246 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.144 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -98.029 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.922 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.816 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.709 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.602 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.500 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.311 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.237 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.095 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.008 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.926 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -96.851 | 
     | RegFile/\mem_reg[12][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -96.848 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\mem_reg[15][0] /CK 
Endpoint:   RegFile/\mem_reg[15][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.876
- Arrival Time                  2.567
= Slack Time                   98.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.308 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.027 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.918 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.779 | 
     | RegFile/\mem_reg[15][0]        | RN ^       | SDFFRQX2M | 1.218 | 0.096 |   2.567 |  100.876 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.308 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.282 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.249 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.147 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -98.033 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.925 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.819 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.712 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.605 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.504 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.314 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.241 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.099 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.011 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.929 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -96.854 | 
     | RegFile/\mem_reg[15][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -96.852 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\mem_reg[15][1] /CK 
Endpoint:   RegFile/\mem_reg[15][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.875
- Arrival Time                  2.567
= Slack Time                   98.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.308 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.027 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.918 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.779 | 
     | RegFile/\mem_reg[15][1]        | RN ^       | SDFFRQX2M | 1.218 | 0.096 |   2.567 |  100.875 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.308 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.282 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.249 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.147 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -98.033 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.925 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.819 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.712 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.605 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.504 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.314 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.241 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.099 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.011 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.929 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -96.854 | 
     | RegFile/\mem_reg[15][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -96.852 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\mem_reg[13][7] /CK 
Endpoint:   RegFile/\mem_reg[13][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.456
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.876
- Arrival Time                  2.568
= Slack Time                   98.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.308 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.027 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.918 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.779 | 
     | RegFile/\mem_reg[13][7]        | RN ^       | SDFFRQX2M | 1.218 | 0.096 |   2.568 |  100.876 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.308 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.282 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.249 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.147 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -98.033 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.925 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.819 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.712 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.605 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.504 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.314 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.241 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.099 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.011 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.929 | 
     | ref_clock__L5_I3        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   1.454 |  -96.854 | 
     | RegFile/\mem_reg[13][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.456 |  -96.852 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\mem_reg[14][6] /CK 
Endpoint:   RegFile/\mem_reg[14][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  2.569
= Slack Time                   98.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.314 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.033 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.923 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.785 | 
     | RegFile/\mem_reg[14][6]        | RN ^       | SDFFRQX2M | 1.219 | 0.097 |   2.569 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.314 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.288 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.255 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.153 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.038 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.931 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.825 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.718 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.611 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.509 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.320 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.246 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.104 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.017 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.935 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.852 | 
     | RegFile/\mem_reg[14][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.463 |  -96.851 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\mem_reg[15][6] /CK 
Endpoint:   RegFile/\mem_reg[15][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.462
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.881
- Arrival Time                  2.567
= Slack Time                   98.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.315 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.034 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.924 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.786 | 
     | RegFile/\mem_reg[15][6]        | RN ^       | SDFFRQX2M | 1.218 | 0.096 |   2.567 |  100.881 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.314 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.289 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.256 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.153 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.039 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.932 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.826 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.719 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.611 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.510 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.321 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.247 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.105 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.018 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.935 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.853 | 
     | RegFile/\mem_reg[15][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.000 |   1.462 |  -96.852 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\mem_reg[13][1] /CK 
Endpoint:   RegFile/\mem_reg[13][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  2.567
= Slack Time                   98.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.315 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.034 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.924 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.786 | 
     | RegFile/\mem_reg[13][1]        | RN ^       | SDFFRQX2M | 1.218 | 0.096 |   2.567 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.315 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.289 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.256 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.154 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.039 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.932 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.826 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.719 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.612 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.511 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.321 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.247 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.018 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.936 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   1.462 |  -96.853 | 
     | RegFile/\mem_reg[13][1] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   1.463 |  -96.852 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\mem_reg[14][1] /CK 
Endpoint:   RegFile/\mem_reg[14][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  2.567
= Slack Time                   98.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.315 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.034 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.925 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.786 | 
     | RegFile/\mem_reg[14][1]        | RN ^       | SDFFRQX2M | 1.218 | 0.096 |   2.567 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.315 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.289 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.256 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.154 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.040 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.932 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.826 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.719 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.612 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.511 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.321 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.248 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.018 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.936 | 
     | ref_clock__L5_I2        | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   1.462 |  -96.853 | 
     | RegFile/\mem_reg[14][1] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   1.463 |  -96.852 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\mem_reg[12][6] /CK 
Endpoint:   RegFile/\mem_reg[12][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.567
= Slack Time                   98.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.316 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.035 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.925 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.787 | 
     | RegFile/\mem_reg[12][6]        | RN ^       | SDFFRQX2M | 1.218 | 0.096 |   2.567 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.316 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.290 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.257 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.155 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.040 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.933 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.827 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.720 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.613 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.511 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.322 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.248 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.106 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.019 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.937 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.854 | 
     | RegFile/\mem_reg[12][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.463 |  -96.852 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\mem_reg[12][5] /CK 
Endpoint:   RegFile/\mem_reg[12][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.566
= Slack Time                   98.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.316 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.036 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.926 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.788 | 
     | RegFile/\mem_reg[12][5]        | RN ^       | SDFFRQX2M | 1.217 | 0.095 |   2.566 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.316 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.290 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.257 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.155 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.041 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.934 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.828 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.721 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.613 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.512 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.323 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.249 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.107 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.019 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.937 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.854 | 
     | RegFile/\mem_reg[12][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.463 |  -96.853 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\mem_reg[14][5] /CK 
Endpoint:   RegFile/\mem_reg[14][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.565
= Slack Time                   98.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.318 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.037 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.927 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.789 | 
     | RegFile/\mem_reg[14][5]        | RN ^       | SDFFRQX2M | 1.217 | 0.093 |   2.565 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.318 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.292 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.259 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.157 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.042 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.935 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.829 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.722 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.615 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.513 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.324 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.250 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.108 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.021 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.939 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.856 | 
     | RegFile/\mem_reg[14][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.463 |  -96.855 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\mem_reg[15][5] /CK 
Endpoint:   RegFile/\mem_reg[15][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.563
= Slack Time                   98.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.320 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.929 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.791 | 
     | RegFile/\mem_reg[15][5]        | RN ^       | SDFFRQX2M | 1.215 | 0.092 |   2.563 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.320 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.294 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.261 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.159 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.044 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.937 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.831 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.724 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.617 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.515 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.326 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.252 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.110 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.023 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.941 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.858 | 
     | RegFile/\mem_reg[15][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.856 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\mem_reg[14][4] /CK 
Endpoint:   RegFile/\mem_reg[14][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.563
= Slack Time                   98.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.320 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.039 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.929 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.791 | 
     | RegFile/\mem_reg[14][4]        | RN ^       | SDFFRQX2M | 1.215 | 0.092 |   2.563 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.320 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.294 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.261 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.159 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.044 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.937 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.831 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.724 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.617 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.515 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.326 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.252 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.110 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.023 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.941 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.858 | 
     | RegFile/\mem_reg[14][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.856 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\mem_reg[0][1] /CK 
Endpoint:   RegFile/\mem_reg[0][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.563
= Slack Time                   98.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.320 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.792 | 
     | RegFile/\mem_reg[0][1]         | RN ^       | SDFFRQX2M | 1.215 | 0.092 |   2.563 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.320 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.294 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.159 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.045 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.938 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.832 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.725 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.617 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.516 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.327 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.253 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.111 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.023 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.941 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[0][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\mem_reg[0][0] /CK 
Endpoint:   RegFile/\mem_reg[0][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.473
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.892
- Arrival Time                  2.571
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.792 | 
     | RegFile/\mem_reg[0][0]         | RN ^       | SDFFRQX2M | 1.221 | 0.100 |   2.571 |  100.892 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.295 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.159 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.045 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.938 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.832 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.725 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.516 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.327 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.253 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.111 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.024 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   1.399 |  -96.922 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   1.470 |  -96.851 | 
     | RegFile/\mem_reg[0][0] | CK ^       | SDFFRQX2M  | 0.058 | 0.003 |   1.473 |  -96.848 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\mem_reg[9][1] /CK 
Endpoint:   RegFile/\mem_reg[9][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.463
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  2.562
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.792 | 
     | RegFile/\mem_reg[9][1]         | RN ^       | SDFFRQX2M | 1.214 | 0.090 |   2.562 |  100.882 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.295 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.045 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.938 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.832 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.725 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.516 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.327 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.253 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.111 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.024 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[9][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.463 |  -96.858 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.930 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.792 | 
     | RegFile/\mem_reg[9][4]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.295 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.045 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.938 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.832 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.725 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.327 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.253 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.024 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\mem_reg[8][3] /CK 
Endpoint:   RegFile/\mem_reg[8][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.792 | 
     | RegFile/\mem_reg[8][3]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.295 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.046 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.833 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.725 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.327 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.254 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.024 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[8][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\mem_reg[9][3] /CK 
Endpoint:   RegFile/\mem_reg[9][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.792 | 
     | RegFile/\mem_reg[9][3]         | RN ^       | SDFFRQX2M | 1.215 | 0.091 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.295 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.046 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.833 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.725 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.327 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.254 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.024 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[9][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\mem_reg[9][2] /CK 
Endpoint:   RegFile/\mem_reg[9][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.040 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.792 | 
     | RegFile/\mem_reg[9][2]         | RN ^       | SDFFRQX2M | 1.214 | 0.091 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.295 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.046 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.833 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.725 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.328 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.254 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.024 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[9][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\mem_reg[8][2] /CK 
Endpoint:   RegFile/\mem_reg[8][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.041 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.793 | 
     | RegFile/\mem_reg[8][2]         | RN ^       | SDFFRQX2M | 1.214 | 0.091 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.295 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.262 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.046 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.833 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.726 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.328 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.254 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.024 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[8][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.857 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.041 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.793 | 
     | RegFile/\mem_reg[9][0]         | RN ^       | SDFFRQX2M | 1.214 | 0.090 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.296 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.263 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.046 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.833 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.726 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.328 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.254 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.025 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.859 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.858 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\mem_reg[15][4] /CK 
Endpoint:   RegFile/\mem_reg[15][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.884
- Arrival Time                  2.562
= Slack Time                   98.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.322 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.041 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.793 | 
     | RegFile/\mem_reg[15][4]        | RN ^       | SDFFRQX2M | 1.214 | 0.091 |   2.562 |  100.884 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.296 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.263 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.276 |  -98.046 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.833 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.726 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.618 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.328 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.068 |  -97.254 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.025 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.942 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.860 | 
     | RegFile/\mem_reg[15][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.857 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\mem_reg[12][3] /CK 
Endpoint:   RegFile/\mem_reg[12][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.322 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.041 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.793 | 
     | RegFile/\mem_reg[12][3]        | RN ^       | SDFFRQX2M | 1.214 | 0.090 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.322 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.296 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.263 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.046 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.833 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.726 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.619 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.328 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.254 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.025 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.943 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.860 | 
     | RegFile/\mem_reg[12][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.858 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\mem_reg[13][2] /CK 
Endpoint:   RegFile/\mem_reg[13][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.464
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.562
= Slack Time                   98.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.322 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.041 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.931 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.793 | 
     | RegFile/\mem_reg[13][2]        | RN ^       | SDFFRQX2M | 1.214 | 0.090 |   2.562 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.322 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.296 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.263 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.160 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.046 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.939 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.489 |  -97.833 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.726 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.619 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.517 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.328 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.254 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.112 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.025 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   1.379 |  -96.943 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   1.462 |  -96.860 | 
     | RegFile/\mem_reg[13][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.464 |  -96.858 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\mem_reg[15][7] /CK 
Endpoint:   RegFile/\mem_reg[15][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.474
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.893
- Arrival Time                  2.571
= Slack Time                   98.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.322 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 1.000 | 0.719 |   0.719 |   99.042 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.123 | 0.890 |   1.610 |   99.932 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.156 | 0.862 |   2.471 |  100.794 | 
     | RegFile/\mem_reg[15][7]        | RN ^       | SDFFRQX2M | 1.220 | 0.100 |   2.571 |  100.893 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.322 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -98.296 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.059 |  -98.264 | 
     | scan_clk__L3_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.102 |   0.161 |  -98.161 | 
     | scan_clk__L4_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.059 | 0.114 |   0.275 |  -98.047 | 
     | scan_clk__L5_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.107 |   0.383 |  -97.940 | 
     | scan_clk__L6_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.106 |   0.488 |  -97.834 | 
     | scan_clk__L7_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.596 |  -97.727 | 
     | scan_clk__L8_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.049 | 0.107 |   0.703 |  -97.619 | 
     | scan_clk__L9_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.042 | 0.101 |   0.804 |  -97.518 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M     | 0.116 | 0.189 |   0.994 |  -97.329 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.063 | 0.074 |   1.067 |  -97.255 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   1.209 |  -97.113 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   1.297 |  -97.025 | 
     | ref_clock__L4_I1        | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   1.399 |  -96.923 | 
     | ref_clock__L5_I4        | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   1.470 |  -96.852 | 
     | RegFile/\mem_reg[15][7] | CK ^       | SDFFRQX2M  | 0.058 | 0.004 |   1.474 |  -96.848 | 
     +----------------------------------------------------------------------------------------+ 

