#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023542d09e30 .scope module, "master" "master" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /INPUT 32 "HRDATA_bi";
    .port_info 3 /OUTPUT 32 "HADDR_bo";
    .port_info 4 /OUTPUT 32 "HWDATA_bo";
    .port_info 5 /OUTPUT 1 "HWRITE_o";
v0000023542d0bb70_0 .var "HADDR_bo", 31 0;
o0000023542dc9058 .functor BUFZ 1, C4<z>; HiZ drive
v0000023542d0bc10_0 .net "HCLK_i", 0 0, o0000023542dc9058;  0 drivers
o0000023542dc9088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023542d0bcb0_0 .net "HRDATA_bi", 31 0, o0000023542dc9088;  0 drivers
o0000023542dc90b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023542d0bd50_0 .net "HRESETn_i", 0 0, o0000023542dc90b8;  0 drivers
v0000023542d0bdf0_0 .var "HWDATA_bo", 31 0;
v0000023542d0be90_0 .var "HWRITE_o", 0 0;
S_0000023542d09fc0 .scope task, "read" "read" 2 25, 2 25 0, S_0000023542d09e30;
 .timescale 0 0;
v0000023542d09c80_0 .var "addr", 31 0;
E_0000023542d0a760 .event posedge, v0000023542d0bc10_0;
TD_master.read ;
    %wait E_0000023542d0a760;
    %load/vec4 v0000023542d09c80_0;
    %assign/vec4 v0000023542d0bb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023542d0be90_0, 0;
    %wait E_0000023542d0a760;
    %wait E_0000023542d0a760;
    %vpi_call 2 34 "$display", "READ DATA | addr: %h, data: %h", v0000023542d09c80_0, v0000023542d0bcb0_0 {0 0 0};
    %end;
S_0000023542d0b9e0 .scope task, "write" "write" 2 11, 2 11 0, S_0000023542d09e30;
 .timescale 0 0;
v0000023542d06c40_0 .var "addr", 31 0;
v0000023542d0a150_0 .var "data", 31 0;
TD_master.write ;
    %wait E_0000023542d0a760;
    %load/vec4 v0000023542d06c40_0;
    %assign/vec4 v0000023542d0bb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023542d0be90_0, 0;
    %load/vec4 v0000023542d0a150_0;
    %assign/vec4 v0000023542d0bdf0_0, 0;
    %wait E_0000023542d0a760;
    %wait E_0000023542d0a760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023542d0be90_0, 0;
    %end;
    .scope S_0000023542d09e30;
T_2 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000023542d06c40_0, 0, 32;
    %pushi/vec4 21930, 0, 32;
    %store/vec4 v0000023542d0a150_0, 0, 32;
    %fork TD_master.write, S_0000023542d0b9e0;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023542d09c80_0, 0, 32;
    %fork TD_master.read, S_0000023542d09fc0;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000023542d09c80_0, 0, 32;
    %fork TD_master.read, S_0000023542d09fc0;
    %join;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0000023542d06c40_0, 0, 32;
    %pushi/vec4 43605, 0, 32;
    %store/vec4 v0000023542d0a150_0, 0, 32;
    %fork TD_master.write, S_0000023542d0b9e0;
    %join;
    %pushi/vec4 129, 0, 32;
    %store/vec4 v0000023542d09c80_0, 0, 32;
    %fork TD_master.read, S_0000023542d09fc0;
    %join;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0000023542d09c80_0, 0, 32;
    %fork TD_master.read, S_0000023542d09fc0;
    %join;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "masterDevice.v";
