Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 17:15:04 2019
| Host         : DESKTOP-UMDKHO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 494 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.394        0.000                      0                 1005        0.054        0.000                      0                 1005        3.000        0.000                       0                   500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_i                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_o_ClkGen    {0.000 4.632}        9.263           107.955         
  clkfbout_ClkGen        {0.000 5.000}        10.000          100.000         
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  clk_100MHz_o_ClkGen_1  {0.000 4.632}        9.263           107.955         
  clkfbout_ClkGen_1      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_o_ClkGen          3.394        0.000                      0                 1005        0.122        0.000                      0                 1005        3.652        0.000                       0                   496  
  clkfbout_ClkGen                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_100MHz_o_ClkGen_1        3.395        0.000                      0                 1005        0.122        0.000                      0                 1005        3.652        0.000                       0                   496  
  clkfbout_ClkGen_1                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_o_ClkGen_1  clk_100MHz_o_ClkGen          3.394        0.000                      0                 1005        0.054        0.000                      0                 1005  
clk_100MHz_o_ClkGen    clk_100MHz_o_ClkGen_1        3.394        0.000                      0                 1005        0.054        0.000                      0                 1005  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  clk_100MHz_o_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.577ns (44.403%)  route 3.227ns (55.597%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.124     4.967 r  Inst_VGA/vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.967    Inst_VGA/vga_red__7[0]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 2.605ns (44.670%)  route 3.227ns (55.330%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.152     4.995 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.995    Inst_VGA/vga_red__7[1]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.577ns (46.265%)  route 2.993ns (53.735%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.733 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.733    Inst_VGA/vga_green__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.032     8.362    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.577ns (46.444%)  route 2.972ns (53.556%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.712 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.712    Inst_VGA/vga_blue__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.577ns (46.485%)  route 2.967ns (53.515%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.707 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.707    Inst_VGA/vga_blue__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.577ns (46.518%)  route 2.963ns (53.482%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.703 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.703    Inst_VGA/vga_blue__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.029     8.359    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.606ns (46.722%)  route 2.972ns (53.278%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.153     4.741 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.741    Inst_VGA/vga_green__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.570ns (46.197%)  route 2.993ns (53.803%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.117     4.726 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.726    Inst_VGA/vga_green__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.572ns (46.437%)  route 2.967ns (53.563%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.119     4.702 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.702    Inst_VGA/vga_blue__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.571ns (46.460%)  route 2.963ns (53.540%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.118     4.697 r  Inst_VGA/vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.697    Inst_VGA/vga_green__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/acl_red_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.600    -0.564    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.367    Inst_VGA/acl_red[3]
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.075    -0.489    Inst_VGA/acl_red_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/Q
                         net (fo=1, routed)           0.102    -0.327    Inst_AccelerometerConv/D[6]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.072    -0.484    Inst_AccelerometerConv/acl_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/Q
                         net (fo=1, routed)           0.101    -0.328    Inst_AccelerometerConv/D[2]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.070    -0.486    Inst_AccelerometerConv/acl_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg_n_0_[0]
    SLICE_X84Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.855    -0.817    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.120    -0.444    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.597    -0.567    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X87Y134        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    Inst_AccelerometerConv/acl_y_reg[8]_0[6]
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.867    -0.805    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X87Y135        FDRE (Hold_fdre_C_D)         0.070    -0.482    Inst_AccelerometerConv/acl_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.589    -0.575    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X89Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/Q
                         net (fo=2, routed)           0.066    -0.368    Inst_AccelerometerCtl/ADXL_Control/in[2]
    SLICE_X88Y126        LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.323    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.258 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.258    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_5
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.857    -0.815    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/C
                         clock pessimism              0.253    -0.562    
    SLICE_X88Y126        FDRE (Hold_fdre_C_D)         0.134    -0.428    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.591    -0.573    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y127        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.309    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg__0[5]
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.860    -0.812    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.075    -0.484    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.371%)  route 0.118ns (45.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.582    -0.582    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/Q
                         net (fo=2, routed)           0.118    -0.323    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[2]
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.852    -0.820    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.047    -0.498    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.118    -0.317    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1]_6[1]
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X83Y123        FDSE (Hold_fdse_C_D)         0.070    -0.493    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/counter_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/counter_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.395ns (63.109%)  route 0.231ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.595    -0.569    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y149        FDSE                                         r  Inst_AccelerometerConv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  Inst_AccelerometerConv/counter_reg[21]/Q
                         net (fo=2, routed)           0.230    -0.198    Inst_AccelerometerConv/counter_reg[21]
    SLICE_X79Y149        LUT1 (Prop_lut1_I0_O)        0.045    -0.153 r  Inst_AccelerometerConv/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.153    Inst_AccelerometerConv/counter[20]_i_4_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.002 r  Inst_AccelerometerConv/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.003    Inst_AccelerometerConv/counter_reg[20]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.057 r  Inst_AccelerometerConv/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.057    Inst_AccelerometerConv/counter_reg[24]_i_1_n_7
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.942    -0.731    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X79Y150        FDSE (Hold_fdse_C_D)         0.105    -0.122    Inst_AccelerometerConv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_o_ClkGen
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y16   Inst_ClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X86Y132    Inst_AccelerometerConv/acl_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X86Y132    Inst_AccelerometerConv/acl_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y133    Inst_AccelerometerConv/acl_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X86Y132    Inst_AccelerometerConv/acl_x_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_ClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen_1
  To Clock:  clk_100MHz_o_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        3.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.577ns (44.403%)  route 3.227ns (55.597%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.124     4.967 r  Inst_VGA/vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.967    Inst_VGA/vga_red__7[0]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 2.605ns (44.670%)  route 3.227ns (55.330%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.152     4.995 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.995    Inst_VGA/vga_red__7[1]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.577ns (46.265%)  route 2.993ns (53.735%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.733 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.733    Inst_VGA/vga_green__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.032     8.362    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.577ns (46.444%)  route 2.972ns (53.556%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.712 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.712    Inst_VGA/vga_blue__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.577ns (46.485%)  route 2.967ns (53.515%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.707 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.707    Inst_VGA/vga_blue__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.577ns (46.518%)  route 2.963ns (53.482%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.703 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.703    Inst_VGA/vga_blue__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.029     8.359    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.606ns (46.722%)  route 2.972ns (53.278%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.153     4.741 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.741    Inst_VGA/vga_green__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.570ns (46.197%)  route 2.993ns (53.803%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.117     4.726 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.726    Inst_VGA/vga_green__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.572ns (46.437%)  route 2.967ns (53.563%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.119     4.702 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.702    Inst_VGA/vga_blue__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.571ns (46.460%)  route 2.963ns (53.540%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.118     4.697 r  Inst_VGA/vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.697    Inst_VGA/vga_green__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/acl_red_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.600    -0.564    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.367    Inst_VGA/acl_red[3]
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.075    -0.489    Inst_VGA/acl_red_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/Q
                         net (fo=1, routed)           0.102    -0.327    Inst_AccelerometerConv/D[6]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.072    -0.484    Inst_AccelerometerConv/acl_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/Q
                         net (fo=1, routed)           0.101    -0.328    Inst_AccelerometerConv/D[2]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.070    -0.486    Inst_AccelerometerConv/acl_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg_n_0_[0]
    SLICE_X84Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.855    -0.817    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.120    -0.444    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.597    -0.567    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X87Y134        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    Inst_AccelerometerConv/acl_y_reg[8]_0[6]
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.867    -0.805    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X87Y135        FDRE (Hold_fdre_C_D)         0.070    -0.482    Inst_AccelerometerConv/acl_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.589    -0.575    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X89Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/Q
                         net (fo=2, routed)           0.066    -0.368    Inst_AccelerometerCtl/ADXL_Control/in[2]
    SLICE_X88Y126        LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.323    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.258 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.258    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_5
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.857    -0.815    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/C
                         clock pessimism              0.253    -0.562    
    SLICE_X88Y126        FDRE (Hold_fdre_C_D)         0.134    -0.428    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.591    -0.573    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y127        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.309    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg__0[5]
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.860    -0.812    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.075    -0.484    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.371%)  route 0.118ns (45.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.582    -0.582    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/Q
                         net (fo=2, routed)           0.118    -0.323    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[2]
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.852    -0.820    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.047    -0.498    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.118    -0.317    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1]_6[1]
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X83Y123        FDSE (Hold_fdse_C_D)         0.070    -0.493    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/counter_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/counter_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.395ns (63.109%)  route 0.231ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.595    -0.569    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y149        FDSE                                         r  Inst_AccelerometerConv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  Inst_AccelerometerConv/counter_reg[21]/Q
                         net (fo=2, routed)           0.230    -0.198    Inst_AccelerometerConv/counter_reg[21]
    SLICE_X79Y149        LUT1 (Prop_lut1_I0_O)        0.045    -0.153 r  Inst_AccelerometerConv/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.153    Inst_AccelerometerConv/counter[20]_i_4_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.002 r  Inst_AccelerometerConv/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.003    Inst_AccelerometerConv/counter_reg[20]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.057 r  Inst_AccelerometerConv/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.057    Inst_AccelerometerConv/counter_reg[24]_i_1_n_7
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.942    -0.731    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/C
                         clock pessimism              0.504    -0.227    
    SLICE_X79Y150        FDSE (Hold_fdse_C_D)         0.105    -0.122    Inst_AccelerometerConv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_o_ClkGen_1
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y16   Inst_ClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X86Y132    Inst_AccelerometerConv/acl_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X86Y132    Inst_AccelerometerConv/acl_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y133    Inst_AccelerometerConv/acl_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X85Y132    Inst_AccelerometerConv/acl_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X86Y132    Inst_AccelerometerConv/acl_x_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X84Y127    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_ClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen_1
  To Clock:  clk_100MHz_o_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.577ns (44.403%)  route 3.227ns (55.597%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.124     4.967 r  Inst_VGA/vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.967    Inst_VGA/vga_red__7[0]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 2.605ns (44.670%)  route 3.227ns (55.330%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.152     4.995 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.995    Inst_VGA/vga_red__7[1]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.577ns (46.265%)  route 2.993ns (53.735%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.733 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.733    Inst_VGA/vga_green__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.032     8.362    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.577ns (46.444%)  route 2.972ns (53.556%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.712 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.712    Inst_VGA/vga_blue__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.577ns (46.485%)  route 2.967ns (53.515%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.707 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.707    Inst_VGA/vga_blue__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.577ns (46.518%)  route 2.963ns (53.482%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.703 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.703    Inst_VGA/vga_blue__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.029     8.359    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.606ns (46.722%)  route 2.972ns (53.278%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.153     4.741 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.741    Inst_VGA/vga_green__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.570ns (46.197%)  route 2.993ns (53.803%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.117     4.726 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.726    Inst_VGA/vga_green__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.572ns (46.437%)  route 2.967ns (53.563%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.119     4.702 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.702    Inst_VGA/vga_blue__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.571ns (46.460%)  route 2.963ns (53.540%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.118     4.697 r  Inst_VGA/vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.697    Inst_VGA/vga_green__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/acl_red_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.600    -0.564    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.367    Inst_VGA/acl_red[3]
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.075    -0.422    Inst_VGA/acl_red_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/Q
                         net (fo=1, routed)           0.102    -0.327    Inst_AccelerometerConv/D[6]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.072    -0.417    Inst_AccelerometerConv/acl_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/Q
                         net (fo=1, routed)           0.101    -0.328    Inst_AccelerometerConv/D[2]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.070    -0.419    Inst_AccelerometerConv/acl_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg_n_0_[0]
    SLICE_X84Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.855    -0.817    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
                         clock pessimism              0.253    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.120    -0.377    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.597    -0.567    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X87Y134        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    Inst_AccelerometerConv/acl_y_reg[8]_0[6]
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.867    -0.805    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X87Y135        FDRE (Hold_fdre_C_D)         0.070    -0.415    Inst_AccelerometerConv/acl_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.589    -0.575    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X89Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/Q
                         net (fo=2, routed)           0.066    -0.368    Inst_AccelerometerCtl/ADXL_Control/in[2]
    SLICE_X88Y126        LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.323    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.258 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.258    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_5
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.857    -0.815    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/C
                         clock pessimism              0.253    -0.562    
                         clock uncertainty            0.067    -0.495    
    SLICE_X88Y126        FDRE (Hold_fdre_C_D)         0.134    -0.361    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.591    -0.573    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y127        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.309    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg__0[5]
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.860    -0.812    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.075    -0.417    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.371%)  route 0.118ns (45.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.582    -0.582    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/Q
                         net (fo=2, routed)           0.118    -0.323    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[2]
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.852    -0.820    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.067    -0.478    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.047    -0.431    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.118    -0.317    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1]_6[1]
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X83Y123        FDSE (Hold_fdse_C_D)         0.070    -0.426    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/counter_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/counter_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.395ns (63.109%)  route 0.231ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.595    -0.569    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y149        FDSE                                         r  Inst_AccelerometerConv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  Inst_AccelerometerConv/counter_reg[21]/Q
                         net (fo=2, routed)           0.230    -0.198    Inst_AccelerometerConv/counter_reg[21]
    SLICE_X79Y149        LUT1 (Prop_lut1_I0_O)        0.045    -0.153 r  Inst_AccelerometerConv/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.153    Inst_AccelerometerConv/counter[20]_i_4_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.002 r  Inst_AccelerometerConv/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.003    Inst_AccelerometerConv/counter_reg[20]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.057 r  Inst_AccelerometerConv/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.057    Inst_AccelerometerConv/counter_reg[24]_i_1_n_7
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.942    -0.731    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.067    -0.159    
    SLICE_X79Y150        FDSE (Hold_fdse_C_D)         0.105    -0.054    Inst_AccelerometerConv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  clk_100MHz_o_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 2.577ns (44.403%)  route 3.227ns (55.597%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.124     4.967 r  Inst_VGA/vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.967    Inst_VGA/vga_red__7[0]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 2.605ns (44.670%)  route 3.227ns (55.330%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 r  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 r  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          1.098     4.843    Inst_VGA/vga_red16_out
    SLICE_X86Y141        LUT4 (Prop_lut4_I0_O)        0.152     4.995 r  Inst_VGA/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.995    Inst_VGA/vga_red__7[1]
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X86Y141        FDRE                                         r  Inst_VGA/vga_red_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X86Y141        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.577ns (46.265%)  route 2.993ns (53.735%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.733 r  Inst_VGA/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.733    Inst_VGA/vga_green__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.032     8.362    Inst_VGA/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.577ns (46.444%)  route 2.972ns (53.556%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.712 r  Inst_VGA/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.712    Inst_VGA/vga_blue__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.577ns (46.485%)  route 2.967ns (53.515%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.707 r  Inst_VGA/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.707    Inst_VGA/vga_blue__7[1]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.031     8.361    Inst_VGA/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.577ns (46.518%)  route 2.963ns (53.482%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.124     4.703 r  Inst_VGA/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.703    Inst_VGA/vga_blue__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.029     8.359    Inst_VGA/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.606ns (46.722%)  route 2.972ns (53.278%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.843     4.588    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.153     4.741 r  Inst_VGA/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.741    Inst_VGA/vga_green__7[2]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[2]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.570ns (46.197%)  route 2.993ns (53.803%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.864     4.609    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.117     4.726 r  Inst_VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.726    Inst_VGA/vga_green__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.572ns (46.437%)  route 2.967ns (53.563%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.838     4.583    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.119     4.702 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.702    Inst_VGA/vga_blue__7[3]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 Inst_FruitCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.571ns (46.460%)  route 2.963ns (53.540%))
  Logic Levels:           6  (CARRY4=3 LUT4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.837 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.703    -0.837    Inst_FruitCtl/clk_100MHz_o
    SLICE_X79Y139        FDRE                                         r  Inst_FruitCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  Inst_FruitCtl/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.624     0.243    Inst_FruitCtl/x_pos_reg[11]_0[1]
    SLICE_X81Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.899 r  Inst_FruitCtl/i__carry_i_7__5/CO[3]
                         net (fo=1, routed)           0.000     0.899    Inst_FruitCtl/i__carry_i_7__5_n_0
    SLICE_X81Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.121 r  Inst_FruitCtl/i__carry__0_i_5__1/O[0]
                         net (fo=2, routed)           0.812     1.933    Inst_FruitCtl/Inst_VGA/plusOp0_out[10]
    SLICE_X81Y137        LUT4 (Prop_lut4_I0_O)        0.299     2.232 r  Inst_FruitCtl/i__carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     2.232    Inst_VGA/vga_red_reg[3]_i_4_1[1]
    SLICE_X81Y137        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.723 f  Inst_VGA/leqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.693     3.416    Inst_VGA/leqOp2_in
    SLICE_X81Y142        LUT4 (Prop_lut4_I2_O)        0.329     3.745 f  Inst_VGA/vga_red_reg[3]_i_4/O
                         net (fo=12, routed)          0.834     4.579    Inst_VGA/vga_red16_out
    SLICE_X89Y142        LUT4 (Prop_lut4_I3_O)        0.118     4.697 r  Inst_VGA/vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.697    Inst_VGA/vga_green__7[0]
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         1.595     7.837    Inst_VGA/clk_100MHz_o
    SLICE_X89Y142        FDRE                                         r  Inst_VGA/vga_green_reg_reg[0]/C
                         clock pessimism              0.560     8.397    
                         clock uncertainty           -0.067     8.330    
    SLICE_X89Y142        FDRE (Setup_fdre_C_D)        0.075     8.405    Inst_VGA/vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/acl_red_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.600    -0.564    Inst_VGA/Inst_AccelDisplay/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/Inst_AccelDisplay/color_out_reg_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.367    Inst_VGA/acl_red[3]
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y145        FDRE                                         r  Inst_VGA/acl_red_dly_reg[3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.075    -0.422    Inst_VGA/acl_red_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[6]_inv/Q
                         net (fo=1, routed)           0.102    -0.327    Inst_AccelerometerConv/D[6]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[6]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.072    -0.417    Inst_AccelerometerConv/acl_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.594    -0.570    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X83Y132        FDSE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP_reg[2]_inv/Q
                         net (fo=1, routed)           0.101    -0.328    Inst_AccelerometerConv/D[2]
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.863    -0.809    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X85Y132        FDRE                                         r  Inst_AccelerometerConv/acl_x_reg[2]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.070    -0.419    Inst_AccelerometerConv/acl_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.587    -0.577    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X85Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.326    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg_n_0_[0]
    SLICE_X84Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1_n_0
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.855    -0.817    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X84Y124        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
                         clock pessimism              0.253    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.120    -0.377    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/acl_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.597    -0.567    Inst_AccelerometerCtl/Accel_Calculation/clk_100MHz_o
    SLICE_X87Y134        FDRE                                         r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.316    Inst_AccelerometerConv/acl_y_reg[8]_0[6]
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.867    -0.805    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X87Y135        FDRE                                         r  Inst_AccelerometerConv/acl_y_reg[6]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.067    -0.485    
    SLICE_X87Y135        FDRE (Hold_fdre_C_D)         0.070    -0.415    Inst_AccelerometerConv/acl_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.589    -0.575    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X89Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[7][2]/Q
                         net (fo=2, routed)           0.066    -0.368    Inst_AccelerometerCtl/ADXL_Control/in[2]
    SLICE_X88Y126        LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.323    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM[0]_i_4_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.258 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.258    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_5
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.857    -0.815    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X88Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]/C
                         clock pessimism              0.253    -0.562    
                         clock uncertainty            0.067    -0.495    
    SLICE_X88Y126        FDRE (Hold_fdre_C_D)         0.134    -0.361    Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.591    -0.573    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X86Y127        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.309    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg__0[5]
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.860    -0.812    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X87Y128        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.067    -0.492    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.075    -0.417    Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.371%)  route 0.118ns (45.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.582    -0.582    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X79Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/Q
                         net (fo=2, routed)           0.118    -0.323    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[2]
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.852    -0.820    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_100MHz_o
    SLICE_X81Y126        FDRE                                         r  Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.067    -0.478    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.047    -0.431    Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.588    -0.576    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X82Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDSE (Prop_fdse_C_Q)         0.141    -0.435 r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.118    -0.317    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1]_6[1]
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.856    -0.816    Inst_AccelerometerCtl/ADXL_Control/clk_100MHz_o
    SLICE_X83Y123        FDSE                                         r  Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X83Y123        FDSE (Hold_fdse_C_D)         0.070    -0.426    Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Inst_AccelerometerConv/counter_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_AccelerometerConv/counter_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.395ns (63.109%)  route 0.231ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.595    -0.569    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y149        FDSE                                         r  Inst_AccelerometerConv/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  Inst_AccelerometerConv/counter_reg[21]/Q
                         net (fo=2, routed)           0.230    -0.198    Inst_AccelerometerConv/counter_reg[21]
    SLICE_X79Y149        LUT1 (Prop_lut1_I0_O)        0.045    -0.153 r  Inst_AccelerometerConv/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.153    Inst_AccelerometerConv/counter[20]_i_4_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.002 r  Inst_AccelerometerConv/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.003    Inst_AccelerometerConv/counter_reg[20]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.057 r  Inst_AccelerometerConv/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.057    Inst_AccelerometerConv/counter_reg[24]_i_1_n_7
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=494, routed)         0.942    -0.731    Inst_AccelerometerConv/clk_100MHz_o
    SLICE_X79Y150        FDSE                                         r  Inst_AccelerometerConv/counter_reg[24]/C
                         clock pessimism              0.504    -0.227    
                         clock uncertainty            0.067    -0.159    
    SLICE_X79Y150        FDSE (Hold_fdse_C_D)         0.105    -0.054    Inst_AccelerometerConv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.111    





