module SignExtend8(in, out);
input [7:0] in;
output [15:0] out;

assign out[7:0] = in;
assign out[8] = in[7];
assign out[9] = in[7];
assign out[10] = in[7];
assign out[11] = in[7];
assign out[12] = in[7];
assign out[13] = in[7];
assign out[14] = in[7];
assign out[15] = in[7];

endmodule
