vhdl work "C:\Users\mgala\Documents\Xilinx Projects\LAB01_PART_B\Half_Adder.vhd"
