Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 31 20:01:54 2020
| Host         : DESKTOP-2O9T882 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab9_timing_summary_routed.rpt -pb top_lab9_timing_summary_routed.pb -rpx top_lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.289        0.000                      0                    8        0.445        0.000                      0                    8        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.289        0.000                      0                    8        0.445        0.000                      0                    8        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.887ns (50.574%)  route 1.844ns (49.426%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.461     6.046    r1/Q[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.170 r  r1/__5_carry_i_3/O
                         net (fo=1, routed)           0.000     6.170    alu1/S[1]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.703    alu1/__5_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.018 r  alu1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.586     7.604    r1/data0[7]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.307     7.911 r  r1/Q[7]_i_2/O
                         net (fo=1, routed)           0.797     8.708    r1/Q[7]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.860 r  r1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     8.860    r2/D[7]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.497    14.838    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[7]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y78         FDCE (Setup_fdce_C_D)        0.075    15.150    r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.682ns (45.246%)  route 2.035ns (54.754%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.461     6.046    r1/Q[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.170 r  r1/__5_carry_i_3/O
                         net (fo=1, routed)           0.000     6.170    alu1/S[1]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.813 r  alu1/__5_carry/O[3]
                         net (fo=1, routed)           0.766     7.579    r1/data0[3]
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.307     7.886 r  r1/Q[3]_i_2/O
                         net (fo=1, routed)           0.808     8.694    r1/Q[3]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.152     8.846 r  r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.846    r2/D[3]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.492    14.833    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[3]/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y75         FDCE (Setup_fdce_C_D)        0.075    15.145    r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.866ns (52.780%)  route 1.669ns (47.220%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.461     6.046    r1/Q[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.170 r  r1/__5_carry_i_3/O
                         net (fo=1, routed)           0.000     6.170    alu1/S[1]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.703    alu1/__5_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.026 r  alu1/__5_carry__0/O[1]
                         net (fo=1, routed)           0.411     7.437    r1/data0[5]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.306     7.743 r  r1/Q[5]_i_2/O
                         net (fo=1, routed)           0.797     8.540    r1/Q[5]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.124     8.664 r  r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.664    r2/D[5]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.497    14.838    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[5]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y78         FDCE (Setup_fdce_C_D)        0.031    15.106    r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.751ns (50.431%)  route 1.721ns (49.569%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.461     6.046    r1/Q[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.170 r  r1/__5_carry_i_3/O
                         net (fo=1, routed)           0.000     6.170    alu1/S[1]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.703    alu1/__5_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.922 r  alu1/__5_carry__0/O[0]
                         net (fo=1, routed)           0.625     7.548    r1/data0[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.295     7.843 r  r1/Q[4]_i_2/O
                         net (fo=1, routed)           0.634     8.477    r1/Q[4]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.124     8.601 r  r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.601    r2/D[4]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.497    14.838    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[4]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y78         FDCE (Setup_fdce_C_D)        0.029    15.104    r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 1.583ns (52.606%)  route 1.426ns (47.394%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.461     6.046    r1/Q[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.170 r  r1/__5_carry_i_3/O
                         net (fo=1, routed)           0.000     6.170    alu1/S[1]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.748 r  alu1/__5_carry/O[2]
                         net (fo=1, routed)           0.408     7.156    r1/data0[2]
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.301     7.457 r  r1/Q[2]_i_2/O
                         net (fo=1, routed)           0.557     8.014    r1/Q[2]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.124     8.138 r  r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.138    r2/D[2]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.492    14.833    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[2]/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y75         FDCE (Setup_fdce_C_D)        0.031    15.101    r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.772ns (58.169%)  route 1.274ns (41.831%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.461     6.046    r1/Q[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.170 r  r1/__5_carry_i_3/O
                         net (fo=1, routed)           0.000     6.170    alu1/S[1]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.703 r  alu1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.703    alu1/__5_carry_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.942 r  alu1/__5_carry__0/O[2]
                         net (fo=1, routed)           0.408     7.350    r1/data0[6]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.301     7.651 r  r1/Q[6]_i_2/O
                         net (fo=1, routed)           0.405     8.056    r1/Q[6]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.119     8.175 r  r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.175    r2/D[6]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.497    14.838    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[6]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y78         FDCE (Setup_fdce_C_D)        0.075    15.150    r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.463ns (50.660%)  route 1.425ns (49.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.301     5.885    alu1/S[0]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.436 r  alu1/__5_carry/O[1]
                         net (fo=1, routed)           0.550     6.987    r1/data0[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.306     7.293 r  r1/Q[1]_i_2/O
                         net (fo=1, routed)           0.574     7.867    r1/Q[1]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.150     8.017 r  r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.017    r2/D[1]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.492    14.833    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[1]/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y75         FDCE (Setup_fdce_C_D)        0.075    15.145    r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.251ns (48.519%)  route 1.327ns (51.481%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.608     5.129    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.301     5.885    alu1/S[0]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.261 r  alu1/__5_carry/O[0]
                         net (fo=1, routed)           0.625     6.887    r1/data0[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.295     7.182 r  r1/Q[0]_i_2/O
                         net (fo=1, routed)           0.401     7.583    r1/Q[0]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.124     7.707 r  r1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     7.707    r2/D[0]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.492    14.833    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[0]/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y75         FDCE (Setup_fdce_C_D)        0.029    15.099    r2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.162%)  route 0.317ns (57.838%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.464    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  r1/Q_reg[0]/Q
                         net (fo=3, routed)           0.182     1.787    r1/Q[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  r1/Q[0]_i_2/O
                         net (fo=1, routed)           0.135     1.967    r1/Q[0]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.012 r  r1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    r2/D[0]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.975    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.091     1.567    r2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 r1/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.235ns (38.028%)  route 0.383ns (61.972%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.466    r1/CLK
    SLICE_X65Y77         FDCE                                         r  r1/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  r1/Q_reg[6]/Q
                         net (fo=3, routed)           0.246     1.853    r1/Q[6]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  r1/Q[6]_i_2/O
                         net (fo=1, routed)           0.137     2.035    r1/Q[6]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.049     2.084 r  r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.084    r2/D[6]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     1.979    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[6]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.107     1.587    r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.231ns (37.026%)  route 0.393ns (62.974%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.466    r1/CLK
    SLICE_X65Y77         FDCE                                         r  r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  r1/Q_reg[4]/Q
                         net (fo=3, routed)           0.182     1.789    r1/Q[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  r1/Q[4]_i_2/O
                         net (fo=1, routed)           0.211     2.045    r1/Q[4]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.045     2.090 r  r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.090    r2/D[4]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     1.979    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.091     1.571    r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.230ns (33.500%)  route 0.457ns (66.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.466    r1/CLK
    SLICE_X65Y77         FDCE                                         r  r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  r1/Q_reg[7]/Q
                         net (fo=3, routed)           0.184     1.791    r1/Q[7]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  r1/Q[7]_i_2/O
                         net (fo=1, routed)           0.273     2.109    r1/Q[7]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.044     2.153 r  r1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.153    r2/D[7]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     1.979    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[7]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.107     1.587    r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.231ns (34.443%)  route 0.440ns (65.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.464    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  r1/Q_reg[2]/Q
                         net (fo=3, routed)           0.243     1.849    r1/Q[2]
    SLICE_X65Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  r1/Q[2]_i_2/O
                         net (fo=1, routed)           0.196     2.090    r1/Q[2]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.135    r2/D[2]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.975    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.092     1.568    r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.231ns (33.547%)  route 0.458ns (66.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.464    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  r1/Q_reg[3]/Q
                         net (fo=3, routed)           0.184     1.789    r1/Q[3]
    SLICE_X65Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  r1/Q[3]_i_2/O
                         net (fo=1, routed)           0.274     2.108    r1/Q[3]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.153 r  r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.153    r2/D[3]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.975    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[3]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.107     1.583    r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 r1/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.231ns (30.778%)  route 0.520ns (69.222%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.466    r1/CLK
    SLICE_X65Y77         FDCE                                         r  r1/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  r1/Q_reg[5]/Q
                         net (fo=3, routed)           0.245     1.852    r1/Q[5]
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  r1/Q[5]_i_2/O
                         net (fo=1, routed)           0.275     2.172    r1/Q[5]_i_2_n_0
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.045     2.217 r  r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.217    r2/D[5]
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     1.979    r2/CLK
    SLICE_X65Y78         FDCE                                         r  r2/Q_reg[5]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.092     1.572    r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.406ns (44.006%)  route 0.517ns (55.994%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.581     1.464    r1/CLK
    SLICE_X65Y76         FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  r1/Q_reg[1]/Q
                         net (fo=3, routed)           0.151     1.757    r1/Q[1]
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  r1/__5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.802    alu1/S[1]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.868 r  alu1/__5_carry/O[1]
                         net (fo=1, routed)           0.176     2.044    r1/data0[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.108     2.152 r  r1/Q[1]_i_2/O
                         net (fo=1, routed)           0.189     2.341    r1/Q[1]_i_2_n_0
    SLICE_X65Y75         LUT3 (Prop_lut3_I2_O)        0.046     2.387 r  r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.387    r2/D[1]
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.847     1.975    r2/CLK
    SLICE_X65Y75         FDCE                                         r  r2/Q_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.107     1.583    r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.804    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76   r1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76   r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76   r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76   r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   r1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y75   r2/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   r2/Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   r2/Q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   r2/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   r2/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   r1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   r1/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   r2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   r2/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   r2/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y75   r2/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76   r1/Q_reg[2]/C



