<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/impl/gwsynthesis/DDS_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/pol/Documents/KMITL/year3/project1/DDS_project/02_gowin/DDS_project/src/DDS_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul  5 14:15:00 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1640</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>701</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>258</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>input_clk_27M</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>input_clk_27M_ibuf/I </td>
</tr>
<tr>
<td>fg_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0/Q </td>
</tr>
<tr>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>input_clk_27M_ibuf/I</td>
<td>input_clk_27M</td>
<td>PLL_module/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>input_clk_27M</td>
<td>27.000(MHz)</td>
<td>69.712(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>fg_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">32.305(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>508.769(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>input_clk_27M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>input_clk_27M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fg_clk</td>
<td>Setup</td>
<td>-161.945</td>
<td>16</td>
</tr>
<tr>
<td>fg_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.955</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_0_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.882</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_14_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.804</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_8_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.404</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.507</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_9_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.482</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_12_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.082</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-10.331</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_13_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-10.187</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_11_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.787</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-10.093</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_4_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-10.093</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_10_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-10.063</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_1_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.663</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-10.000</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_3_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.857</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_2_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.820</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_5_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.331</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_6_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.331</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/counter_Enable_7_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.207</td>
<td>SAMP_module/Mode_2_s0/Q</td>
<td>SAMP_module/Enable_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.807</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.671</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>STEP_BTN_module/IntBTN_s0/CE</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>3.323</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.671</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>MODE_BTN_module/IntBTN_s0/CE</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>3.323</td>
</tr>
<tr>
<td>19</td>
<td>0.986</td>
<td>CLK_DIV_module/n7_s2/I0</td>
<td>CLK_DIV_module/Fg_CLK_s0/D</td>
<td>fg_clk:[F]</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>-1.690</td>
<td>1.107</td>
</tr>
<tr>
<td>20</td>
<td>2.101</td>
<td>lookup_module/rom_module/prom_inst_3/DO[3]</td>
<td>OSC_module/out1_26_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.499</td>
</tr>
<tr>
<td>21</td>
<td>2.378</td>
<td>lookup_module/rom_module/prom_inst_3/DO[3]</td>
<td>OSC_module/out1_27_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.222</td>
</tr>
<tr>
<td>22</td>
<td>3.020</td>
<td>lookup_module/rom_module/prom_inst_3/DO[3]</td>
<td>OSC_module/out1_31_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.580</td>
</tr>
<tr>
<td>23</td>
<td>3.020</td>
<td>lookup_module/rom_module/prom_inst_3/DO[3]</td>
<td>OSC_module/out1_30_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.580</td>
</tr>
<tr>
<td>24</td>
<td>3.199</td>
<td>lookup_module/rom_module/prom_inst_3/DO[3]</td>
<td>OSC_module/out1_24_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.401</td>
</tr>
<tr>
<td>25</td>
<td>3.230</td>
<td>lookup_module/rom_module/prom_inst_3/DO[3]</td>
<td>OSC_module/out1_28_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.370</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.935</td>
<td>CLK_DIV_module/n7_s2/I0</td>
<td>CLK_DIV_module/Fg_CLK_s0/D</td>
<td>fg_clk:[R]</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.726</td>
</tr>
<tr>
<td>2</td>
<td>0.447</td>
<td>ROTARY_module/Address_4_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_1/AD[7]</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>3</td>
<td>0.687</td>
<td>ROTARY_module/Address_8_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/AD[11]</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>4</td>
<td>0.688</td>
<td>ROTARY_module/Address_5_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_1/AD[8]</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.842</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>RESETGEN_module/rStartupCnt_3_s1/Q</td>
<td>RESETGEN_module/rStartupCnt_3_s1/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>RESETGEN_module/rHoldCnt_1_s0/Q</td>
<td>RESETGEN_module/rHoldCnt_1_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>RESETGEN_module/rExtIgnoreCnt_0_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_0_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>RESETGEN_module/rExtIgnoreCnt_4_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_4_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>ROTARY_module/counter_4_s0/Q</td>
<td>ROTARY_module/counter_4_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>ROTARY_module/counter_5_s0/Q</td>
<td>ROTARY_module/counter_5_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>SAMP_module/counter_Ready_0_s3/Q</td>
<td>SAMP_module/counter_Ready_0_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>SAMP_module/counter_Ready_3_s1/Q</td>
<td>SAMP_module/counter_Ready_3_s1/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_15_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_15_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/Q</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/D</td>
<td>input_clk_27M:[R]</td>
<td>input_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>OSC_module/out2_8_s3/Q</td>
<td>OSC_module/out2_8_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>OSC_module/out2_28_s3/Q</td>
<td>OSC_module/out2_28_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>OSC_module/out2_30_s3/Q</td>
<td>OSC_module/out2_30_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>ROTARY_module/counter_2_s0/Q</td>
<td>ROTARY_module/counter_2_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>ROTARY_module/counter_3_s0/Q</td>
<td>ROTARY_module/counter_3_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>ROTARY_module/counter_11_s0/Q</td>
<td>ROTARY_module/counter_11_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>ROTARY_module/counter_18_s0/Q</td>
<td>ROTARY_module/counter_18_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>ROTARY_module/counter_21_s0/Q</td>
<td>ROTARY_module/counter_21_s0/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>SAMP_module/counter_Ready_5_s3/Q</td>
<td>SAMP_module/counter_Ready_5_s3/D</td>
<td>fg_clk:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.869</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_5/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.869</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_4/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.869</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_3/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.869</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_2/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.869</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_1/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.869</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.719</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>OSC_module/c_63_s1/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.707</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.741</td>
<td>1.015</td>
<td>4.359</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.045</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.231</td>
<td>2.859</td>
</tr>
<tr>
<td>2</td>
<td>3.701</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_5/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>3</td>
<td>3.701</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_4/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>4</td>
<td>3.701</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_3/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>5</td>
<td>3.701</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_2/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>6</td>
<td>3.701</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_1/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>7</td>
<td>3.701</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>lookup_module/rom_module/prom_inst_0/RESET</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>8</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>9</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>10</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>11</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>12</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>13</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>14</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>15</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>16</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>17</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>18</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>19</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>20</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>21</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>22</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>23</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>24</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
<tr>
<td>25</td>
<td>3.708</td>
<td>RESETGEN_module/rFgRESETn_s0/Q</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
<td>input_clk_27M:[R]</td>
<td>fg_clk:[R]</td>
<td>0.000</td>
<td>0.895</td>
<td>2.859</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>MODE_BTN_module/D2_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>SAMP_module/counter_Ready_1_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>SAMP_module/counter_Ready_6_s4</td>
</tr>
<tr>
<td>6</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>SAMP_module/counter_Ready_5_s3</td>
</tr>
<tr>
<td>7</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>ROTARY_module/count_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>INTERPOLATOR_module/interpOut_buffer_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>INTERPOLATOR_module/interpOut_buffer_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.987</td>
<td>9.237</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>fg_clk</td>
<td>ROTARY_module/count_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>SAMP_module/n126_s3/I1</td>
</tr>
<tr>
<td>31.918</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n126_s3/F</td>
</tr>
<tr>
<td>31.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>SAMP_module/counter_Enable_0_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.603, 51.067%; route: 14.493, 47.433%; tC2Q: 0.458, 1.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.813</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>SAMP_module/n112_s5/I2</td>
</tr>
<tr>
<td>31.845</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n112_s5/F</td>
</tr>
<tr>
<td>31.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>SAMP_module/counter_Enable_14_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>SAMP_module/counter_Enable_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.536, 50.969%; route: 14.488, 47.528%; tC2Q: 0.458, 1.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.668</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>SAMP_module/n118_s8/I0</td>
</tr>
<tr>
<td>31.767</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n118_s8/F</td>
</tr>
<tr>
<td>31.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>SAMP_module/counter_Enable_8_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.603, 51.320%; route: 14.342, 47.172%; tC2Q: 0.458, 1.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.648</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>SAMP_module/n117_s5/I2</td>
</tr>
<tr>
<td>31.470</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n117_s5/F</td>
</tr>
<tr>
<td>31.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>SAMP_module/counter_Enable_9_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>SAMP_module/counter_Enable_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.326, 50.906%; route: 14.323, 47.572%; tC2Q: 0.458, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>SAMP_module/n114_s5/I2</td>
</tr>
<tr>
<td>31.445</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n114_s5/F</td>
</tr>
<tr>
<td>31.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>SAMP_module/counter_Enable_12_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>SAMP_module/counter_Enable_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.130, 50.297%; route: 14.493, 48.179%; tC2Q: 0.458, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.668</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>SAMP_module/n113_s5/I0</td>
</tr>
<tr>
<td>31.294</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n113_s5/F</td>
</tr>
<tr>
<td>31.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>SAMP_module/counter_Enable_13_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>SAMP_module/counter_Enable_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.130, 50.551%; route: 14.342, 47.918%; tC2Q: 0.458, 1.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.328</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>SAMP_module/n115_s5/I0</td>
</tr>
<tr>
<td>31.150</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n115_s5/F</td>
</tr>
<tr>
<td>31.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>SAMP_module/counter_Enable_11_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>SAMP_module/counter_Enable_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.326, 51.453%; route: 14.003, 47.008%; tC2Q: 0.458, 1.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.024</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>SAMP_module/n122_s3/I0</td>
</tr>
<tr>
<td>31.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n122_s3/F</td>
</tr>
<tr>
<td>31.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>SAMP_module/counter_Enable_4_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>SAMP_module/counter_Enable_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.536, 52.323%; route: 13.699, 46.133%; tC2Q: 0.458, 1.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.024</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>SAMP_module/n116_s5/I0</td>
</tr>
<tr>
<td>31.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n116_s5/F</td>
</tr>
<tr>
<td>31.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>SAMP_module/counter_Enable_10_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>SAMP_module/counter_Enable_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.536, 52.323%; route: 13.699, 46.133%; tC2Q: 0.458, 1.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.993</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>SAMP_module/n125_s3/I0</td>
</tr>
<tr>
<td>31.025</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n125_s3/F</td>
</tr>
<tr>
<td>31.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>SAMP_module/counter_Enable_1_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>SAMP_module/counter_Enable_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.536, 52.377%; route: 13.668, 46.077%; tC2Q: 0.458, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.337</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>SAMP_module/n123_s3/I0</td>
</tr>
<tr>
<td>30.963</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n123_s3/F</td>
</tr>
<tr>
<td>30.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>SAMP_module/counter_Enable_3_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>SAMP_module/counter_Enable_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.130, 51.116%; route: 14.012, 47.336%; tC2Q: 0.458, 1.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.998</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>SAMP_module/n124_s3/I2</td>
</tr>
<tr>
<td>30.820</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n124_s3/F</td>
</tr>
<tr>
<td>30.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>SAMP_module/counter_Enable_2_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>SAMP_module/counter_Enable_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.326, 52.030%; route: 13.672, 46.414%; tC2Q: 0.458, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.683</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>SAMP_module/n121_s3/I2</td>
</tr>
<tr>
<td>30.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n121_s3/F</td>
</tr>
<tr>
<td>30.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>SAMP_module/counter_Enable_5_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>SAMP_module/counter_Enable_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.603, 53.037%; route: 13.358, 45.405%; tC2Q: 0.458, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.194</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/n120_s3/I0</td>
</tr>
<tr>
<td>30.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n120_s3/F</td>
</tr>
<tr>
<td>30.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/counter_Enable_6_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>SAMP_module/counter_Enable_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.603, 53.934%; route: 12.869, 44.482%; tC2Q: 0.458, 1.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Enable_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>29.194</td>
<td>0.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/n119_s36/I0</td>
</tr>
<tr>
<td>30.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n119_s36/F</td>
</tr>
<tr>
<td>30.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Enable_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/counter_Enable_7_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>SAMP_module/counter_Enable_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.603, 53.934%; route: 12.869, 44.482%; tC2Q: 0.458, 1.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/Mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/Enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>SAMP_module/Mode_2_s0/CLK</td>
</tr>
<tr>
<td>1.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/Mode_2_s0/Q</td>
</tr>
<tr>
<td>4.137</td>
<td>2.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>SAMP_module/n86_s8/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n86_s8/F</td>
</tr>
<tr>
<td>6.530</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][A]</td>
<td>SAMP_module/n131_s1/A[0]</td>
</tr>
<tr>
<td>6.795</td>
<td>0.265</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n131_s1/DOUT[29]</td>
</tr>
<tr>
<td>9.702</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[1][B]</td>
<td>SAMP_module/n179_s1/B[29]</td>
</tr>
<tr>
<td>9.985</td>
<td>0.282</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n179_s1/DOUT[1]</td>
</tr>
<tr>
<td>12.100</td>
<td>2.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>SAMP_module/n110_s109/I1</td>
</tr>
<tr>
<td>13.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s109/F</td>
</tr>
<tr>
<td>13.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>SAMP_module/n110_s117/I3</td>
</tr>
<tr>
<td>13.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s117/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>SAMP_module/n110_s116/I1</td>
</tr>
<tr>
<td>14.591</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s116/F</td>
</tr>
<tr>
<td>15.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>SAMP_module/n110_s115/I1</td>
</tr>
<tr>
<td>16.456</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s115/F</td>
</tr>
<tr>
<td>16.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>SAMP_module/n110_s113/I1</td>
</tr>
<tr>
<td>17.907</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s113/F</td>
</tr>
<tr>
<td>17.912</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>SAMP_module/n110_s112/I1</td>
</tr>
<tr>
<td>18.973</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s112/F</td>
</tr>
<tr>
<td>19.392</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>SAMP_module/n110_s110/I1</td>
</tr>
<tr>
<td>20.491</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s110/F</td>
</tr>
<tr>
<td>20.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>SAMP_module/n110_s107/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s107/F</td>
</tr>
<tr>
<td>21.541</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>SAMP_module/n110_s105/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s105/F</td>
</tr>
<tr>
<td>22.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SAMP_module/n110_s102/I1</td>
</tr>
<tr>
<td>23.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s102/F</td>
</tr>
<tr>
<td>23.473</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>SAMP_module/n110_s95/I1</td>
</tr>
<tr>
<td>24.295</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s95/F</td>
</tr>
<tr>
<td>24.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>SAMP_module/n110_s91/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s91/F</td>
</tr>
<tr>
<td>26.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>SAMP_module/n110_s88/I1</td>
</tr>
<tr>
<td>26.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s88/F</td>
</tr>
<tr>
<td>28.051</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>SAMP_module/n110_s85/I2</td>
</tr>
<tr>
<td>29.112</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">SAMP_module/n110_s85/F</td>
</tr>
<tr>
<td>30.170</td>
<td>1.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">SAMP_module/Enable_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/Enable_s0/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>SAMP_module/Enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.466, 50.218%; route: 13.882, 48.191%; tC2Q: 0.458, 1.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>264.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>STEP_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>264.960</td>
<td>2.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td style=" font-weight:bold;">STEP_BTN_module/IntBTN_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][B]</td>
<td>STEP_BTN_module/IntBTN_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>STEP_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[2][B]</td>
<td>STEP_BTN_module/IntBTN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.865, 86.208%; tC2Q: 0.458, 13.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>264.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MODE_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>264.960</td>
<td>2.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" font-weight:bold;">MODE_BTN_module/IntBTN_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>MODE_BTN_module/IntBTN_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>MODE_BTN_module/IntBTN_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>MODE_BTN_module/IntBTN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.865, 86.208%; tC2Q: 0.458, 13.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>271.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>272.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.000</td>
<td>270.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>270.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV_module/n7_s2/I0</td>
</tr>
<tr>
<td>271.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n7_s2/F</td>
</tr>
<tr>
<td>271.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.833</td>
<td>270.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>272.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_L</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>272.524</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>272.494</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>272.094</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 99.260%; route: 0.000, 0.000%; tC2Q: 0.008, 0.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[3]</td>
</tr>
<tr>
<td>6.611</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>OSC_module/n287_s2/I0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>9.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.028</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.451</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.076</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.497</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.596</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.733</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>OSC_module/n266_s2/I3</td>
</tr>
<tr>
<td>15.359</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s2/F</td>
</tr>
<tr>
<td>16.658</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>OSC_module/n271_s1/I1</td>
</tr>
<tr>
<td>17.757</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">OSC_module/n271_s1/F</td>
</tr>
<tr>
<td>17.762</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>OSC_module/n271_s0/I1</td>
</tr>
<tr>
<td>18.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n271_s0/F</td>
</tr>
<tr>
<td>18.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" font-weight:bold;">OSC_module/out1_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>OSC_module/out1_26_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[2][B]</td>
<td>OSC_module/out1_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.403, 48.020%; route: 5.636, 32.208%; tC2Q: 3.460, 19.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[3]</td>
</tr>
<tr>
<td>6.611</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>OSC_module/n287_s2/I0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>9.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.028</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.451</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.076</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.497</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.596</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.733</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>OSC_module/n266_s2/I3</td>
</tr>
<tr>
<td>15.359</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s2/F</td>
</tr>
<tr>
<td>16.658</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>OSC_module/n270_s1/I0</td>
</tr>
<tr>
<td>17.757</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">OSC_module/n270_s1/F</td>
</tr>
<tr>
<td>17.762</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>OSC_module/n270_s0/I1</td>
</tr>
<tr>
<td>18.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n270_s0/F</td>
</tr>
<tr>
<td>18.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>OSC_module/out1_27_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[2][A]</td>
<td>OSC_module/out1_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.126, 47.184%; route: 5.636, 32.726%; tC2Q: 3.460, 20.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[3]</td>
</tr>
<tr>
<td>6.611</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>OSC_module/n287_s2/I0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>9.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.028</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.451</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.076</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.497</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.596</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.733</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>OSC_module/n266_s2/I3</td>
</tr>
<tr>
<td>15.359</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s2/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>OSC_module/n266_s1/I2</td>
</tr>
<tr>
<td>16.480</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>OSC_module/n266_s0/I2</td>
</tr>
<tr>
<td>17.942</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s0/F</td>
</tr>
<tr>
<td>17.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>OSC_module/out1_31_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>OSC_module/out1_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.862, 47.419%; route: 5.258, 31.712%; tC2Q: 3.460, 20.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[3]</td>
</tr>
<tr>
<td>6.611</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>OSC_module/n287_s2/I0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>9.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.028</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.451</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.076</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.497</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.596</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.733</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>OSC_module/n266_s2/I3</td>
</tr>
<tr>
<td>15.359</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s2/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>OSC_module/n266_s1/I2</td>
</tr>
<tr>
<td>16.480</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>OSC_module/n267_s0/I2</td>
</tr>
<tr>
<td>17.942</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">OSC_module/n267_s0/F</td>
</tr>
<tr>
<td>17.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">OSC_module/out1_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>OSC_module/out1_30_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>OSC_module/out1_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.862, 47.419%; route: 5.258, 31.712%; tC2Q: 3.460, 20.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[3]</td>
</tr>
<tr>
<td>6.611</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>OSC_module/n287_s2/I0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>9.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.028</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.451</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.076</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.497</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.596</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>16.033</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>OSC_module/n273_s1/I0</td>
</tr>
<tr>
<td>17.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n273_s1/F</td>
</tr>
<tr>
<td>17.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>OSC_module/n273_s0/I1</td>
</tr>
<tr>
<td>17.763</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" background: #97FFFF;">OSC_module/n273_s0/F</td>
</tr>
<tr>
<td>17.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" font-weight:bold;">OSC_module/out1_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>OSC_module/out1_24_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>OSC_module/out1_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.304, 44.534%; route: 5.637, 34.370%; tC2Q: 3.460, 21.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out1_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/DO[3]</td>
</tr>
<tr>
<td>6.611</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>OSC_module/n287_s2/I0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n287_s2/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>OSC_module/n284_s2/I3</td>
</tr>
<tr>
<td>9.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n284_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>OSC_module/n281_s2/I3</td>
</tr>
<tr>
<td>11.028</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n281_s2/F</td>
</tr>
<tr>
<td>11.451</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>OSC_module/n278_s2/I3</td>
</tr>
<tr>
<td>12.076</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n278_s2/F</td>
</tr>
<tr>
<td>12.497</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>OSC_module/n275_s2/I3</td>
</tr>
<tr>
<td>13.596</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">OSC_module/n275_s2/F</td>
</tr>
<tr>
<td>13.618</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>OSC_module/n272_s2/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n272_s2/F</td>
</tr>
<tr>
<td>14.733</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>OSC_module/n266_s2/I3</td>
</tr>
<tr>
<td>15.359</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s2/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>OSC_module/n266_s1/I2</td>
</tr>
<tr>
<td>16.480</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n266_s1/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/n269_s0/I2</td>
</tr>
<tr>
<td>17.732</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">OSC_module/n269_s0/F</td>
</tr>
<tr>
<td>17.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" font-weight:bold;">OSC_module/out1_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/out1_28_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[2][A]</td>
<td>OSC_module/out1_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.652, 46.744%; route: 5.258, 32.119%; tC2Q: 3.460, 21.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>500.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_DIV_module/n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>500.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV_module/n7_s2/I0</td>
</tr>
<tr>
<td>500.726</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n7_s2/F</td>
</tr>
<tr>
<td>500.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>501.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_L</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>501.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>501.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>501.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td>ROTARY_module/Address_4_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C38[2][B]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_4_s0/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_1/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.121</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>ROTARY_module/Address_8_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C41[2][B]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_8_s0/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.121</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.354%; tC2Q: 0.333, 39.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/Address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>ROTARY_module/Address_5_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C38[2][A]</td>
<td style=" font-weight:bold;">ROTARY_module/Address_5_s0/Q</td>
</tr>
<tr>
<td>1.809</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_1/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.121</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 60.409%; tC2Q: 0.333, 39.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rStartupCnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rStartupCnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>RESETGEN_module/rStartupCnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rStartupCnt_3_s1/Q</td>
</tr>
<tr>
<td>2.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>RESETGEN_module/n9_s2/I3</td>
</tr>
<tr>
<td>2.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n9_s2/F</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rStartupCnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>RESETGEN_module/rStartupCnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>RESETGEN_module/rStartupCnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>RESETGEN_module/n134_s3/I1</td>
</tr>
<tr>
<td>2.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n134_s3/F</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rHoldCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>RESETGEN_module/rHoldCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>RESETGEN_module/n102_s1/I1</td>
</tr>
<tr>
<td>2.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n102_s1/F</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_4_s0/Q</td>
</tr>
<tr>
<td>2.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>RESETGEN_module/n52_s3/I3</td>
</tr>
<tr>
<td>2.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n52_s3/F</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_21_s0/Q</td>
</tr>
<tr>
<td>2.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>RESETGEN_module/n35_s3/I3</td>
</tr>
<tr>
<td>2.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n35_s3/F</td>
</tr>
<tr>
<td>2.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>ROTARY_module/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_4_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>ROTARY_module/n372_s2/I2</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n372_s2/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>ROTARY_module/counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>ROTARY_module/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>ROTARY_module/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C39[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>ROTARY_module/n371_s2/I1</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n371_s2/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>ROTARY_module/counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C39[1][A]</td>
<td>ROTARY_module/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/counter_Ready_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Ready_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>SAMP_module/counter_Ready_0_s3/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C22[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Ready_0_s3/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>SAMP_module/n167_s5/I3</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n167_s5/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Ready_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>SAMP_module/counter_Ready_0_s3/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>SAMP_module/counter_Ready_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/counter_Ready_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Ready_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>SAMP_module/counter_Ready_3_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C23[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Ready_3_s1/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>SAMP_module/n164_s2/I3</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n164_s2/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Ready_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>SAMP_module/counter_Ready_3_s1/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C23[1][A]</td>
<td>SAMP_module/counter_Ready_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>RESETGEN_module/n55_s3/I1</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n55_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_15_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>RESETGEN_module/n41_s3/I0</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n41_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_20_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>RESETGEN_module/n36_s3/I2</td>
</tr>
<tr>
<td>2.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">RESETGEN_module/n36_s3/F</td>
</tr>
<tr>
<td>2.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rExtIgnoreCnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>RESETGEN_module/rExtIgnoreCnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>OSC_module/out2_8_s3/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_8_s3/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>OSC_module/n389_s4/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" background: #97FFFF;">OSC_module/n389_s4/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>OSC_module/out2_8_s3/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>OSC_module/out2_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_28_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_28_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>OSC_module/out2_28_s3/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_28_s3/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>OSC_module/n369_s4/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n369_s4/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_28_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>OSC_module/out2_28_s3/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>OSC_module/out2_28_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>OSC_module/out2_30_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/out2_30_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>OSC_module/out2_30_s3/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_30_s3/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>OSC_module/n367_s4/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">OSC_module/n367_s4/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">OSC_module/out2_30_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>OSC_module/out2_30_s3/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>OSC_module/out2_30_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>ROTARY_module/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C42[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>ROTARY_module/n374_s4/I1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n374_s4/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>ROTARY_module/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>ROTARY_module/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>ROTARY_module/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>ROTARY_module/n373_s2/I3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n373_s2/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>ROTARY_module/counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>ROTARY_module/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>ROTARY_module/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C40[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_11_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>ROTARY_module/n365_s2/I1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n365_s2/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>ROTARY_module/counter_11_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>ROTARY_module/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>ROTARY_module/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_18_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>ROTARY_module/n358_s2/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n358_s2/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>ROTARY_module/counter_18_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>ROTARY_module/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>ROTARY_module/counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROTARY_module/counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>ROTARY_module/counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_21_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>ROTARY_module/n355_s2/I0</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">ROTARY_module/n355_s2/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td style=" font-weight:bold;">ROTARY_module/counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>ROTARY_module/counter_21_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>ROTARY_module/counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>SAMP_module/counter_Ready_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>SAMP_module/counter_Ready_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fg_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>SAMP_module/counter_Ready_5_s3/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Ready_5_s3/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>SAMP_module/n162_s4/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" background: #97FFFF;">SAMP_module/n162_s4/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">SAMP_module/counter_Ready_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>SAMP_module/counter_Ready_5_s3/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>SAMP_module/counter_Ready_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td>261.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td>261.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td>261.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td>261.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td>261.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td>261.127</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSC_module/c_63_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>DSP_R19[3]</td>
<td style=" font-weight:bold;">OSC_module/c_63_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>OSC_module/c_63_s1/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSC_module/c_63_s1</td>
</tr>
<tr>
<td>261.277</td>
<td>-0.056</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3]</td>
<td>OSC_module/c_63_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[B]</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[B]</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT37[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[A]</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT37[A]</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT12[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>261.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>260.241</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>261.637</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>262.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>262.435</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>263.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>265.996</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.000</td>
<td>260.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>260.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>261.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>261.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td>261.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.291%; route: 1.396, 58.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 25.213%; route: 2.801, 64.272%; tC2Q: 0.458, 10.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">CLK_DIV_module/Fg_CLK_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_module/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>PLL_L</td>
<td>PLL_module/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
<tr>
<td>1.019</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>lookup_module/rom_module/prom_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
<tr>
<td>1.019</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>lookup_module/rom_module/prom_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
<tr>
<td>1.019</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>lookup_module/rom_module/prom_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
<tr>
<td>1.019</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>lookup_module/rom_module/prom_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
<tr>
<td>1.019</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>lookup_module/rom_module/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">lookup_module/rom_module/prom_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
<tr>
<td>1.019</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>lookup_module/rom_module/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/Enable_delay_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>INTERPOLATOR_module/Enable_delay_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>INTERPOLATOR_module/interpOut_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>INTERPOLATOR_module/interpOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>INTERPOLATOR_module/interpOut_1_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>INTERPOLATOR_module/interpOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>INTERPOLATOR_module/interpOut_2_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT8[B]</td>
<td>INTERPOLATOR_module/interpOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>INTERPOLATOR_module/interpOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>INTERPOLATOR_module/interpOut_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td>INTERPOLATOR_module/interpOut_5_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[B]</td>
<td>INTERPOLATOR_module/interpOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT37[B]</td>
<td>INTERPOLATOR_module/interpOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT37[A]</td>
<td>INTERPOLATOR_module/interpOut_7_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT37[A]</td>
<td>INTERPOLATOR_module/interpOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT12[A]</td>
<td>INTERPOLATOR_module/interpOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>INTERPOLATOR_module/interpOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>INTERPOLATOR_module/interpOut_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>INTERPOLATOR_module/interpOut_11_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>INTERPOLATOR_module/interpOut_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>INTERPOLATOR_module/interpOut_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESETGEN_module/rFgRESETn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>input_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fg_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>input_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOL5[A]</td>
<td>input_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>1.862</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>RESETGEN_module/rFgRESETn_s0/CLK</td>
</tr>
<tr>
<td>2.195</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">RESETGEN_module/rFgRESETn_s0/Q</td>
</tr>
<tr>
<td>2.433</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>CLK_DIV_module/n6_s2/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>R11C2[1][A]</td>
<td style=" background: #97FFFF;">CLK_DIV_module/n6_s2/F</td>
</tr>
<tr>
<td>4.720</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" font-weight:bold;">INTERPOLATOR_module/interpOut_buffer_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>241</td>
<td>R11C37[0][B]</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>INTERPOLATOR_module/interpOut_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.895</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 45.350%; route: 1.018, 54.650%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.328%; route: 1.801, 63.011%; tC2Q: 0.333, 11.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MODE_BTN_module/D2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>MODE_BTN_module/D2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>MODE_BTN_module/D2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SAMP_module/counter_Enable_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>SAMP_module/counter_Enable_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>SAMP_module/counter_Enable_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SAMP_module/counter_Enable_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>SAMP_module/counter_Enable_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>SAMP_module/counter_Enable_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SAMP_module/counter_Ready_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>SAMP_module/counter_Ready_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>SAMP_module/counter_Ready_1_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SAMP_module/counter_Ready_6_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>SAMP_module/counter_Ready_6_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>SAMP_module/counter_Ready_6_s4/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SAMP_module/counter_Ready_5_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>SAMP_module/counter_Ready_5_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>SAMP_module/counter_Ready_5_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ROTARY_module/count_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>ROTARY_module/count_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>ROTARY_module/count_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>INTERPOLATOR_module/interpOut_buffer_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>INTERPOLATOR_module/interpOut_buffer_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>INTERPOLATOR_module/interpOut_buffer_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>INTERPOLATOR_module/interpOut_buffer_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>INTERPOLATOR_module/interpOut_buffer_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>INTERPOLATOR_module/interpOut_buffer_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.987</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>fg_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ROTARY_module/count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>11.730</td>
<td>1.730</td>
<td>tNET</td>
<td>FF</td>
<td>ROTARY_module/count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fg_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_DIV_module/Fg_CLK_s0/Q</td>
</tr>
<tr>
<td>20.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>ROTARY_module/count_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>241</td>
<td>fg_clk</td>
<td>-10.955</td>
<td>1.730</td>
</tr>
<tr>
<td>240</td>
<td>n6_6</td>
<td>-4.869</td>
<td>2.462</td>
</tr>
<tr>
<td>65</td>
<td>n168_14</td>
<td>7.720</td>
<td>1.872</td>
</tr>
<tr>
<td>41</td>
<td>wire_enable</td>
<td>12.902</td>
<td>4.554</td>
</tr>
<tr>
<td>34</td>
<td>input_clk_27M_d</td>
<td>-4.869</td>
<td>1.546</td>
</tr>
<tr>
<td>30</td>
<td>Enable_delay</td>
<td>16.700</td>
<td>1.511</td>
</tr>
<tr>
<td>30</td>
<td>wire_mode[2]</td>
<td>-10.955</td>
<td>2.972</td>
</tr>
<tr>
<td>28</td>
<td>out1_30_44</td>
<td>9.893</td>
<td>1.333</td>
</tr>
<tr>
<td>27</td>
<td>wire_out2[31]</td>
<td>14.003</td>
<td>1.504</td>
</tr>
<tr>
<td>23</td>
<td>n193_4</td>
<td>29.402</td>
<td>1.341</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C42</td>
<td>80.56%</td>
</tr>
<tr>
<td>R18C41</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C39</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C17</td>
<td>79.17%</td>
</tr>
<tr>
<td>R17C38</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C16</td>
<td>77.78%</td>
</tr>
<tr>
<td>R17C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R17C18</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C17</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
