# Test_MD
Test makrdown
|      | #address dec   | Name                 | Bit Field   | Default   | Access   | reset type   | signed   | reg_rw    | reg_gruop        |   ctl_flow | reg_tag          | constraint                                            | Description                                                                                                                      | Test Plan              | md_tag   |
|-----:|:---------------|:---------------------|:------------|:----------|:---------|:-------------|:---------|:----------|:-----------------|-----------:|:-----------------|:------------------------------------------------------|:---------------------------------------------------------------------------------------------------------------------------------|:-----------------------|:---------|
|    0 | 0              | INT_FLAG_CTRL        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          4 | DPO_FLD,TCCO_FLD | -                                                     |                                                                                                                                  |                        |          |
|    1 |                | RESERVED             | [15:9]      | 0x0000    | RO       |              | -        | -         | -                |          4 |                  | -                                                     | reserved1                                                                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | reserved2                                                                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | reserved3                                                                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | reserved4                                                                                                                        |                        |          |
|    2 |                | SPI_TO               | [8]         | 0x0000    | RO       | -            | -        | -         | -                |          4 |                  |                                                       | Intel SPI Time out                                                                                                               |                        |          |
|    3 |                | SPI_ERR              | [7]         | 0x0000    | RO       | -            | -        | -         | -                |          4 |                  |                                                       | Intel SPI Error (data length 與 CLK長度不同)                                                                                     |                        |          |
|    4 |                | SELF_SYNC_TO_IF      | [6]         | 0x0000    | RO       |              | -        | -         | -                |          4 |                  | -                                                     | SELF SYNC TIMEOUT 發生時立Flag, SP_TRIG後HW清0                                                                                   |                        |          |
|    5 |                | txn_decode_end_if    | [5]         | 0x0000    | RO       |              | -        | -         | -                |          4 |                  | -                                                     | Script ACK (與script 同步，供測試驗證觀測)                                                                                       |                        |          |
|    6 |                | lps_dv_end_if        | [4]         | 0x0000    | RO       |              | -        | -         | -                |          4 |                  | -                                                     | Script ACK (與script 同步，供測試驗證觀測)                                                                                       |                        |          |
|    7 |                | TCC0_IF              | [3]         | 0x0000    | RW1C     |              | -        | -         | -                |          4 |                  | -                                                     | TCC0 interrupt, set 1 to be clear                                                                                                | Simulation/FPGA        |          |
|    8 |                | TCC1_IF              | [2]         | 0x0000    | RW1C     |              | -        | -         | -                |          4 |                  | -                                                     | TCC1 interrupt, set 1 to be clear                                                                                                | Simulation/FPGA        |          |
|    9 |                | TCC2_IF              | [1]         | 0x0000    | RW1C     |              | -        | -         | -                |          4 |                  | -                                                     | TCC2 interrupt, set 1 to be clear                                                                                                | Simulation/FPGA        |          |
|   10 |                | CTP_IF               | [0]         | 0x0000    | RO       |              | -        | -         | -                |          4 |                  | -                                                     | CTP_IF 當作結束scan的依據                                                                                                        | Simulation/FPGA        |          |
|   11 | 2              | DEFAULT_SCAN_MODE    | [15:0]      | 0x0000    | RO       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|   12 |                | RESERVED             | [15:0]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|   13 | 4              | ANA_DAI_MASK         | [15:0]      | 0X0000    | RW       |              |          |           |                  |          1 | DP_FLD,ANA_FLD   |                                                       |                                                                                                                                  |                        |          |
|   14 |                | ANA_DAI_MASK         | [15:0]      | 0X0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ADDR 0x4008~0x411A 須搭配ANA_DAI_MASK使用                                                                                        | Simulation             |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | ex:只單獨填寫bit0 ->ANA_DAI_MASK = 'h0001                                                                                        |                        |          |
|   15 | 6              | ANA_UP_GROUP_CTL     | [15:0]      | 0x3e00    | RW       |              |          |           |                  |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   16 |                | VF_WTIME             | [15:8]      | 0x3e      | RW       |              |          |           |                  |          1 |                  |                                                       | ENOPIDEL(VREF)  to  EN_S, Pre-Warm-up time = (VF_WTIME+2)*(1/tp_clk)                                                             |                        |          |
|   17 |                | ANA_UP_GROUP         | [7:0]       | 0x0000    | RW       |              |          | HS        |                  |          1 |                  |                                                       | 決定ANA_UP所要更新的範圍                                                                                                         | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [0] : TX0~TX21 ( entp_tx、tx_sr0、tx_sr1、tx_sel、tx_selsv)                                                                      |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [1] : TX global( ANA_RX_MUX_CTL、ANA_TX_MUX_CTL、ANA_BUFINPH_CTL)                                                                |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [2] : RX0/RX1 00~09  ( ENBF、ENTP、ENCAP、ENCAN、NCN、NCP、CAL、KN、KP、SELKC)                                                   |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [3] : RX0/RX1 10~19  ( ENBF、ENTP、ENCAP、ENCAN、NCN、NCP、CAL、KN、KP、SELKC )                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [4] : RX0/RX1 20~29  ( ENBF、ENTP、ENCAP、ENCAN、NCN、NCP、CAL、KN、KP、SELKC)                                                   |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [5] : RX0/RX1 30~39  ( ENBF、ENTP、ENCAP、ENCAN、NCN、NCP、CAL、KN、KP、SELKC)                                                   |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [6] : RX global ( ANA_TP_CTL_00、ANA_TP_CTL_01、ANA_TP_CTL_02、ANA_TP_CTL_03 )                                                   |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 如果 TXN_ENCODER = 1，那 HW會把 ANA_UP_GROUP[1:0]都設為high ( 請預先設定好en_save參數 )                                          |                        |          |
|   18 | 8              | ANA_RX_MUX_CTL       | [15:0]      | 0X0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      | -                                                     |                                                                                                                                  |                        |          |
|   19 |                | SPARE_MEM            | [15:7]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|   20 |                | RX_CUT               | [6]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | RX cut                                                                                                                           | Interface/Co-sim       |          |
|   21 |                | ENSF_RX              | [5]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | Enable RX Self Mode                                                                                                              | Interface/Co-sim       |          |
|   22 |                | SFSR_RX              | [4]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | Self Mode SR Control RX                                                                                                          | Interface/Co-sim       |          |
|   23 |                | SFDRV_SEL_RX         | [3]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   24 |                | EN_TXSNS_RX          | [2]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | RX打TX收，LVRX Mode (SNS = sense)                                                                                                | Interface/Co-sim       |          |
|   25 |                | RXDRV_MOD            | [1]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | RX Driving (MOD = mode control)                                                                                                  | Interface/Co-sim       |          |
|   26 |                | TPSEL_RX             | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   27 | 10             | ANA_TX_MUX_CTL       | [15:0]      | 0X0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      | -                                                     |                                                                                                                                  |                        |          |
|   28 |                | SPARE_MEM            | [15:9]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|   29 |                | EN_SAVE              | [8]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | Enable Charge Sharing (SAVE = power saving mode)                                                                                 | Interface/Co-sim       |          |
|   30 |                | ENTXSNS_TX           | [7]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   31 |                | ENGND_TX             | [6]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   32 |                | OPT_LVTX_TX          | [5]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   33 |                | SFSR_TX              | [4]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | Self Mode SR Control RX                                                                                                          | Interface/Co-sim       |          |
|   34 |                | SFDRV_SEL_TX         | [3]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   35 |                | ENSELF_TX            | [2]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   36 |                | TX_CUT               | [1]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | TX cut                                                                                                                           | Interface/Co-sim       |          |
|   37 |                | TPSEL_TX             | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  | Interface/Co-sim       |          |
|   38 | 12             | ANA_BUFINPH_CTL      | [15:0]      | 0X0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      | -                                                     |                                                                                                                                  |                        |          |
|   39 |                | SPARE_MEM            | [15:8]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         | Interface/Co-sim       |          |
|   40 |                | EN_SFDRV             | [7]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | Enable self driving                                                                                                              | Interface/Co-sim       |          |
|   41 |                | STEPEN               | [6]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | LVTX 4LVs                                                                                                                        | Interface/Co-sim       |          |
|   42 |                | M_DRV                | [5:4]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | 0                                                     | AMD Option, use default 0x0                                                                                                      | Interface/Co-sim       |          |
|   43 |                | OPT_CUR_DRV          | [3]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | 0                                                     | AMD Option, use default 0x0                                                                                                      | Interface/Co-sim       |          |
|   44 |                | OPT_IBDP_DRV         | [2]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | 0                                                     | AMD Option, use default 0x0                                                                                                      | Interface/Co-sim       |          |
|   45 |                | OPT_FST_DRV          | [1]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | 0                                                     | AMD Option, use default 0x0                                                                                                      | Interface/Co-sim       |          |
|   46 |                | OPT_BIAS_DRV         | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | AMD Option, use default 0x0                                                                                                      | Interface/Co-sim       |          |
|   47 | 14-92          | MM_RX0               | [15:0]      | 0x0000    | RW       | no RST(RAM)  | -        | SW_ANA_UP |                  |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|   48 |                | MM_RX0               | [15:0]      | 0x0000    | RW       | no RST(RAM)  | -        | SW_ANA_UP |                  |          1 |                  |                                                       | {ENKP(encap), ENKN(encan), NCN[6:0], NCP[6:0]}, for each TP                                                                      | Simulation             |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | {1,1,7,7}                                                                                                                        |                        |          |
|   49 | 94-172         | MM_RX1               | [15:0]      | 0x0000    | RW       | no RST(RAM)  | -        | SW_ANA_UP |                  |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|   50 |                | MM_RX1               | [15:0]      | 0x0000    | RW       | no RST(RAM)  | -        | SW_ANA_UP |                  |          1 |                  |                                                       | {CAL[3:0], KN[5:0], KP[5:0]}, for each TP                                                                                        |                        |          |
|   51 | 174            | SELKC_0001           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   52 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   53 |                | SELKC_01             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[1]         |          1 |                  |                                                       | SELKC_01                                                                                                                         |                        |          |
|   54 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   55 |                | SELKC_00             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[0]         |          1 |                  |                                                       | SELKC_00                                                                                                                         |                        |          |
|   56 | 176            | SELKC_0203           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   57 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   58 |                | SELKC_03             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[3]         |          1 |                  |                                                       | SELKC_03                                                                                                                         |                        |          |
|   59 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   60 |                | SELKC_02             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[2]         |          1 |                  |                                                       | SELKC_02                                                                                                                         |                        |          |
|   61 | 178            | SELKC_0405           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   62 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   63 |                | SELKC_05             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[5]         |          1 |                  |                                                       | SELKC_05                                                                                                                         |                        |          |
|   64 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   65 |                | SELKC_04             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[4]         |          1 |                  |                                                       | SELKC_04                                                                                                                         |                        |          |
|   66 | 180            | SELKC_0607           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   67 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   68 |                | SELKC_07             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[7]         |          1 |                  |                                                       | SELKC_07                                                                                                                         |                        |          |
|   69 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   70 |                | SELKC_06             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[6]         |          1 |                  |                                                       | SELKC_06                                                                                                                         |                        |          |
|   71 | 182            | SELKC_0809           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   72 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   73 |                | SELKC_09             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[9]         |          1 |                  |                                                       | SELKC_09                                                                                                                         |                        |          |
|   74 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   75 |                | SELKC_08             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[8]         |          1 |                  |                                                       | SELKC_08                                                                                                                         |                        |          |
|   76 | 184            | SELKC_1011           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   77 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   78 |                | SELKC_11             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[11]        |          1 |                  |                                                       | SELKC_11                                                                                                                         |                        |          |
|   79 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   80 |                | SELKC_10             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[10]        |          1 |                  |                                                       | SELKC_10                                                                                                                         |                        |          |
|   81 | 186            | SELKC_1213           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   82 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   83 |                | SELKC_13             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[13]        |          1 |                  |                                                       | SELKC_13                                                                                                                         |                        |          |
|   84 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   85 |                | SELKC_12             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[12]        |          1 |                  |                                                       | SELKC_12                                                                                                                         |                        |          |
|   86 | 188            | SELKC_1415           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   87 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   88 |                | SELKC_15             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[15]        |          1 |                  |                                                       | SELKC_15                                                                                                                         |                        |          |
|   89 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   90 |                | SELKC_14             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[14]        |          1 |                  |                                                       | SELKC_14                                                                                                                         |                        |          |
|   91 | 190            | SELKC_1617           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   92 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   93 |                | SELKC_17             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[17]        |          1 |                  |                                                       | SELKC_17                                                                                                                         |                        |          |
|   94 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   95 |                | SELKC_16             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[16]        |          1 |                  |                                                       | SELKC_16                                                                                                                         |                        |          |
|   96 | 192            | SELKC_1819           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|   97 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|   98 |                | SELKC_19             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[19]        |          1 |                  |                                                       | SELKC_19                                                                                                                         |                        |          |
|   99 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  100 |                | SELKC_18             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[18]        |          1 |                  |                                                       | SELKC_18                                                                                                                         |                        |          |
|  101 | 194            | SELKC_2021           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  102 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  103 |                | SELKC_21             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[21]        |          1 |                  |                                                       | SELKC_21                                                                                                                         |                        |          |
|  104 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  105 |                | SELKC_20             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[20]        |          1 |                  |                                                       | SELKC_20                                                                                                                         |                        |          |
|  106 | 196            | SELKC_2223           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  107 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  108 |                | SELKC_23             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[23]        |          1 |                  |                                                       | SELKC_23                                                                                                                         |                        |          |
|  109 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  110 |                | SELKC_22             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[23]        |          1 |                  |                                                       | SELKC_22                                                                                                                         |                        |          |
|  111 | 198            | SELKC_2425           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  112 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  113 |                | SELKC_25             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[25]        |          1 |                  |                                                       | SELKC_25                                                                                                                         |                        |          |
|  114 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  115 |                | SELKC_24             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[24]        |          1 |                  |                                                       | SELKC_24                                                                                                                         |                        |          |
|  116 | 200            | SELKC_2627           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  117 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  118 |                | SELKC_27             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[27]        |          1 |                  |                                                       | SELKC_27                                                                                                                         |                        |          |
|  119 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  120 |                | SELKC_26             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[26]        |          1 |                  |                                                       | SELKC_26                                                                                                                         |                        |          |
|  121 | 202            | SELKC_2829           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  122 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  123 |                | SELKC_29             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[29]        |          1 |                  |                                                       | SELKC_29                                                                                                                         |                        |          |
|  124 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  125 |                | SELKC_28             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[28]        |          1 |                  |                                                       | SELKC_28                                                                                                                         |                        |          |
|  126 | 204            | SELKC_3031           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  127 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  128 |                | SELKC_31             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[31]        |          1 |                  |                                                       | SELKC_31                                                                                                                         |                        |          |
|  129 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  130 |                | SELKC_30             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[30]        |          1 |                  |                                                       | SELKC_30                                                                                                                         |                        |          |
|  131 | 206            | SELKC_3233           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  132 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  133 |                | SELKC_33             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[33]        |          1 |                  |                                                       | SELKC_33                                                                                                                         |                        |          |
|  134 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  135 |                | SELKC_32             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[32]        |          1 |                  |                                                       | SELKC_32                                                                                                                         |                        |          |
|  136 | 208            | SELKC_3435           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  137 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  138 |                | SELKC_35             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[35]        |          1 |                  |                                                       | SELKC_35                                                                                                                         |                        |          |
|  139 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  140 |                | SELKC_34             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[34]        |          1 |                  |                                                       | SELKC_34                                                                                                                         |                        |          |
|  141 | 210            | SELKC_3637           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  142 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  143 |                | SELKC_37             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[37]        |          1 |                  |                                                       | SELKC_37                                                                                                                         |                        |          |
|  144 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  145 |                | SELKC_36             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[36]        |          1 |                  |                                                       | SELKC_36                                                                                                                         |                        |          |
|  146 | 212            | SELKC_3839           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  147 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  148 |                | SELKC_39             | [12:8]      | 0x0000    | RW       |              | -        | -         | SELKC[39]        |          1 |                  |                                                       | SELKC_37                                                                                                                         |                        |          |
|  149 |                | RESERVED             | [7:5]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  150 |                | SELKC_38             | [4:0]       | 0x0000    | RW       |              | -        | -         | SELKC[38]        |          1 |                  |                                                       | SELKC_36                                                                                                                         |                        |          |
|  151 | 214            | ANA_TP_CTL_00        | [15:0]      | 0x8000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  152 |                | AFE_PD               | [15]        | 0x1       | RW       |              |          | -         | -                |          1 |                  |                                                       |                                                                                                                                  | Interface/co_sim       |          |
|  153 |                | ENSF                 | [14]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  154 |                | ENCAL_MU             | [13]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | add C for Mutual Internal K                                                                                                      |                        |          |
|  155 |                | MUMODE               | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  156 |                | ENCAL_SF             | [11]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | add C for Self Internal K                                                                                                        |                        |          |
|  157 |                | ENMC                 | [10]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Enable SF Cal                                                                                                                    |                        |          |
|  158 |                | MCG                  | [9:5]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Multi Gain                                                                                                                       |                        |          |
|  159 |                | RCAL                 | [4:3]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Internal R                                                                                                                       |                        |          |
|  160 |                | PRELC                | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  161 |                | PRELR                | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  162 |                | PRELRC               | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  163 | 216            | ANA_TP_CTL_01        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  164 |                | SPARE_MEM            | [15:14]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  165 |                | OPT_CUT              | [13]        | 0x0       | RW       |              |          | -         |                  |          1 |                  |                                                       | AMD Option                                                                                                                       |                        |          |
|  166 |                | VCAS                 | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | default 0x0                                                                                                                      |                        |          |
|  167 |                | SELC                 | [11:10]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  168 |                | SELGM                | [9:6]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  169 |                | LG                   | [5:4]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  170 |                | OPT_CUR_BF           | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | default 0x1                                                                                                                      |                        |          |
|  171 |                | OPT_KMC              | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | default 0x0                                                                                                                      |                        |          |
|  172 |                | OPT_VRST             | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | default 0x0, reset TP                                                                                                            |                        |          |
|  173 |                | EN_TESTI             | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | trim current bias                                                                                                                |                        |          |
|  174 | 218            | ANA_TP_CTL_02        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  175 |                | SPARE_MEM            | [15:12]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  176 |                | OPT_IBNS             | [11:10]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  177 |                | OPT_IBBF             | [9:8]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  178 |                | OPT_IBNS_DRV         | [7:6]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  179 |                | OPT_IBBF1            | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  180 |                | OPT_IBBP             | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  181 |                | SS_IBVREF            | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  182 |                | SL_IBVREF            | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  183 |                | SS_IBSF              | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  184 |                | SL_IBSF              | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  185 | 220            | ANA_TP_CTL_03        | [15:0]      | 0x0C00    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  186 |                | SPARE_MEM            | [15:13]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  187 |                | EN_TPREF             | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  188 |                | VREFS                | [11:10]     | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  189 |                | SELSF                | [9:7]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  190 |                | OPT_BVREF            | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  191 |                | OPT_SFREF_SEL        | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  192 |                | EN_SFBF              | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  193 |                | OPT_CUR_SFBF         | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  194 |                | OPT_IBDP_SFBF        | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  195 |                | SFBF_M               | [1:0]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  196 | 222            | EN_RXDRV_1500        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  197 |                | EN_RXDRV_15          | [15]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  198 |                | EN_RXDRV_14          | [14]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  199 |                | EN_RXDRV_13          | [13]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  200 |                | EN_RXDRV_12          | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  201 |                | EN_RXDRV_11          | [11]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  202 |                | EN_RXDRV_10          | [10]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  203 |                | EN_RXDRV_09          | [9]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  204 |                | EN_RXDRV_08          | [8]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  205 |                | EN_RXDRV_07          | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  206 |                | EN_RXDRV_06          | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  207 |                | EN_RXDRV_05          | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  208 |                | EN_RXDRV_04          | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  209 |                | EN_RXDRV_03          | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  210 |                | EN_RXDRV_02          | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  211 |                | EN_RXDRV_01          | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  212 |                | EN_RXDRV_00          | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  213 | 224            | EN_RXDRV_3116        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  214 |                | EN_RXDRV_31          | [15]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  215 |                | EN_RXDRV_30          | [14]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  216 |                | EN_RXDRV_29          | [13]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  217 |                | EN_RXDRV_28          | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  218 |                | EN_RXDRV_27          | [11]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  219 |                | EN_RXDRV_26          | [10]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  220 |                | EN_RXDRV_25          | [9]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  221 |                | EN_RXDRV_24          | [8]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  222 |                | EN_RXDRV_23          | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  223 |                | EN_RXDRV_22          | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  224 |                | EN_RXDRV_21          | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  225 |                | EN_RXDRV_20          | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  226 |                | EN_RXDRV_19          | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  227 |                | EN_RXDRV_18          | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  228 |                | EN_RXDRV_17          | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  229 |                | EN_RXDRV_16          | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  230 | 226            | EN_RXDRV_3932        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  231 |                | SPARE_MEM            | [15:8]      | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  232 |                | EN_RXDRV_39          | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  233 |                | EN_RXDRV_38          | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  234 |                | EN_RXDRV_37          | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  235 |                | EN_RXDRV_36          | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  236 |                | EN_RXDRV_35          | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  237 |                | EN_RXDRV_34          | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  238 |                | EN_RXDRV_33          | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  239 |                | EN_RXDRV_32          | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  240 | 228            | ENGNDRX_1500         | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  241 |                | ENGNDRX_15           | [15]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  242 |                | ENGNDRX_14           | [14]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  243 |                | ENGNDRX_13           | [13]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  244 |                | ENGNDRX_12           | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  245 |                | ENGNDRX_11           | [11]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  246 |                | ENGNDRX_10           | [10]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  247 |                | ENGNDRX_09           | [9]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  248 |                | ENGNDRX_08           | [8]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  249 |                | ENGNDRX_07           | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  250 |                | ENGNDRX_06           | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  251 |                | ENGNDRX_05           | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  252 |                | ENGNDRX_04           | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  253 |                | ENGNDRX_03           | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  254 |                | ENGNDRX_02           | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  255 |                | ENGNDRX_01           | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  256 |                | ENGNDRX_00           | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  257 | 230            | ENGNDRX_3116         | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  258 |                | ENGNDRX_31           | [15]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  259 |                | ENGNDRX_30           | [14]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  260 |                | ENGNDRX_29           | [13]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  261 |                | ENGNDRX_28           | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  262 |                | ENGNDRX_27           | [11]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  263 |                | ENGNDRX_26           | [10]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  264 |                | ENGNDRX_25           | [9]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  265 |                | ENGNDRX_24           | [8]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  266 |                | ENGNDRX_23           | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  267 |                | ENGNDRX_22           | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  268 |                | ENGNDRX_21           | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  269 |                | ENGNDRX_20           | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  270 |                | ENGNDRX_19           | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  271 |                | ENGNDRX_18           | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  272 |                | ENGNDRX_17           | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  273 |                | ENGNDRX_16           | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  274 | 232            | ENGNDRX_3932         | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       |                                                                                                                                  |                        |          |
|  275 |                | SPARE_MEM            | [15:8]      | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  276 |                | ENGNDRX_39           | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  277 |                | ENGNDRX_38           | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  278 |                | ENGNDRX_37           | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  279 |                | ENGNDRX_36           | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  280 |                | ENGNDRX_35           | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  281 |                | ENGNDRX_34           | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  282 |                | ENGNDRX_33           | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  283 |                | ENGNDRX_32           | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  284 | 234            | ENTP_1500            | [15:0]      | 0x0000    | RW       |              | -        | -         |                  |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  285 |                | ENTP_15              | [15]        | 0x0       | RW       |              | -        | -         | entp[15]         |          1 |                  |                                                       |                                                                                                                                  | Interface/co-sim       |          |
|  286 |                | ENTP_14              | [14]        | 0x0       | RW       |              | -        | -         | entp[14]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  287 |                | ENTP_13              | [13]        | 0x0       | RW       |              | -        | -         | entp[13]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  288 |                | ENTP_12              | [12]        | 0x0       | RW       |              | -        | -         | entp[12]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  289 |                | ENTP_11              | [11]        | 0x0       | RW       |              | -        | -         | entp[11]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  290 |                | ENTP_10              | [10]        | 0x0       | RW       |              | -        | -         | entp[10]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  291 |                | ENTP_09              | [9]         | 0x0       | RW       |              | -        | -         | entp[9]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  292 |                | ENTP_08              | [8]         | 0x0       | RW       |              | -        | -         | entp[8]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  293 |                | ENTP_07              | [7]         | 0x0       | RW       |              | -        | -         | entp[7]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  294 |                | ENTP_06              | [6]         | 0x0       | RW       |              | -        | -         | entp[6]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  295 |                | ENTP_05              | [5]         | 0x0       | RW       |              | -        | -         | entp[5]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  296 |                | ENTP_04              | [4]         | 0x0       | RW       |              | -        | -         | entp[4]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  297 |                | ENTP_03              | [3]         | 0x0       | RW       |              | -        | -         | entp[3]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  298 |                | ENTP_02              | [2]         | 0x0       | RW       |              | -        | -         | entp[2]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  299 |                | ENTP_01              | [1]         | 0x0       | RW       |              | -        | -         | entp[1]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  300 |                | ENTP_00              | [0]         | 0x0       | RW       |              | -        | -         | entp[0]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  301 | 236            | ENTP_3116            | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  302 |                | ENTP_31              | [15]        | 0x0       | RW       |              | -        | -         | entp[31]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  303 |                | ENTP_30              | [14]        | 0x0       | RW       |              | -        | -         | entp[30]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  304 |                | ENTP_29              | [13]        | 0x0       | RW       |              | -        | -         | entp[29]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  305 |                | ENTP_28              | [12]        | 0x0       | RW       |              | -        | -         | entp[28]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  306 |                | ENTP_27              | [11]        | 0x0       | RW       |              | -        | -         | entp[27]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  307 |                | ENTP_26              | [10]        | 0x0       | RW       |              | -        | -         | entp[26]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  308 |                | ENTP_25              | [9]         | 0x0       | RW       |              | -        | -         | entp[25]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  309 |                | ENTP_24              | [8]         | 0x0       | RW       |              | -        | -         | entp[24]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  310 |                | ENTP_23              | [7]         | 0x0       | RW       |              | -        | -         | entp[23]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  311 |                | ENTP_22              | [6]         | 0x0       | RW       |              | -        | -         | entp[22]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  312 |                | ENTP_21              | [5]         | 0x0       | RW       |              | -        | -         | entp[21]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  313 |                | ENTP_20              | [4]         | 0x0       | RW       |              | -        | -         | entp[20]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  314 |                | ENTP_19              | [3]         | 0x0       | RW       |              | -        | -         | entp[19]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  315 |                | ENTP_18              | [2]         | 0x0       | RW       |              | -        | -         | entp[18]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  316 |                | ENTP_17              | [1]         | 0x0       | RW       |              | -        | -         | entp[17]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  317 |                | ENTP_16              | [0]         | 0x0       | RW       |              | -        | -         | entp[16]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  318 | 238            | ENTP_3932            | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  319 |                | RESERVED             | [15:8]      | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  320 |                | ENTP_39              | [7]         | 0x0       | RW       |              | -        | -         | entp[39]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  321 |                | ENTP_38              | [6]         | 0x0       | RW       |              | -        | -         | entp[38]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  322 |                | ENTP_37              | [5]         | 0x0       | RW       |              | -        | -         | entp[37]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  323 |                | ENTP_36              | [4]         | 0x0       | RW       |              | -        | -         | entp[36]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  324 |                | ENTP_35              | [3]         | 0x0       | RW       |              | -        | -         | entp[35]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  325 |                | ENTP_34              | [2]         | 0x0       | RW       |              | -        | -         | entp[34]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  326 |                | ENTP_33              | [1]         | 0x0       | RW       |              | -        | -         | entp[33]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  327 |                | ENTP_32              | [0]         | 0x0       | RW       |              | -        | -         | entp[32]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  328 | 240            | ENBF_1500            | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,DP_FLD   |                                                       | ENBF開啟時同時開啟ENSHCH，故省略ENSHCH暫存器                                                                                     |                        |          |
|  329 |                | ENBF_15              | [15]        | 0x0       | RW       |              | -        | -         | enbf[15]         |          1 |                  |                                                       |                                                                                                                                  | Simulation/FPGA        |          |
|  330 |                | ENBF_14              | [14]        | 0x0       | RW       |              | -        | -         | enbf[14]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  331 |                | ENBF_13              | [13]        | 0x0       | RW       |              | -        | -         | enbf[13]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  332 |                | ENBF_12              | [12]        | 0x0       | RW       |              | -        | -         | enbf[12]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  333 |                | ENBF_11              | [11]        | 0x0       | RW       |              | -        | -         | enbf[11]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  334 |                | ENBF_10              | [10]        | 0x0       | RW       |              | -        | -         | enbf[10]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  335 |                | ENBF_09              | [9]         | 0x0       | RW       |              | -        | -         | enbf[9]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  336 |                | ENBF_08              | [8]         | 0x0       | RW       |              | -        | -         | enbf[8]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  337 |                | ENBF_07              | [7]         | 0x0       | RW       |              | -        | -         | enbf[7]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  338 |                | ENBF_06              | [6]         | 0x0       | RW       |              | -        | -         | enbf[6]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  339 |                | ENBF_05              | [5]         | 0x0       | RW       |              | -        | -         | enbf[5]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  340 |                | ENBF_04              | [4]         | 0x0       | RW       |              | -        | -         | enbf[4]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  341 |                | ENBF_03              | [3]         | 0x0       | RW       |              | -        | -         | enbf[3]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  342 |                | ENBF_02              | [2]         | 0x0       | RW       |              | -        | -         | enbf[2]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  343 |                | ENBF_01              | [1]         | 0x0       | RW       |              | -        | -         | enbf[1]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  344 |                | ENBF_00              | [0]         | 0x0       | RW       |              | -        | -         | enbf[0]          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  345 | 242            | ENBF_3116            | [15:0]      | 0x0000    | RW       |              | -        | -         |                  |          1 | ANA_FLD,DP_FLD   |                                                       | ENBF開啟時同時開啟ENSHCH，故省略ENSHCH暫存器                                                                                     |                        |          |
|  346 |                | ENBF_31              | [15]        | 0x0       | RW       |              | -        | -         | enbf[31]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  347 |                | ENBF_30              | [14]        | 0x0       | RW       |              | -        | -         | enbf[30]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  348 |                | ENBF_29              | [13]        | 0x0       | RW       |              | -        | -         | enbf[29]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  349 |                | ENBF_28              | [12]        | 0x0       | RW       |              | -        | -         | enbf[28]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  350 |                | ENBF_27              | [11]        | 0x0       | RW       |              | -        | -         | enbf[27]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  351 |                | ENBF_26              | [10]        | 0x0       | RW       |              | -        | -         | enbf[26]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  352 |                | ENBF_25              | [9]         | 0x0       | RW       |              | -        | -         | enbf[25]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  353 |                | ENBF_24              | [8]         | 0x0       | RW       |              | -        | -         | enbf[24]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  354 |                | ENBF_23              | [7]         | 0x0       | RW       |              | -        | -         | enbf[23]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  355 |                | ENBF_22              | [6]         | 0x0       | RW       |              | -        | -         | enbf[22]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  356 |                | ENBF_21              | [5]         | 0x0       | RW       |              | -        | -         | enbf[21]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  357 |                | ENBF_20              | [4]         | 0x0       | RW       |              | -        | -         | enbf[20]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  358 |                | ENBF_19              | [3]         | 0x0       | RW       |              | -        | -         | enbf[19]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  359 |                | ENBF_18              | [2]         | 0x0       | RW       |              | -        | -         | enbf[18]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  360 |                | ENBF_17              | [1]         | 0x0       | RW       |              | -        | -         | enbf[17]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  361 |                | ENBF_16              | [0]         | 0x0       | RW       |              | -        | -         | enbf[16]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  362 | 244            | ENBF_3932            | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,DP_FLD   |                                                       | ENBF開啟時同時開啟ENSHCH，故省略ENSHCH暫存器                                                                                     |                        |          |
|  363 |                | RESERVED             | [15:8]      | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  364 |                | ENBF_39              | [7]         | 0x0       | RW       |              | -        | -         | enbf[39]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  365 |                | ENBF_38              | [6]         | 0x0       | RW       |              | -        | -         | enbf[38]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  366 |                | ENBF_37              | [5]         | 0x0       | RW       |              | -        | -         | enbf[37]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  367 |                | ENBF_36              | [4]         | 0x0       | RW       |              | -        | -         | enbf[36]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  368 |                | ENBF_35              | [3]         | 0x0       | RW       |              | -        | -         | enbf[35]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  369 |                | ENBF_34              | [2]         | 0x0       | RW       |              | -        | -         | enbf[34]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  370 |                | ENBF_33              | [1]         | 0x0       | RW       |              | -        | -         | enbf[33]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  371 |                | ENBF_32              | [0]         | 0x0       | RW       |              | -        | -         | enbf[32]         |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  372 | 246            | TX_SEL_0700          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | 0->2'b00 (no Drive), -1->2'b01, +1->2'b10                                                                                        |                        |          |
|  373 |                | TX_SEL_07            | [15:14]     | 0x0       | RW       |              | -        | -         | TX_SEL[7]        |          1 |                  |                                                       |                                                                                                                                  | Simulation/FPGA/co-sim |          |
|  374 |                | TX_SEL_06            | [13:12]     | 0x0       | RW       |              | -        | -         | TX_SEL[6]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  375 |                | TX_SEL_05            | [11:10]     | 0x0       | RW       |              | -        | -         | TX_SEL[5]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  376 |                | TX_SEL_04            | [9:8]       | 0x0       | RW       |              | -        | -         | TX_SEL[4]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  377 |                | TX_SEL_03            | [7:6]       | 0x0       | RW       |              | -        | -         | TX_SEL[3]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  378 |                | TX_SEL_02            | [5:4]       | 0x0       | RW       |              | -        | -         | TX_SEL[2]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  379 |                | TX_SEL_01            | [3:2]       | 0x0       | RW       |              | -        | -         | TX_SEL[1]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  380 |                | TX_SEL_00            | [1:0]       | 0x0       | RW       |              | -        | -         | TX_SEL[0]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  381 | 248            | TX_SEL_1508          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | 0->2'b00 (no Drive), -1->2'b01, +1->2'b10                                                                                        |                        |          |
|  382 |                | TX_SEL_15            | [15:14]     | 0x0       | RW       |              | -        | -         | TX_SEL[15]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  383 |                | TX_SEL_14            | [13:12]     | 0x0       | RW       |              | -        | -         | TX_SEL[14]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  384 |                | TX_SEL_13            | [11:10]     | 0x0       | RW       |              | -        | -         | TX_SEL[13]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  385 |                | TX_SEL_12            | [9:8]       | 0x0       | RW       |              | -        | -         | TX_SEL[12]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  386 |                | TX_SEL_11            | [7:6]       | 0x0       | RW       |              | -        | -         | TX_SEL[11]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  387 |                | TX_SEL_10            | [5:4]       | 0x0       | RW       |              | -        | -         | TX_SEL[10]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  388 |                | TX_SEL_09            | [3:2]       | 0x0       | RW       |              | -        | -         | TX_SEL[9]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  389 |                | TX_SEL_08            | [1:0]       | 0x0       | RW       |              | -        | -         | TX_SEL[8]        |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  390 | 250            | TX_SEL_2116          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | 0->2'b00 (no Drive), -1->2'b01, +1->2'b10                                                                                        |                        |          |
|  391 |                | RESERVED             | [15:12]     | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  392 |                | TX_SEL_21            | [11:10]     | 0x0       | RW       |              | -        | -         | TX_SEL[21]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  393 |                | TX_SEL_20            | [9:8]       | 0x0       | RW       |              | -        | -         | TX_SEL[20]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  394 |                | TX_SEL_19            | [7:6]       | 0x0       | RW       |              | -        | -         | TX_SEL[19]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  395 |                | TX_SEL_18            | [5:4]       | 0x0       | RW       |              | -        | -         | TX_SEL[18]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  396 |                | TX_SEL_17            | [3:2]       | 0x0       | RW       |              | -        | -         | TX_SEL[17]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  397 |                | TX_SEL_16            | [1:0]       | 0x0       | RW       |              | -        | -         | TX_SEL[16]       |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  398 | 252            | SELSV_1500           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | Charge Sharing 用，用以標記同相的trace，哪一相要標0或1無所謂                                                                     |                        |          |
|  399 |                | SELSV_15             | [15]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  | Interface/co_sim       |          |
|  400 |                | SELSV_14             | [14]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  401 |                | SELSV_13             | [13]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  402 |                | SELSV_12             | [12]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  403 |                | SELSV_11             | [11]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  404 |                | SELSV_10             | [10]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  405 |                | SELSV_09             | [9]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  406 |                | SELSV_08             | [8]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  407 |                | SELSV_07             | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  408 |                | SELSV_06             | [6]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  409 |                | SELSV_05             | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  410 |                | SELSV_04             | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  411 |                | SELSV_03             | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  412 |                | SELSV_02             | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  413 |                | SELSV_01             | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  414 |                | SELSV_00             | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  415 | 254            | SELSV_2116           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | Charge Sharing 用，用以標記同相的trace，哪一相要標0或1無所謂                                                                     |                        |          |
|  416 |                | RESERVED             | [15:6]      | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  417 |                | SELSV_21             | [5]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  418 |                | SELSV_20             | [4]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  419 |                | SELSV_19             | [3]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  420 |                | SELSV_18             | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  421 |                | SELSV_17             | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  422 |                | SELSV_16             | [0]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  423 | 256            | MM_TX_00             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       | {ENTP_TX, TX_SR1, TX_SR0}, for each TX                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | {1,1,1}                                                                                                                          |                        |          |
|  424 |                | SPARE_MEM            | [15:12]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  425 |                | MM_TX_03             | [11:9]      | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_03                                                                                                                         | Interface/co_sim       |          |
|  426 |                | MM_TX_02             | [8:6]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_02                                                                                                                         |                        |          |
|  427 |                | MM_TX_01             | [5:3]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_01                                                                                                                         |                        |          |
|  428 |                | MM_TX_00             | [2:0]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_00                                                                                                                         |                        |          |
|  429 | 258            | MM_TX_01             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       | {ENTP_TX, TX_SR1, TX_SR0}, for each TX                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | {1,1,1}                                                                                                                          |                        |          |
|  430 |                | SPARE_MEM            | [15:12]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  431 |                | MM_TX_07             | [11:9]      | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_07                                                                                                                         | Interface/co_sim       |          |
|  432 |                | MM_TX_06             | [8:6]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_06                                                                                                                         |                        |          |
|  433 |                | MM_TX_05             | [5:3]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_05                                                                                                                         |                        |          |
|  434 |                | MM_TX_04             | [2:0]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_04                                                                                                                         |                        |          |
|  435 | 260            | MM_TX_02             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       | {ENTP_TX, TX_SR1, TX_SR0}, for each TX                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | {1,1,1}                                                                                                                          |                        |          |
|  436 |                | SPARE_MEM            | [15:9]      | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  437 |                | MM_TX_10             | [8:6]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_10                                                                                                                         |                        |          |
|  438 |                | MM_TX_09             | [5:3]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_09                                                                                                                         |                        |          |
|  439 |                | MM_TX_08             | [2:0]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_08                                                                                                                         |                        |          |
|  440 | 262            | MM_TX_03             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       | {ENTP_TX, TX_SR1, TX_SR0}, for each TX                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | {1,1,1}                                                                                                                          |                        |          |
|  441 |                | SPARE_MEM            | [15:12]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  442 |                | MM_TX_14             | [11:9]      | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_14                                                                                                                         | Interface/co_sim       |          |
|  443 |                | MM_TX_13             | [8:6]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_13                                                                                                                         |                        |          |
|  444 |                | MM_TX_12             | [5:3]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_12                                                                                                                         |                        |          |
|  445 |                | MM_TX_11             | [2:0]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_11                                                                                                                         |                        |          |
|  446 | 264            | MM_TX_04             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       | {ENTP_TX, TX_SR1, TX_SR0}, for each TX                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | {1,1,1}                                                                                                                          |                        |          |
|  447 |                | SPARE_MEM            | [15:12]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  448 |                | MM_TX_18             | [11:9]      | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_18                                                                                                                         | Interface/co_sim       |          |
|  449 |                | MM_TX_17             | [8:6]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_17                                                                                                                         |                        |          |
|  450 |                | MM_TX_16             | [5:3]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_16                                                                                                                         |                        |          |
|  451 |                | MM_TX_15             | [2:0]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_15                                                                                                                         |                        |          |
|  452 | 266            | MM_TX_05             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | ANA_FLD,MEM      |                                                       | {ENTP_TX, TX_SR1, TX_SR0}, for each TX                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | {1,1,1}                                                                                                                          |                        |          |
|  453 |                | SPARE_MEM            | [15:9]      | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  454 |                | MM_TX_21             | [8:6]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_21                                                                                                                         | Interface/co_sim       |          |
|  455 |                | MM_TX_20             | [5:3]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_20                                                                                                                         |                        |          |
|  456 |                | MM_TX_19             | [2:0]       | 0x0       | RW       | no RST(RAM)  | -        | -         | -                |          1 |                  |                                                       | MM_TX_19                                                                                                                         |                        |          |
|  457 | 268            | SH_CTL_00            | [15:0]      | 0x160F    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | (8018 ANA_CTL_0x)                                                                                                                |                        |          |
|  458 |                | RESERVED             | [15:14]     | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  459 |                | DSEL                 | [13:12]     | 0x1       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Non-overlap time select                                                                                                          | Interface/co_sim       |          |
|  460 |                | IBOP_SEL             | [11:9]      | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       | OPAMP IBIAS select                                                                                                               |                        |          |
|  461 |                | SH_TEST              | [8]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | “H”時表 SH 進入 test mode                                                                                                        |                        |          |
|  462 |                | SH_IN_TEST           | [7:4]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | SH test mode input select                                                                                                        |                        |          |
|  463 |                | VICM_SEL             | [3]         | 0x1       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Input common mode selection                                                                                                      |                        |          |
|  464 |                | VICM_ISEL            | [2:0]       | 0x7       | RW       |              | -        | -         | -                |          1 |                  |                                                       | REG_VICM_SEL=0  VICM 由電流產生                                                                                                  |                        |          |
|  465 | 270            | SH_CTL_01            | [15:0]      | 0x2EDB    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | (8018 ANA_CTL_0x)                                                                                                                |                        |          |
|  466 |                | RESERVED             | [15:14]     | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  | Interface/co_sim       |          |
|  467 |                | VOS_CANCEL           | [13]        | 0x1       | RW       |              |          | -         |                  |          1 |                  |                                                       | REG_VOS_CANCEL=1  Trun on offset cancel function                                                                                 |                        |          |
|  468 |                | VICM_R_SEL           | [12:10]     | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       | REG_VICM_SEL=1  VICM 由電阻產生                                                                                                  |                        |          |
|  469 |                | CMFBS_SH             | [9]         | 0x1       | RW       |              | -        | -         | -                |          1 |                  |                                                       | CMFB type select                                                                                                                 |                        |          |
|  470 |                | VOCM_SC1_SEL         | [8:6]       | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       | REG_CMFBS=1(SC CMFB)  1st OPAMP VOCM 由電阻產生                                                                                  |                        |          |
|  471 |                | VOCM_SC2_SEL         | [5:3]       | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       | REG_CMFBS=1(SC CMFB)  2nd OPAMP VOCM 由電阻產生                                                                                  |                        |          |
|  472 |                | VOCM_SEL             | [2:0]       | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       | REG_CMFBS=0(傳統的 CMFB)  VOCM 由電阻產生                                                                                        |                        |          |
|  473 | 272            | ADC_CTL_00           | [15:0]      | 0xA400    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | (8018 ANA_CTL_0x)                                                                                                                |                        |          |
|  474 |                | CMFBS_ADC            | [15]        | 0x1       | RW       |              |          | -         |                  |          1 |                  |                                                       | Reserved                                                                                                                         |                        |          |
|  475 |                | CMPS                 | [14]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Reserved                                                                                                                         |                        |          |
|  476 |                | IENA                 | [13:11]     | 0x4       | RW       |              |          | -         |                  |          1 |                  |                                                       | 內部參考電流微調選項                                                                                                             |                        |          |
|  477 |                | IENB                 | [10:8]      | 0x4       | RW       |              |          | -         |                  |          1 |                  |                                                       | 內部參考電流微調選項                                                                                                             |                        |          |
|  478 |                | DLYEN                | [7:6]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | 內部時脈 delay 時間控制                                                                                                          |                        |          |
|  479 |                | OSEL                 | [5:3]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | 控制輸出行為                                                                                                                     |                        |          |
|  480 |                | INSEL                | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | ADC 之輸入模式選擇。”L”為一般模式由  AINP[0]及 AINN[0]輸入，                                                                     |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | ”H”模式由  AINP/N[2]及 AINP/N[3]輸入，且兩通道於每個  clock 切換                                                                 |                        |          |
|  481 |                | TEST_AD              | [1]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | ADC 之測試輸入模式選擇。                                                                                                         |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | ”H”時由 AINP[1]  及 AINN[1]輸入，”L”時依其他模式輸入。                                                                           |                        |          |
|  482 |                | OP_SEL               | [0]         | 0x0       | RW       |              |          | -         |                  |          1 |                  |                                                       | OPAMP select                                                                                                                     |                        |          |
|  483 | 274            | ADC_CTL_01           | [15:0]      | 0x26DB    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | (8018 ANA_CTL_0x)                                                                                                                |                        |          |
|  484 |                | VICMSEL              | [15]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  485 |                | VICMISEL             | [14:12]     | 0x2       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  486 |                | VCM_R                | [11:9]      | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  487 |                | VCM_SH               | [8:6]       | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  488 |                | VCM_VREF1            | [5:3]       | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  489 |                | VCM_VREF2            | [2:0]       | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  490 | 276            | ADC_CTL_02           | [15:0]      | 0x0002    | RW       |              | -        | -         | -                |          1 | DP_FLD           |                                                       | (8018 ANA_CTL_0x)                                                                                                                |                        |          |
|  491 |                | RESERVED             | [15:2]      | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  492 |                | BITSEL               | [1:0]       | 0x2       | RW       |              | -        | -         | -                |          1 |                  |                                                       | 2b'00 8bit,                                                                                                                      |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 2b'01 10bit,                                                                                                                     |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 2b'10 12bit,                                                                                                                     |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 2b'11 X                                                                                                                          |                        |          |
|  493 | 278            | VREF_CTL_00          | [15:0]      | 0x401A    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       | (8018 ANA_CTL_0x)                                                                                                                |                        |          |
|  494 |                | RESERVED             | [15]        | 0x0       | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  495 |                | VREF_VDIF_SEL        | [14]        | 0x1       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Supply VDIF to 2 differential OP  buffer                                                                                         |                        |          |
|  496 |                | VREF_VREF1TO2        | [13]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Supply VREF to 2 ADC mode                                                                                                        |                        |          |
|  497 |                | VREF_IOPBF           | [12:11]     | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Differential OP Buffer bias  current control                                                                                     |                        |          |
|  498 |                | ENOPIDLE             | [10]        | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | IDLE model control pin  (1: IDLE 0: normal)                                                                                      |                        |          |
|  499 |                | PD_BG                | [9]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Power down control  (1: PD 0: enable)                                                                                            |                        |          |
|  500 |                | PD_OPBF              | [8]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Diff opamp buffer power down  control (1: PD 0: enable)                                                                          |                        |          |
|  501 |                | EN_PAD               | [7]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Enable voltage output pad  switch                                                                                                |                        |          |
|  502 |                | ISEL                 | [6:5]       | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | IREF_SEL_OUT current level  control                                                                                              |                        |          |
|  503 |                | ISR                  | [4:3]       | 0x3       | RW       |              | -        | -         | -                |          1 |                  |                                                       | VCM2 Buffer output current  control                                                                                              |                        |          |
|  504 |                | VCM_SEL              | [2]         | 0x0       | RW       |              | -        | -         | -                |          1 |                  |                                                       | Common mode voltage source  selection (0: internal)                                                                              |                        |          |
|  505 |                | VSEL                 | [1:0]       | 0x2       | RW       |              | -        | -         | -                |          1 |                  |                                                       | VDIFF voltage level control pin                                                                                                  |                        |          |
|  506 | 280            | ADC_PD_CTL           | [15:0]      | 0xC014    | RW       |              | -        | -         | -                |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  507 |                | TOG_PD_VCM_TP        | [15]        | 0x0001    | RW       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  508 |                | PD_ADC               | [14]        | 0x0001    | RW       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  | Simulation/FPGA        |          |
|  509 |                | TOG_RST_INT          | [13]        | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  510 |                | Reserved             | [12]        | 0x0000    | RO       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  511 |                | EN_S                 | [11]        | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  512 |                | Reserved             | [10]        | 0x0000    | RO       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  513 |                | EN_SH                | [9]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       | Note: 在PD_AD_WH_SET時會與ADC_PD同步                                                                                             | Simulation/FPGA        |          |
|  514 |                | Reserved             | [8]         | 0x0000    | RO       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  515 |                | TXN_HW_PD_EN         | [7]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       | 只在PD_AD_HW_SET=1有效                                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1 : 在TXN_SKIP區間且gating條件成立, 電路會gating PD_SH & PD_AD                                                                   |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0 : 維持之前PD_AD_HW_SET function, TXN_SKIP區間不做gating                                                                        |                        |          |
|  516 |                | PD_AD_HW_SET         | [6]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       |                                                                                                                                  | Simulation/FPGA        |          |
|  517 |                | PD_AD_WTIME          | [5:0]       | 0x0014    | RW       |              | -        | -         |                  |          1 |                  |                                                       | 控制是否啟動HW自動gating PD_SH & PD_AD                                                                                           | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0: 依照ANA_CTL_05所設定PD_AD = ADC_PD,                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1:HW會去自動 gating PD_AD & PD_SH (6308增加防呆)                                                                                 |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 實際gating條件:                                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |  (PD_AD_WTIME < PH_LEN – (Number of TP  + 10) & PD_AD_HW_SET                                                                     |                        |          |
|  518 | 282            | ANA_PH_CTL           | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | ANA_FLD          |                                                       |                                                                                                                                  |                        |          |
|  519 |                | EN_TP_PHASE          | [15]        | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable ph1a、ph1b、ph2a、ph2b、ph2ae、ph2be、ph3a、ph3b                                                                          |                        |          |
|  520 |                | EN_TXMUX_PHASE       | [14]        | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable tx的ph1a、ph1b、ph2a、ph2b                                                                                                |                        |          |
|  521 |                | EN_RXMUX_PHASE       | [13]        | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable rx的ph1a、ph1b、ph2a、ph2b                                                                                                |                        |          |
|  522 |                | EN_TXCON             | [12]        | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable txcon                                                                                                                     |                        |          |
|  523 |                | TWO_LVTX_MODE_EN     | [11]        | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | 使用在two_level的情況，會影響到ph1a_drv、ph1b_drv                                                                                |                        |          |
|  524 |                | EN_RXCON_MUX         | [10]        | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable rxcon                                                                                                                     |                        |          |
|  525 |                | RESERVED             | [9]         | 0x0000    | RO       | ALL          |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  526 |                | EN_TP_PH3_PHASE      | [8]         | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable ph3                                                                                                                       |                        |          |
|  527 |                | EN_TP_RST_PHASE      | [7]         | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable rsta/rstb                                                                                                                 |                        |          |
|  528 |                | EN_TXCAL_MU          | [6]         | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable txcal                                                                                                                     |                        |          |
|  529 |                | RESERVED             | [5]         | 0x0000    | RO       | ALL          |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  530 |                | EN_TP_CPH_PHASE      | [4]         | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | enable rstin1/rstin2                                                                                                             |                        |          |
|  531 |                | RESERVED             | [3:2]       | 0x0000    | RO       | ALL          |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  532 |                | EN_SAMERSTA_INT      | [1]         | 0x0000    | RW       | ALL          |          | -         |                  |          1 |                  |                                                       | rsta = sp_trig  ?  rst_a :  (tog_rst_int & en_samersta_int);                                                                     |                        |          |
|  533 |                | RESERVED             | [0]         | 0x0000    | RO       | ALL          |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  534 | 284            | MODE_CTL             | [15:0]      | 0x0001    | RW       |              |          | -         |                  |          1 | DP_FLD,ANA_FLD   |                                                       | EN_S to ADSTART, Pre-Warm-up time = (PD_AD_WTIME+2)*(1/tp_clk)                                                                   |                        |          |
|  535 |                | RESERVED             | [15:10]     | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       | reserved                                                                                                                         |                        |          |
|  536 |                | BE_SLAVE             | [9]         | 0x0000    | RW       |              | -        | HS        |                  |          1 |                  |                                                       | 0: SP_TRIG is controlled by FW only.                                                                                             | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1: SP_TRIG can also be set while the input signal level of SYNC pad changed from 0 to 1.                                         |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Cascade應用下，                                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | device#0 設0x0 <== 由他透過EXT_SYNC 發 Low-to-High (與sp_trig同步)                                                               |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | other devices 設0x1 <== 被動接收trig訊號                                                                                         |                        |          |
|  537 |                | SYNC_NEG_LAT         | [8]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       | ? Check with Steven                                                                                                              | Simulation             |          |
|  538 |                | NCA_TX_EN            | [7]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       | Self-RX INPH drv NCA mode enable                                                                                                 | co                     |          |
|  539 |                | NCA_RX_EN            | [6]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       | Self-TX INPH drv NCA mode enable                                                                                                 | co                     |          |
|  540 |                | RESERVED             | [5:3]       | 0x0000    | RO       |              | -        |           |                  |          1 |                  |                                                       | reserved                                                                                                                         |                        |          |
|  541 |                | ENSELF               | [2]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       | self mode enable control bit                                                                                                     | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “0” : disable                                                                                                                    |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “1” : enable                                                                                                                     |                        |          |
|  542 |                | HSEN                 | [1]         | 0x0000    | RW       |              | -        | -         |                  |          1 |                  |                                                       | sample would suspend when gate-driver of LCD is scanning                                                                         | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “0” : Disable                                                                                                                    |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “1” : Enable                                                                                                                     |                        |          |
|  543 |                | PNEN                 | [0]         | 0x0001    | RW       |              | -        | -         |                  |          1 |                  |                                                       | PN mode enable control                                                                                                           | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “0” : single mode                                                                                                                |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “1” : PN mode                                                                                                                    |                        |          |
|  544 | 286            | ADC_TP_NUM           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  545 |                | RESERVED             | [15:6]      | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  546 |                | ADC1_TP_NUM          | [5:0]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | adc1_tp_num <=40                                      | ADC1轉幾筆TP                                                                                                                     | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1~40                                                                                                                             |                        |          |
|  547 | 288            | SP_NUM               | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  548 |                | SP_NUM               | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  | sp_num<6000                                           |                                                                                                                                  | Simulation/FPGA        |          |
|  549 | 290            | EFFECT_NUM           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  550 |                | EFFECT_NUM           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | effect_num <6000                                      | 實際上有效的sample num(repeat次數*DFT_NUM)                                                                                       | Simulation/FPGA        |          |
|  551 | 292            | DFT_NUM_CTL          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  552 |                | PH2E_LAT             | [15:8]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 生成 ph2ae/ph2be                                                                                                                 |                        |          |
|  553 |                | DFT_NUM              | [7:0]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | dft_num < 256                                         |                                                                                                                                  | Simulation/FPGA        |          |
|  554 | 294            | SKIP_CTL             | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  555 |                | SKIP_NUM             | [15:8]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  | SKIP_NUM<SP_NUM                                       | Skip the number of sample in begin period                                                                                        | Simulation/FPGA        |          |
|  556 |                | PH3_SK_NUM           | [7:4]       | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | PH1/PH2會先敲N個週期後，PH3才開始敲                                                                                              | Simulation/FPGA        |          |
|  557 |                | TX_SK_NUM            | [3:0]       | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | PH1/PH2會先敲N個週期後，TX才開始敲                                                                                               | Simulation/FPGA        |          |
|  558 | 296            | RGM_CTL              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  559 |                | RESERVED             | [15:9]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  |                        |          |
|  560 |                | ALLRST_RGM           | [8]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | LLRST_RGM = 1  :  pha=0、phb=0, rstin1=0, rstin2=0, rsta=1, rstb=0, cph1=1, cph2=0                                               |                        |          |
|  561 |                | RGM_LMT              | [7:0]       | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 做rsta/rstb訊號時會用到，rsta/rstb的LMT為RGM_LMT – 3                                                                             |                        |          |
|  562 | 298            | PH2E_CTL             | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  563 |                | RESERVED             | [15:9]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  |                        |          |
|  564 |                | PH2E_LMT             | [8:0]       | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 生成 ph2ae/ph2be                                                                                                                 |                        |          |
|  565 | 300            | PH2_CTL              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  566 |                | PH2_LAT              | [15:8]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | 透過ph2_lat、ph2e_lmt可以調整CPH1/CPH2的起點依循ph2e/ph2dly/ph2 rising                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | ( cph_ph2_p_t = |ph2e_lmt ? ph2e_nxt  :  (|ph2_lat ? ph2dly_nxt_t : ph2_nxt); )                                                  |                        |          |
|  567 |                | PH2_MUX_LAT          | [7:0]       | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 調整ph2a_drv用，使ph2_drv可以跟ph2ae或是ph2a rising                                                                              |                        |          |
|  568 | 302            | PH1_LMT              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  569 |                | PH1_LMT              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  | ph1_lmt>7                                             | bias value for pulse width of PH1                                                                                                | Simulation/FPGA        |          |
|  570 | 304            | PH2_LMT              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  571 |                | PH2_LMT              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | bias value for pulse width of PH2                                                                                                | Simulation/FPGA        |          |
|  572 | 306            | PH3_LMT              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  573 |                | PH3_LMT              | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | the width of high pulse for (PH3_LAT+PH3) <= (PH1+PH2+1)                                                                         | Simulation/FPGA        |          |
|  574 | 308            | NLAP0_CTL            | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  575 |                | RESERVED             | [15:12]     | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  576 |                | NLAP0                | [11:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | nonoverlap period between ph2 and ph1  ,period =NONLAP+1                                                                         | Simulation/FPGA        |          |
|  577 | 310            | NLAP1_CTL            | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  578 |                | RESERVED             | [15:12]     | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  579 |                | NLAP1                | [11:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | nonoverlap period between ph2 and ph1  ,period =NONLAP+1                                                                         | Simulation/FPGA        |          |
|  580 | 312            | CKS_LMT_CTL          | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  581 |                | CKS_LMT              | [15:4]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | CKS length                                                                                                                       | Simulation/FPGA        |          |
|  582 |                | CTL_LAT              | [3:0]       | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 這次電路新增，用以控制ctl0/ctl1/ctl2/ctl3/ph_eq timming，                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=1時，ph2_lmt > ctl2_lmt + ctl_lat + ph_eq_lmt + ctl_lat + ctl1_lmt + ctl_lat                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=0時，ph2_lmt > ctl2_lmt + ctl_lat + ctl1_lmt  + ctl_lat                                                                 |                        |          |
|  583 | 314            | CLK_PH3_LAT_CTL      | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  584 |                | CKS_LAT              | [15:8]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | CKS latency from posedge ph2                                                                                                     | Simulation/FPGA        |          |
|  585 |                | PH3_LAT              | [7:0]       | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | the latency period from rising PH2 for  all TPs                                                                                  | Simulation/FPGA        |          |
|  586 | 316            | CTL1_LMT_CTL         | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  587 |                | RESERVED             | [15]        | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  588 |                | OPT_EQ               | [14]        | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 當opt_eq=1時，ph2_lmt > ctl2_lmt + ctl_lat + ph_eq_lmt + ctl_lat + ctl1_lmt + ctl_lat                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=0時，ph2_lmt > ctl2_lmt + ctl_lat + ctl1_lmt  + ctl_lat                                                                 |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Charge Sharing 4LVs - > 5LVs，搭配 PHEQ_CLK_CTL 使用                                                                             |                        |          |
|  589 |                | CTL1_LMT             | [13:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 這次電路新增，用以控制ctl0/ctl1/ctl2/ctl3/ph_eq timming，                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=1時，ph2_lmt > ctl2_lmt + ctl_lat + ph_eq_lmt + ctl_lat + ctl1_lmt + ctl_lat                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=0時，ph2_lmt > ctl2_lmt + ctl_lat + ctl1_lmt  + ctl_lat                                                                 |                        |          |
|  590 | 318            | CTL2_LMT_CTL         | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  591 |                | RESERVED             | [15:14]     | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  592 |                | CTL2_LMT             | [13:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 這次電路新增，用以控制ctl0/ctl1/ctl2/ctl3/ph_eq timming，                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=1時，ph2_lmt > ctl2_lmt + ctl_lat + ph_eq_lmt + ctl_lat + ctl1_lmt + ctl_lat                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=0時，ph2_lmt > ctl2_lmt + ctl_lat + ctl1_lmt  + ctl_lat                                                                 |                        |          |
|  593 | 320            | PH_EQ_LMT_CTL        | [15:0]      | 0x0000    | RW       |              |          | -         |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  594 |                | RESERVED             | [15:14]     | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  595 |                | PH_EQ_LMT            | [13:0]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 這次電路新增，用以控制ctl0/ctl1/ctl2/ctl3/ph_eq timming，                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=1時，ph2_lmt > ctl2_lmt + ctl_lat + ph_eq_lmt + ctl_lat + ctl1_lmt + ctl_lat                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當opt_eq=0時，ph2_lmt > ctl2_lmt + ctl_lat + ctl1_lmt  + ctl_lat                                                                 |                        |          |
|  596 | 322            | DP_CTL_FRONT         | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  597 |                | RESERVED             | [15]        | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved 1                                                                                                                       |                        |          |
|  598 |                | BP_TPGA              | [14]        | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | 1'b1: bypass                                                                                                                     | Simulation/FPGA        |          |
|  599 |                | BP_TPOFF             | [13]        | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | 1'b1: bypass  pn offset                                                                                                          | Simulation/FPGA        |          |
|  600 |                | ABS_EN               | [12]        | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | abs mode enable control                                                                                                          | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | bit 1:enable 0:disable                                                                                                           |                        |          |
|  601 |                | ABS_BSH              | [11:8]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | abs barrel shift selection (ABSACC?)                                                                                             | Simulation/FPGA        |          |
|  602 |                | RESERVED             | [7:6]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       | RESERVED                                                                                                                         | Simulation/FPGA        |          |
|  603 |                | RAW_MODE             | [5]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | Raw mode enable(不能與txn_decoder function同時使用)                                                                              | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “0” : Disable                                                                                                                    |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | “1” : Enable                                                                                                                     |                        |          |
|  604 |                | SELF_DATA_DET        | [4]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | self data detect (with high-low boundry)                                                                                         | Simulation/FPGA        |          |
|  605 |                | RESERVED             | [3]         | 0x0000    | RO       |              | -        |           | -                |          1 |                  |                                                       | RESERVED                                                                                                                         |                        |          |
|  606 |                | MEDIAN_SUM_OPTION    | [2]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | select calculate median data                                                                                                     | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0: SUM( 5P or 5N samples )-MAX-MIN                                                                                               |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1: SUM( 5P or 5N samples )-MAX-MIN-MAX2nd-MIN2nd                                                                                 |                        |          |
|  607 |                | MEDIAN_PADD_EN       | [1]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | If Median Output excess the PN boundary,                                                                                         | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Replace MEDIAN Filtered Data with a given  P or N Value                                                                          |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |                                                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 如果Median_PADD_EN要開 則 SELF_DATA_DET也必須要開                                                                                |                        |          |
|  608 |                | MEDIAN_EN            | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | median function enable                                                                                                           | Simulation/FPGA        |          |
|  609 | 324            | DP_CTL_REAR          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  610 |                | RESERVED             | [15:14]     | 0x0000    | RO       |              |          | -         |                  |          1 |                  |                                                       | reserved                                                                                                                         |                        |          |
|  611 |                | IQ_EN                | [13]        | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | IQ enable control                                                                                                                | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0: FIR , Only ADCO has ouptut                                                                                                    |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1 :IQ,                                                                                                                           |                        |          |
|  612 |                | SQR_EN               | [12]        | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | realtime SQR enable                                                                                                              | Simulation/FPGA        |          |
|  613 |                | IQ_BSH               | [11:6]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | BIN1 IQ barrel shift selection (0~42)                                                                                            | Simulation/FPGA        |          |
|  614 |                | SQR_BSH              | [5:0]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | SQR barrel shift selection                                                                                                       | Simulation/FPGA        |          |
|  615 | 326            | P_UBDY               | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | P upper boundry  (P_UBNY=2^12-1)                                                                                                 |                        |          |
|  616 |                | RESERVED             | [15:12]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  617 |                | P_UBNY               | [11:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 |                  | p_ubny >= p_lbny                                      | P upper boundry                                                                                                                  | Simulation/FPGA        |          |
|  618 | 328            | P_LBDY               | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | P lower boundry  (P_LBNY=2^12-1)                                                                                                 |                        |          |
|  619 |                | RESERVED             | [15:12]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  620 |                | P_LBNY               | [11:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 |                  | p_ubny >= p_lbny                                      | P lower boundry                                                                                                                  | Simulation/FPGA        |          |
|  621 | 330            | N_UBDY               | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | N upper boundry  (N_UBNY=2^12-1)                                                                                                 |                        |          |
|  622 |                | RESERVED             | [15:12]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  623 |                | N_UBNY               | [11:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 |                  | n_ubny >= n_lbny                                      | N upper boundry                                                                                                                  | Simulation/FPGA        |          |
|  624 | 332            | N_LBDY               | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | N lower boundry  (N_LBNY=2^12-1)                                                                                                 |                        |          |
|  625 |                | RESERVED             | [15:12]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  626 |                | N_LBNY               | [11:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 |                  | n_ubny >= n_lbny                                      | N lower boundry                                                                                                                  | Simulation/FPGA        |          |
|  627 | 334            | MED_P_UBDY           | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | Median filter P upper boundry  Q13.2                                                                                             |                        |          |
|  628 |                | MED_P_UBNY           | [15:0]      | 0x0FFF    | RW       |              | signed   | -         | -                |          1 |                  | med_p_ubny >= med_p_lbny                              | Median filter P upper boundry                                                                                                    | Simulation/FPGA        |          |
|  629 | 336            | MED_P_LBDY           | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | Median filter P lower boundry  Q13.2                                                                                             |                        |          |
|  630 |                | MED_P_LBNY           | [15:0]      | 0x0FFF    | RW       |              | signed   | -         | -                |          1 |                  | med_p_ubny >= med_p_lbny                              | Median filter P lower boundry                                                                                                    | Simulation/FPGA        |          |
|  631 | 338            | MED_N_UBDY           | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | Median filter N upper boundry Q13.2                                                                                              |                        |          |
|  632 |                | MED_N_UBNY           | [15:0]      | 0x0FFF    | RW       |              | signed   | -         | -                |          1 |                  | med_n_ubny >= med_n_lbny                              | Median filter N upper boundry                                                                                                    | Simulation/FPGA        |          |
|  633 | 340            | MED_N_LBDY           | [15:0]      | 0x0FFF    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | Median filter  N lower boundry  Q13.2                                                                                            |                        |          |
|  634 |                | MED_N_LBNY           | [15:0]      | 0x0FFF    | RW       |              | signed   | -         | -                |          1 |                  | med_n_ubny >= med_n_lbny                              | Median filter  N lower boundry                                                                                                   | Simulation/FPGA        |          |
|  635 | 342            | MED_PADD_DAT_P       | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  636 |                | MED_PADD_DAT_P       | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 |                  |                                                       | Median Hit Boundary fill data                                                                                                    | Simulation/FPGA        |          |
|  637 | 344            | MED_PADD_DAT_N       | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  638 |                | MED_PADD_DAT_N       | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 |                  |                                                       | Median Hit Boundary fill data                                                                                                    | Simulation/FPGA        |          |
|  639 | 346            | HS_PADD_DAT_P        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  640 |                | HS_PADD_DAT_P        | [15:0]      | 0x0000    | RW       |              | -        |           |                  |          1 |                  |                                                       | self-sync fill data                                                                                                              | Simulation/FPGA        |          |
|  641 | 348            | HS_PADD_DAT_N        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  642 |                | HS_PADD_DAT_N        | [15:0]      | 0x0000    | RW       |              | -        |           |                  |          1 |                  |                                                       | self-sync fill data                                                                                                              | Simulation/FPGA        |          |
|  643 | 350            | PADD_CTL_0           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  644 |                | RESERVED             | [15:6]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  |                        |          |
|  645 |                | HS_PADD_NUM          | [5:0]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | SF-Sync Padding number                                                                                                           | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0: 禁用                                                                                                                          |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1~63: 2~64 smaples                                                                                                               |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | (unit: Sample number)                                                                                                            |                        |          |
|  646 | 352            | PADD_CTL_1           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  647 |                | RESERVED             | [15:1]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  |                        |          |
|  648 |                | HS_PADD_EN           | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | enable of padding data  when self-sync hit                                                                                       | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | if(HS_PADD_EN==1 && SELF_DATA_DET==1)                                                                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |   1. raw data (padding data)  *hw auto gen hw_padd_act;                                                                          |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |   2. hw counter HS_PADD_CNT0 & 1                                                                                                 |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | else if(HS_PADD_EN==0 && SELF_DATA_DET==1)                                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |   1. only counter HS_PADD_CNT0 & 1                                                                                               |                        |          |
|  649 | 354            | PADD_CTL_2           | [15:0]      | 0x0000    | RO       |              | -        | -         | -                |          4 | DPO_FLD          | -                                                     |                                                                                                                                  |                        |          |
|  650 |                | HS_PADD_CNT_1        | [15:8]      | 0x0000    | RO       |              | -        | -         | -                |          4 |                  |                                                       | self-sync padding count of odd sample  (1,3,5,7….)                                                                               | Simulation/FPGA        |          |
|  651 |                | HS_PADD_CNT_0        | [7:0]       | 0x0000    | RO       |              | -        | -         | -                |          4 |                  | -                                                     | self-sync padding count of even sample  (0,2,4,8….)                                                                              | Simulation/FPGA        |          |
|  652 | 356            | H_SUSP_CTL           | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  653 |                | EDGE_SEL             | [15:14]     | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ph5 begin at HS signal 0:falling edge 1:rising edge 2:rising & falling edge                                                      | Simulation/FPGA        |          |
|  654 |                | HS_NUM               | [13:10]     | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | how many sample can fit within H-sync period                                                                                     | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 填0表示為1筆                                                                                                                     |                        |          |
|  655 |                | PH5                  | [9:0]       | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | the width of delay period from HS falling or rising                                                                              | Simulation/FPGA        |          |
|  656 | 358            | SELF_H_SYNC_CTL      | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  657 |                | SELF_SYNC_TIMEOUT    | [15:8]      | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | self sync mode下,如果HW自動補的筆數超出SELF_SYNC_TIMEOUT則結束SCAN                                                               | Simulation/FPGA        |          |
|  658 |                | SKIP_NUM_PRE_SYNC    | [7:4]       | 0x0000    | RW       |              |          |           |                  |          1 |                  | even num                                              | self sync mode下,如果超出邊界後, HW需要擋掉幾筆後,才繼續傳輸有效的RAW data                                                       | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | *HW需自動補足需要的sample                                                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | *實際SKIP數量=SKIP_NUM_PRE_SYNC                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 設定0=不會skip                                                                                                                   |                        |          |
|  659 |                | RESERVED             | [3]         | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  660 |                | H_SYNC_HDMD          | [2]         | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | 0: 第一筆H-Sync訊號不會做LAT的動作                                                                                               | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1:第一筆H_Sync訊號會做LAT的動作                                                                                                  |                        |          |
|  661 |                | H_SYNC_EN            | [1]         | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | H_sync hold mode                                                                                                                 | Simulation/FPGA        |          |
|  662 |                | SELF_SYNC_EN         | [0]         | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | self sync enable( HW auto extend phase)                                                                                          | Simulation/FPGA        |          |
|  663 | 360            | ANC_IIR_CTL_00       | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  | Simulation/FPGA        |          |
|  664 |                | ANC_REF_LOOP         | [15:10]     | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ANC Reference Input Repeat Index                                                                                                 |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 設1的話就會一直loop Coeff的前兩筆，設0會一直loop coeff第一筆                                                                     |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 如果ANC_REF_M_NUM=1,ANC_REF_LOOP ,一次會使用兩筆Coeff                                                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 所以ANC_REF_M_NUM=1,最多可設定ANC_REF_LOOP到31                                                                                   |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 所以ANC_REF_M_NUM=0,最多可設定ANC_REF_LOOP到63                                                                                   |                        |          |
|  665 |                | ANC_REF_M_NUM        | [9:7]       | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ANC 輸入維度 M : {1:2} = 3'd0~3'd1                                                                                               |                        |          |
|  666 |                | EN_ANC_IIR           | [6:5]       | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ANC enable 時﹐median_en=0,self_data_det=0,iq_en=0(不會使用median filter 、padding function、Q Path)，                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Q DFT ACC path的RAM會拿去支援加速ANC Function                                                                                    |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 2'b11: X                                                                                                                         |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 2'b10: ANC Enable                                                                                                                |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 2'b01: IIR ENABLE                                                                                                                |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 2'b00: disable                                                                                                                   |                        |          |
|  667 |                | RESERVED             | [4:0]       | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | up to 4 stages, select output stage {0,1,2,3}                                                                                    |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | mapping to register {2'b00, 2'b01, 2'b10' 2'b11}                                                                                 |                        |          |
|  668 | 362            | ANCIIR_Buff_IniVal   | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  | Simulation/FPGA        |          |
|  669 |                | ANCIIR_Buff_IniVal   | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 |                  |                                                       | IIR buffer initial value, signed, Q15.0                                                                                          |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | [ANC_W_INIT_VAL] ANC W initial value, signed, Q15.0                                                                              |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 由於IIR或ANC只能擇一，所以共用                                                                                                   |                        |          |
|  670 | 364            | ANC_IIR_CTL_01       | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  671 |                | ANC_MU_END           | [15:8]      | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ANC Variable Step Size END ( LowerBound Value )                                                                                  |                        |          |
|  672 |                | ANC_MU_START         | [7:0]       | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ANC Variable Step Size START ( Start Value )                                                                                     |                        |          |
|  673 | 366            | ANC_IIR_CTL_02       | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  674 |                | RESERVED             | [15:9]      | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | reserved                                                                                                                         |                        |          |
|  675 |                | ANC_OUT_SEL          | [8]         | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | ANC Output Select                                                                                                                |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1b'0: Enhance S                                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1'b1: Reduce N                                                                                                                   |                        |          |
|  676 |                | ANC_MU_STEP          | [7:0]       | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | MU = ANC_MU_START - (ANC_MU_STEP)*smpIdx，                                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 美近一個sample就減一個step，直到遇到下限ANC_MU_END，就停在下限                                                                   |                        |          |
|  677 | 368            | TXN_ENCODE_CTL       | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TXN_FLD          | -                                                     | -                                                                                                                                | -                      |          |
|  678 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | -                                                                                                                                | -                      |          |
|  679 |                | TXN_TX_END           | [12:8]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | TXN_TX_END<=(TX-1)                                    | 0~21，Index of TXN End TX Trace                                                                                                  | Simulation/FPGA        |          |
|  680 |                | RESERVED             | [7:6]       | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  681 |                | TXN_TX_ST            | [5:1]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | TXN_TX_ST<=(TX-1)                                     | 0~21，Index of TXN Start TX Trace                                                                                                | Simulation/FPGA        |          |
|  682 |                | TXN_ENCODE_EN        | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | Enable TXN Encoder                                                                                                               | Simulation/FPGA        |          |
|  683 | 370            | TXN_SKIP_NUM_CTL     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TXN_FLD          | -                                                     | -                                                                                                                                | -                      |          |
|  684 |                | RESERVED             | [15:4]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  685 |                | TXN_SKIP_NUM         | [3:0]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | TXN_SKIP_NUM>=2                                       | TXN encoder function, for SKIP_NUM                                                                                               | -                      |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 如怕trace切換後不穩,可用來skip切換後的data                                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Skip Number Between 2 Code Sequences,  至少 >= 2                                                                                 |                        |          |
|  686 | 372            | TX_SPREAD_CTL        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TX_SPREAD_FLD    |                                                       |                                                                                                                                  |                        |          |
|  687 |                | RESERVED             | [15]        | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  688 |                | TX_SPREAD_DMY_NUM    | [14:7]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  | always even                                           | {0,1,...}                                                                                                                        |                        |          |
|  689 |                | TXSPREAD_LOOP_LEN    | [6:1]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | select TXSPREAD_DATA loop len, 0=1筆                                                                                             |                        |          |
|  690 |                | TX_SPREAD_EN         | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | function enable                                                                                                                  |                        |          |
|  691 | 374            | TX_SPREAD_DATA_0     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TX_SPREAD_FLD    |                                                       | select TX edge @(PH2),                                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0: fall edge, 1: rsie edge, LSB first                                                                                            |                        |          |
|  692 |                | TX_SPREAD_DATA_0     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  693 | 376            | TX_SPREAD_DATA_1     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TX_SPREAD_FLD    |                                                       |                                                                                                                                  |                        |          |
|  694 |                | TX_SPREAD_DATA_1     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  695 | 378            | TX_SPREAD_DATA_2     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TX_SPREAD_FLD    |                                                       |                                                                                                                                  |                        |          |
|  696 |                | TX_SPREAD_DATA_2     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  697 | 380            | TX_SPREAD_DATA_3     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TX_SPREAD_FLD    |                                                       |                                                                                                                                  |                        |          |
|  698 |                | TX_SPREAD_DATA_3     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  699 | 382            | SCAN_FRAME_RAM_ADDR  | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
|  700 |                | SCAN_FRAME_RAM_ADDR  | [15:0]      | 0x0000    | RW       |              | -        | HS        | -                |          1 |                  |                                                       | [15:0] : Frame_buffer_address (定址如下)                                                                                         | Simulation/FPGA        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Frame0: 0x6000~0x66E0                                                                                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Frame1: 0x7000~0x76E0                                                                                                            |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當IQ_EN=1,只能設定0x6000~0x66E0，且ADCO & ABSO共用相同的address offset                                                           |                        |          |
|  701 | 384            | FW_FRAME_RAM_LEN     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TOP_FLD          | -                                                     | AFE General Control Register                                                                                                     |                        |          |
|  702 |                | RESERVED             | [15:10]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  703 |                | FW_FRAME_RAM_LEN     | [9:0]       | 0x0000    | RW       | ALL          | -        | HS        | -                |          2 |                  |                                                       | 由Script CMD "SPI" 後的parameter length決定長度                                                                                  |                        |          |
|  704 | 386            | FW_FRAME_RAM_ADDR    | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TOP_FLD          | -                                                     | AFE General Control Register                                                                                                     |                        |          |
|  705 |                | FW_FRAME_RAM_ADDR    | [15:0]      | 0x0000    | RW       | ALL          | -        | HS        | -                |          2 |                  |                                                       | 由Script CMD SPI 後的parameter SOR ADDR決定是FRAME RAM 0/1                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | SPI/Script FW 選擇要讀哪塊FRAME RAM                                                                                              |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0x6000: FRAME RAM 0 , 0x7000: FRAME RAM 1,                                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | and any address in the 3K RAM                                                                                                    |                        |          |
|  706 | 388            | SP_CTRL              | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     | AFE General Control Register                                                                                                     |                        |          |
|  707 |                | RESERVED             | [15:2]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  708 |                | tpgp_rst             | [1]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | rst                                                                                                                              |                        |          |
|  709 |                | SP_TRIG              | [0]         | 0x0000    | RW       |              | -        | HS        | -                |          3 |                  |                                                       | trigger sample operation ,clear depended on SP_CLR_SEL, HW auto                                                                  |                        |          |
|  710 | 390            | TST_CTL              | [15:0]      | 0x0060    | RW       |              | -        | -         | -                |          1 | TOP_FLD,DP_FLD   | -                                                     |                                                                                                                                  |                        |          |
|  711 |                | TST_SEL              | [15:9]      | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | Test Select, plz check tst_Sel Page                                                                                              |                        |          |
|  712 |                | ANA_UP               | [8]         | 0x0000    | RW       |              |          | HS        |                  |          2 |                  |                                                       | Analog Register Update                                                                                                           |                        |          |
|  713 |                | FIX_PAT_EN           | [7]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | Test Pattern                                                                                                                     |                        |          |
|  714 |                | RESV_ALLON_1         | [6]         | 0x0001    | RW       |              | -        | -         | -                |          1 |                  |                                                       | reserved for enable ICG,                                                                                                         |                        |          |
|  715 |                | DMA_ALLON            | [5]         | 0x0001    | RW       |              |          | -         |                  |          1 |                  |                                                       | enable ICG, DMA                                                                                                                  |                        |          |
|  716 |                | TP_DCS_ALLON         | [4]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | test mode, enable ICG,U_tpmu dcs                                                                                                 |                        |          |
|  717 |                | TP_PHGEN_ALLON       | [3]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | test mode, enable ICG,U_tpmu ph_gen                                                                                              |                        |          |
|  718 |                | TP_FIFO_ALLON        | [2]         | 0x0000    | RW       |              |          | -         |                  |          1 |                  |                                                       | test mode, enable ICG,U_tpmu adc fifo                                                                                            |                        |          |
|  719 |                | TP_REGF_ALLON        | [1]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | -                                                     | test mode, enable ICG,U_tp_regf                                                                                                  |                        |          |
|  720 |                | TP_TXN_DEC_ALLON     | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | test mode, enable ICG,U_txn_dec                                                                                                  |                        |          |
|  721 | 392            | SCRIPT_DFT_CNT_CTL   | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  722 |                | RESERVED             | [15:14]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  723 |                | FW_DFT_LOOP_LEN      | [13:8]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | 搭配FW_DFT_I_COEF\FW_DFT_Q_COEF使用，0~63 => 1~64,                                                                               |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 如果填寫0，實際上是FW_DFT_COEF[0]一直循環!!                                                                                      |                        |          |
|  724 |                | RESERVED             | [7:2]       | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | reserved                                                                                                                         |                        |          |
|  725 |                | SCRIPT_CNT_EN        | [1]         | 0x0000    | RW       |              | -        | HS        | -                |          1 |                  |                                                       | enable script counter, L to H clear counter (32M clock)                                                                          |                        |          |
|  726 |                | SCRIPT_CNT_LATCH     | [0]         | 0x0000    | RW       |              | -        | HC        | -                |          1 |                  |                                                       | for latch script counter,                                                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | set1, HW auto clear                                                                                                              |                        |          |
|  727 | 394            | TXN_DEC_RST          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TXN_FLD          | -                                                     |                                                                                                                                  |                        |          |
|  728 |                | RESERVED             | [15:1]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  729 |                | TXN_DECODE_RST       | [0]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | reset txn_decoder function                                                                                                       |                        |          |
|  730 | 396            | TXN_DECODE_RAM_ADDR  | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TXN_FLD          | -                                                     |                                                                                                                                  |                        |          |
|  731 |                | TXN_DECODE_RAM_ADDR  | [15:0]      | 0x0000    | RW       |              | -        | HS        | -                |          1 |                  | 選擇要拿去做Decode的FRAME RAM，可以是0x6xxx 和 0x7xxx | TXN Decode起始位置，可以是frame buffer0/1的任意位置                                                                              |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 不限制從0x6000/0x7000開始                                                                                                        |                        |          |
|  732 | 398            | TXN_DECODE_CTL       | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TXN_FLD          | -                                                     |                                                                                                                                  |                        |          |
|  733 |                | RESERVED             | [15:6]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
|  734 |                | TXN_DECODE_BSH       | [5:1]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | barrel shift selection                                                                                                           |                        |          |
|  735 |                | RESERVED             | [0]         | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       | RESERVED                                                                                                                         |                        |          |
|  736 | 400            | TXN_DECODER_SEL      | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  737 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  738 |                | TXN_DECODE_RX_NUM    | [12:7]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | Decode的RX個數: 0~39，不可設低於6'd7                  | 有效TP數，1~39                                                                                                                   |                        |          |
|  739 |                | TXN_DECODE_TX_NUM    | [6:2]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | Decode的TX條數:0~21，不可設5'd0                       | 等同TXN的N，可為0~21                                                                                                             |                        |          |
|  740 |                | RESERVED             | [1]         | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
|  741 |                | TXN_DECODE_EN        | [0]         | 0x0000    | RW       |              | -        | HS        | -                |          2 |                  | Decode Enable                                         |                                                                                                                                  |                        |          |
|  742 | 402            | TXNDECODE_TB_00      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  743 |                | TXNDECODE_TB_00      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[0]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  744 | 404            | TXNDECODE_TB_01      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  745 |                | TXNDECODE_TB_01      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[1]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  746 | 406            | TXNDECODE_TB_02      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  747 |                | TXNDECODE_TB_02      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[2]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  748 | 408            | TXNDECODE_TB_03      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  749 |                | TXNDECODE_TB_03      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[3]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  750 | 410            | TXNDECODE_TB_04      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  751 |                | TXNDECODE_TB_04      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[4]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  752 | 412            | TXNDECODE_TB_05      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  753 |                | TXNDECODE_TB_05      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[5]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  754 | 414            | TXNDECODE_TB_06      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  755 |                | TXNDECODE_TB_06      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[6]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  756 | 416            | TXNDECODE_TB_07      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  757 |                | TXNDECODE_TB_07      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[7]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  758 | 418            | TXNDECODE_TB_08      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  759 |                | TXNDECODE_TB_08      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[8]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  760 | 420            | TXNDECODE_TB_09      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  761 |                | TXNDECODE_TB_09      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[9]  |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  762 | 422            | TXNDECODE_TB_10      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  763 |                | TXNDECODE_TB_10      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[10] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  764 | 424            | TXNDECODE_TB_11      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  765 |                | TXNDECODE_TB_11      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[11] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  766 | 426            | TXNDECODE_TB_12      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  767 |                | TXNDECODE_TB_12      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[12] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  768 | 428            | TXNDECODE_TB_13      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  769 |                | TXNDECODE_TB_13      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[13] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  770 | 430            | TXNDECODE_TB_14      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  771 |                | TXNDECODE_TB_14      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[14] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  772 | 432            | TXNDECODE_TB_15      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  773 |                | TXNDECODE_TB_15      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[15] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  774 | 434            | TXNDECODE_TB_16      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  775 |                | TXNDECODE_TB_16      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[16] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  776 | 436            | TXNDECODE_TB_17      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  777 |                | TXNDECODE_TB_17      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[17] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  778 | 438            | TXNDECODE_TB_18      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  779 |                | TXNDECODE_TB_18      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[18] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  780 | 440            | TXNDECODE_TB_19      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  781 |                | TXNDECODE_TB_19      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[19] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  782 | 442            | TXNDECODE_TB_20      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  783 |                | TXNDECODE_TB_20      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[20] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  784 | 444            | TXNDECODE_TB_21      | [15:0]      | 0x0000    | RW       |              | signed   |           |                  |          1 | TXN_FLD          |                                                       |                                                                                                                                  |                        |          |
|  785 |                | TXNDECODE_TB_21      | [15:0]      | 0x0000    | RW       |              | signed   |           | txndecode_tb[21] |          1 |                  |                                                       | txn coefficient cf(0/1/2...)                                                                                                     |                        | signed   |
|  786 | 446            | FW_DFT_I_COEF_0700   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  787 |                | FW_DFT_I_COEF_07     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[7]       |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  788 |                | FW_DFT_I_COEF_06     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[6]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  789 |                | FW_DFT_I_COEF_05     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[5]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  790 |                | FW_DFT_I_COEF_04     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[4]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  791 |                | FW_DFT_I_COEF_03     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[3]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  792 |                | FW_DFT_I_COEF_02     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[2]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  793 |                | FW_DFT_I_COEF_01     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[1]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  794 |                | FW_DFT_I_COEF_00     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[0]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  795 | 448            | FW_DFT_I_COEF_1508   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  796 |                | FW_DFT_I_COEF_15     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[15]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  797 |                | FW_DFT_I_COEF_14     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[14]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  798 |                | FW_DFT_I_COEF_13     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[13]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  799 |                | FW_DFT_I_COEF_12     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[12]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  800 |                | FW_DFT_I_COEF_11     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[11]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  801 |                | FW_DFT_I_COEF_10     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[10]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  802 |                | FW_DFT_I_COEF_09     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[9]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  803 |                | FW_DFT_I_COEF_08     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[8]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  804 | 450            | FW_DFT_I_COEF_2316   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  805 |                | FW_DFT_I_COEF_23     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[23]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  806 |                | FW_DFT_I_COEF_22     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[22]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  807 |                | FW_DFT_I_COEF_21     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[21]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  808 |                | FW_DFT_I_COEF_20     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[20]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  809 |                | FW_DFT_I_COEF_19     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[19]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  810 |                | FW_DFT_I_COEF_18     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[18]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  811 |                | FW_DFT_I_COEF_17     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[17]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  812 |                | FW_DFT_I_COEF_16     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[16]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  813 | 452            | FW_DFT_I_COEF_3124   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  814 |                | FW_DFT_I_COEF_31     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[31]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  815 |                | FW_DFT_I_COEF_30     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[30]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  816 |                | FW_DFT_I_COEF_29     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[29]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  817 |                | FW_DFT_I_COEF_28     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[28]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  818 |                | FW_DFT_I_COEF_27     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[27]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  819 |                | FW_DFT_I_COEF_26     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[26]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  820 |                | FW_DFT_I_COEF_25     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[25]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  821 |                | FW_DFT_I_COEF_24     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[24]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  822 | 454            | FW_DFT_I_COEF_3932   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  823 |                | FW_DFT_I_COEF_39     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[39]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  824 |                | FW_DFT_I_COEF_38     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[38]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  825 |                | FW_DFT_I_COEF_37     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[37]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  826 |                | FW_DFT_I_COEF_36     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[36]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  827 |                | FW_DFT_I_COEF_35     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[35]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  828 |                | FW_DFT_I_COEF_34     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[34]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  829 |                | FW_DFT_I_COEF_33     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[33]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  830 |                | FW_DFT_I_COEF_32     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[32]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  831 | 456            | FW_DFT_I_COEF_4740   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  832 |                | FW_DFT_I_COEF_47     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[47]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  833 |                | FW_DFT_I_COEF_46     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[46]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  834 |                | FW_DFT_I_COEF_45     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[45]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  835 |                | FW_DFT_I_COEF_44     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[44]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  836 |                | FW_DFT_I_COEF_43     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[43]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  837 |                | FW_DFT_I_COEF_42     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[42]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  838 |                | FW_DFT_I_COEF_41     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[41]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  839 |                | FW_DFT_I_COEF_40     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[40]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  840 | 458            | FW_DFT_I_COEF_5548   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  841 |                | FW_DFT_I_COEF_55     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[55]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  842 |                | FW_DFT_I_COEF_54     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[54]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  843 |                | FW_DFT_I_COEF_53     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[53]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  844 |                | FW_DFT_I_COEF_52     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[52]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  845 |                | FW_DFT_I_COEF_51     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[51]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  846 |                | FW_DFT_I_COEF_50     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[50]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  847 |                | FW_DFT_I_COEF_49     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[49]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  848 |                | FW_DFT_I_COEF_48     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[48]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  849 | 460            | FW_DFT_I_COEF_6356   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  850 |                | FW_DFT_I_COEF_63     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[63]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  851 |                | FW_DFT_I_COEF_62     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[62]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  852 |                | FW_DFT_I_COEF_61     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_i[61]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  853 |                | FW_DFT_I_COEF_60     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_i[60]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  854 |                | FW_DFT_I_COEF_59     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_i[59]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  855 |                | FW_DFT_I_COEF_58     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_i[58]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  856 |                | FW_DFT_I_COEF_57     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_i[57]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  857 |                | FW_DFT_I_COEF_56     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_i[56]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  858 | 462            | FW_DFT_Q_COEF_0700   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  859 |                | FW_DFT_Q_COEF_07     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[7]       |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  860 |                | FW_DFT_Q_COEF_06     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[6]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  861 |                | FW_DFT_Q_COEF_05     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[5]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  862 |                | FW_DFT_Q_COEF_04     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[4]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  863 |                | FW_DFT_Q_COEF_03     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[3]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  864 |                | FW_DFT_Q_COEF_02     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[2]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  865 |                | FW_DFT_Q_COEF_01     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[1]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  866 |                | FW_DFT_Q_COEF_00     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[0]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  867 | 464            | FW_DFT_Q_COEF_1508   | [15:0]      | 0x0000    | RW       |              | signed   | -         |                  |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  868 |                | FW_DFT_Q_COEF_15     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[15]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  869 |                | FW_DFT_Q_COEF_14     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[14]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  870 |                | FW_DFT_Q_COEF_13     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[13]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  871 |                | FW_DFT_Q_COEF_12     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[12]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  872 |                | FW_DFT_Q_COEF_11     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[11]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  873 |                | FW_DFT_Q_COEF_10     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[10]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  874 |                | FW_DFT_Q_COEF_09     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[9]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  875 |                | FW_DFT_Q_COEF_08     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[8]       |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  876 | 466            | FW_DFT_Q_COEF_2316   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  877 |                | FW_DFT_Q_COEF_23     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[23]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  878 |                | FW_DFT_Q_COEF_22     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[22]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  879 |                | FW_DFT_Q_COEF_21     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[21]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  880 |                | FW_DFT_Q_COEF_20     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[20]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  881 |                | FW_DFT_Q_COEF_19     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[19]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  882 |                | FW_DFT_Q_COEF_18     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[18]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  883 |                | FW_DFT_Q_COEF_17     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[17]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  884 |                | FW_DFT_Q_COEF_16     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[16]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  885 | 468            | FW_DFT_Q_COEF_3124   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  886 |                | FW_DFT_Q_COEF_31     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[31]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  887 |                | FW_DFT_Q_COEF_30     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[30]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  888 |                | FW_DFT_Q_COEF_29     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[29]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  889 |                | FW_DFT_Q_COEF_28     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[28]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  890 |                | FW_DFT_Q_COEF_27     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[27]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  891 |                | FW_DFT_Q_COEF_26     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[26]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  892 |                | FW_DFT_Q_COEF_25     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[25]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  893 |                | FW_DFT_Q_COEF_24     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[24]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  894 | 470            | FW_DFT_Q_COEF_3932   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  895 |                | FW_DFT_Q_COEF_39     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[39]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  896 |                | FW_DFT_Q_COEF_38     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[38]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  897 |                | FW_DFT_Q_COEF_37     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[37]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  898 |                | FW_DFT_Q_COEF_36     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[36]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  899 |                | FW_DFT_Q_COEF_35     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[35]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  900 |                | FW_DFT_Q_COEF_34     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[34]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  901 |                | FW_DFT_Q_COEF_33     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[33]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  902 |                | FW_DFT_Q_COEF_32     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[32]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  903 | 472            | FW_DFT_Q_COEF_4740   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  904 |                | FW_DFT_Q_COEF_47     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[47]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  905 |                | FW_DFT_Q_COEF_46     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[46]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  906 |                | FW_DFT_Q_COEF_45     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[45]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  907 |                | FW_DFT_Q_COEF_44     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[44]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  908 |                | FW_DFT_Q_COEF_43     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[43]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  909 |                | FW_DFT_Q_COEF_42     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[42]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  910 |                | FW_DFT_Q_COEF_41     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[41]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  911 |                | FW_DFT_Q_COEF_40     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[40]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  912 | 474            | FW_DFT_Q_COEF_5548   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  913 |                | FW_DFT_Q_COEF_55     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[55]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  914 |                | FW_DFT_Q_COEF_54     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[54]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  915 |                | FW_DFT_Q_COEF_53     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[53]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  916 |                | FW_DFT_Q_COEF_52     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[52]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  917 |                | FW_DFT_Q_COEF_51     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[51]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  918 |                | FW_DFT_Q_COEF_50     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[50]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  919 |                | FW_DFT_Q_COEF_49     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[49]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  920 |                | FW_DFT_Q_COEF_48     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[48]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  921 | 476            | FW_DFT_Q_COEF_6356   | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  922 |                | FW_DFT_Q_COEF_63     | [15:14]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[63]      |          1 |                  | -                                                     | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  923 |                | FW_DFT_Q_COEF_62     | [13:12]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[62]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  924 |                | FW_DFT_Q_COEF_61     | [11:10]     | 0x0000    | RW       |              | signed   | -         | dfttb_q[61]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  925 |                | FW_DFT_Q_COEF_60     | [9:8]       | 0x0000    | RW       |              | signed   | -         | dfttb_q[60]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  926 |                | FW_DFT_Q_COEF_59     | [7:6]       | 0x0000    | RW       |              | signed   |           | dfttb_q[59]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  927 |                | FW_DFT_Q_COEF_58     | [5:4]       | 0x0000    | RW       |              | signed   |           | dfttb_q[58]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  928 |                | FW_DFT_Q_COEF_57     | [3:2]       | 0x0000    | RW       |              | signed   |           | dfttb_q[57]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  929 |                | FW_DFT_Q_COEF_56     | [1:0]       | 0x0000    | RW       |              | signed   |           | dfttb_q[56]      |          1 |                  |                                                       | 0x0: "0", 0x1: "+1", 0x2: "-1"                                                                                                   |                        |          |
|  930 | 478            | ANC_COEF_0100        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  931 |                | ANC_COEFF_01         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[1]      |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  932 |                | ANC_COEFF_00         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[0]      |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  933 | 480            | ANC_COEF_0302        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  934 |                | ANC_COEFF_03         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[3]      |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  935 |                | ANC_COEFF_02         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[2]      |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  936 | 482            | ANC_COEF_0504        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  937 |                | ANC_COEFF_05         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[5]      |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  938 |                | ANC_COEFF_04         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[4]      |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  939 | 484            | ANC_COEF_0706        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  940 |                | ANC_COEFF_07         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[7]      |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  941 |                | ANC_COEFF_06         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[6]      |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  942 | 486            | ANC_COEF_0908        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  943 |                | ANC_COEFF_09         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[9]      |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  944 |                | ANC_COEFF_08         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[8]      |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  945 | 488            | ANC_COEF_1110        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  946 |                | ANC_COEFF_11         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[11]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  947 |                | ANC_COEFF_10         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[10]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  948 | 490            | ANC_COEF_1312        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  949 |                | ANC_COEFF_13         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[13]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  950 |                | ANC_COEFF_12         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[12]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  951 | 492            | ANC_COEF_1514        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  952 |                | ANC_COEFF_15         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[15]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  953 |                | ANC_COEFF_14         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[14]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  954 | 494            | ANC_COEF_1716        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  955 |                | ANC_COEFF_17         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[17]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  956 |                | ANC_COEFF_16         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[16]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  957 | 496            | ANC_COEF_1918        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  958 |                | ANC_COEFF_19         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[19]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  959 |                | ANC_COEFF_18         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[18]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  960 | 498            | ANC_COEF_2120        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  961 |                | ANC_COEFF_21         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[21]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  962 |                | ANC_COEFF_20         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[20]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  963 | 500            | ANC_COEF_2322        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  964 |                | ANC_COEFF_23         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[23]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  965 |                | ANC_COEFF_22         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[22]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  966 | 502            | ANC_COEF_2524        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  967 |                | ANC_COEFF_25         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[25]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  968 |                | ANC_COEFF_24         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[24]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  969 | 504            | ANC_COEF_2726        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  970 |                | ANC_COEFF_27         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[27]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  971 |                | ANC_COEFF_26         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[26]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  972 | 506            | ANC_COEF_2928        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  973 |                | ANC_COEFF_29         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[29]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  974 |                | ANC_COEFF_28         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[28]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  975 | 508            | ANC_COEF_3130        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  976 |                | ANC_COEFF_31         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[31]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  977 |                | ANC_COEFF_30         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[30]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  978 | 510            | ANC_COEF_3332        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  979 |                | ANC_COEFF_33         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[33]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  980 |                | ANC_COEFF_32         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[32]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  981 | 512            | ANC_COEF_3534        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  982 |                | ANC_COEFF_35         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[35]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  983 |                | ANC_COEFF_34         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[34]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  984 | 514            | ANC_COEF_3736        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  985 |                | ANC_COEFF_37         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[37]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  986 |                | ANC_COEFF_36         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[36]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  987 | 516            | ANC_COEF_3938        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  988 |                | ANC_COEFF_39         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[39]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  989 |                | ANC_COEFF_38         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[38]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  990 | 518            | ANC_COEF_4140        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  991 |                | ANC_COEFF_41         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[41]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  992 |                | ANC_COEFF_40         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[40]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  993 | 520            | ANC_COEF_4342        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  994 |                | ANC_COEFF_43         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[43]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  995 |                | ANC_COEFF_42         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[42]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  996 | 522            | ANC_COEF_4544        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
|  997 |                | ANC_COEFF_45         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[45]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  998 |                | ANC_COEFF_44         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[44]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
|  999 | 524            | ANC_COEF_4746        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1000 |                | ANC_COEFF_47         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[47]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1001 |                | ANC_COEFF_46         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[46]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1002 | 526            | ANC_COEF_4948        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1003 |                | ANC_COEFF_49         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[49]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1004 |                | ANC_COEFF_48         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[48]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1005 | 528            | ANC_COEF_5150        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1006 |                | ANC_COEFF_51         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[51]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1007 |                | ANC_COEFF_50         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[50]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1008 | 530            | ANC_COEF_5352        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1009 |                | ANC_COEFF_53         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[53]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1010 |                | ANC_COEFF_52         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[52]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1011 | 532            | ANC_COEF_5554        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1012 |                | ANC_COEFF_55         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[55]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1013 |                | ANC_COEFF_54         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[54]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1014 | 534            | ANC_COEF_5756        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1015 |                | ANC_COEFF_57         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[57]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1016 |                | ANC_COEFF_56         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[56]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1017 | 536            | ANC_COEF_5958        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1018 |                | ANC_COEFF_59         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[59]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1019 |                | ANC_COEFF_58         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[58]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1020 | 538            | ANC_COEF_6160        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1021 |                | ANC_COEFF_61         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[61]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1022 |                | ANC_COEFF_60         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[60]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1023 | 540            | ANC_COEF_6362        | [15:0]      | 0x0000    | RW       |              | signed   | -         | -                |          1 | DP_FLD           | -                                                     |                                                                                                                                  |                        |          |
| 1024 |                | ANC_COEFF_63         | [15:8]      | 0x0000    | RW       |              | signed   | -         | anc_coef[63]     |          1 |                  | -                                                     | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1025 |                | ANC_COEFF_62         | [7:0]       | 0x0000    | RW       |              | signed   | -         | anc_coef[62]     |          1 |                  |                                                       | ANC Reference Input，Q1.6                                                                                                        |                        |          |
| 1026 | 542            | TCC0_PRD             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TCC_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1027 |                | TCC0_PRD             | [15:0]      | 0x0000    | RW       |              | -        | HS        | -                |          1 |                  |                                                       | period = TCC_CLK * (TCC_PRD+1), TCC_PRD 必須大於0                                                                                |                        |          |
| 1028 | 544            | TCC1_PRD             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TCC_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1029 |                | TCC1_PRD             | [15:0]      | 0x0000    | RW       |              | -        | HS        | -                |          1 |                  |                                                       | period = TCC_CLK * (TCC_PRD+1), TCC_PRD 必須大於0                                                                                |                        |          |
| 1030 | 546            | TCC2_PRD             | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TCC_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1031 |                | TCC2_PRD             | [15:0]      | 0x0000    | RW       |              | -        | HS        | -                |          1 |                  |                                                       | period = TCC_CLK * (TCC_PRD+1), TCC_PRD 必須大於0                                                                                |                        |          |
| 1032 | 548            | TCC_CTL_DIV          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | TCC_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1033 |                | RESERVED             | [15]        | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
| 1034 |                | TCC2_EN              | [14]        | 0x0000    | RW       |              |          | HS        |                  |          2 |                  |                                                       | tcc2 enable control bit                                                                                                          |                        |          |
| 1035 |                | TCC1_EN              | [13]        | 0x0000    | RW       |              | -        | HS        | -                |          2 |                  |                                                       | tcc1 enable control bit                                                                                                          |                        |          |
| 1036 |                | TCC0_EN              | [12]        | 0x0000    | RW       |              |          | HS        |                  |          2 |                  |                                                       | tcc0 enable control bit                                                                                                          |                        |          |
| 1037 |                | TCC2_DIV             | [11:8]      | 0x0000    | RW       |              |          | HS        |                  |          1 |                  |                                                       | 0: TCC_PRD_CLK = TP_CLK/(2^ TCC_DIV)                                                                                             |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1~15: TCC_PRD1_CLK = TP_CLK/(2^ TCC_DIV) - 1                                                                                     |                        |          |
| 1038 |                | TCC1_DIV             | [7:4]       | 0x0000    | RW       |              |          | HS        |                  |          1 |                  |                                                       | 0: TCC_PRD_CLK = TP_CLK/(2^ TCC_DIV)                                                                                             |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1~15: TCC_PRD1_CLK = TP_CLK/(2^ TCC_DIV) - 1                                                                                     |                        |          |
| 1039 |                | TCC0_DIV             | [3:0]       | 0x0000    | RW       |              |          | HS        |                  |          1 |                  |                                                       | 0: TCC_PRD_CLK = TP_CLK/(2^ TCC_DIV)                                                                                             |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1~15: TCC_PRD1_CLK = TP_CLK/(2^ TCC_DIV) - 1                                                                                     |                        |          |
| 1040 | 550            | SCRIPT_CNT_O         | [15:0]      | 0x0000    | RO       |              | -        | -         | -                |          1 | DPO_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1041 |                | SCRIPT_CNT_O         | [15:0]      | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  |                        |          |
| 1042 | 552            | IQ_OV                | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | DPO_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1043 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     | reserved                                                                                                                         |                        |          |
| 1044 |                | CMD_DIV0_FLAG        | [12]        | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | 劇本除法遇到除0，會立Flag，該筆運算會以0x7FFF處理                                                                                |                        |          |
| 1045 |                | ANC_W_OV             | [11]        | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | ANC Weighting 飽和警示                                                                                                           |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | SPTRIG後自動clear                                                                                                                |                        |          |
| 1046 |                | ANCIIR_OUT_OV        | [10]        | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | ANC 或 IIR 電路輸出為正飽和或負飽和警示                                                                                          |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | SPTRIG後自動clear                                                                                                                |                        |          |
| 1047 |                | ABS_BSH_OV           | [9]         | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       | IF ABSACC_BSH > 0x7FFF or < 0x8000, HW Set 1                                                                                     |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Auto clear at SP_TRIG = 1(有開到的bin才會clear)                                                                                  |                        |          |
| 1048 |                | IQ_BSH_OV            | [8]         | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       | IF IQ > 0x7FFF or < 0x8000, HW Set 1                                                                                             |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Auto clear at SP_TRIG = 1(有開到的bin才會clear)                                                                                  |                        |          |
| 1049 |                | RESERVED             | [7:3]       | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | reserved                                                                                                                         |                        |          |
| 1050 |                | TXN_DECODE_BSH_OV    | [2]         | 0x0000    | RO       |              | -        | -         | -                |          1 |                  |                                                       | IF IQ > 0x7FFF or < 0x8000, HW Set 1 .                                                                                           |                        |          |
| 1051 |                | SQR_BSH_OV           | [1]         | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | IF SQR > 0xFFFF  HW Set 1 .                                                                                                      |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Auto clear at SP_TRIG = 1                                                                                                        |                        |          |
| 1052 |                | RAW_DA_OV            | [0]         | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | IF RAW(ADC IP output data) = 0xFFF/0xFFC/0xFF0/0,  HW Set 1 .                                                                    |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Auto clear at SP_TRIG = 1                                                                                                        |                        |          |
| 1053 | 554            | LPS_DV_CTL           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | LPS_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1054 |                | LPS_DV_EN            | [15]        | 0x0000    | RW       |              | -        | HC        | -                |          4 |                  | -                                                     | start calculate dV and detect single/double click                                                                                |                        |          |
| 1055 |                | RESERVED             | [14:10]     | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       | Reserved                                                                                                                         |                        |          |
| 1056 |                | LPS_DV_BASE_UPDATE   | [9]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | LPS_DV_W_BK+LPS_DV_BASE_UPDATE = 1                    | 是否要更新base值                                                                                                                 |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0: 不更新                                                                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 1: 更新                                                                                                                          |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | (與LPS_DV_W_BK不能同時開啟， LPS_DV_W_BK+LPS_DV_BASE_UPDATE = 1)                                                                 |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |                                                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | if( LPS_DV_ANY_FLG == 0)                                                                                                         |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |         if(LPS_DV_BASE_UPDATE)                                                                                                   |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       |               NEW_BASE =  (LPS_DV_RAM1 >>  3) + (LPS_DV_RAM0 - (LPS_DV_RAM0 >> 3)) ;                                             |                        |          |
| 1057 |                | LPS_DVMD_SEL         | [8]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | 選擇計算dv方式, 1: dv = LPS_DV_RAM1 - (LPS_DV_RAM0 or LPS_DV_GLB_BASE), 0: dv =  (LPS_DV0_RAM0 or LPS_DV_GLB_BASE)- LPS_DV_RAM1; |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | *ADCO - base or base - ADCO                                                                                                      |                        |          |
| 1058 |                | LPS_DV_W_BK          | [7]         | 0x0000    | RW       |              | -        | -         | -                |          1 |                  | LPS_DV_W_BK+LPS_DV_BASE_UPDATE = 1                    | dv是否要寫回LPS_DV_RAM1(ADCO值, 1:蓋掉LPS_DV_RAM1(ADCO值)                                                                        |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | *如果LPS_DW_W_BK=1, LPS_DVBASE_UPDATE必為0                                                                                       |                        |          |
| 1059 |                | LPS_DV_TRACE_SEL     | [6]         | 0x0000    | RW       |              | -        | -         | -                |          3 |                  |                                                       | 0: use RX counter & flag, 1: use TX counter & flag                                                                               |                        |          |
| 1060 |                | LPS_DV_HIT_STATUS_RX | [5:4]       | 0x0000    | RO       |              | -        | -         | -                |          5 |                  |                                                       | RX hit status, 0: no click, 1: single click, 2: double click                                                                     |                        |          |
| 1061 |                | LPS_DV_HIT_STATUS_TX | [3:2]       | 0x0000    | RO       |              | -        | -         | -                |          5 |                  |                                                       | TX hit status, 0: no click, 1: single click, 2: double click                                                                     |                        |          |
| 1062 |                | LSP_DV_ANY_FLG       | [1]         | 0x0000    | RO       |              | -        | -         | -                |          5 |                  |                                                       | 初判，任意 TP 高過 TH (被標為1)則立 FLAG，用以達到過去8018 WOT 任意觸碰即喚醒的功能                                              |                        |          |
| 1063 |                | LPS_DV_OV_FLG        | [0]         | 0x0000    | RO       |              | -        | -         | -                |          5 |                  | -                                                     | 當DV > 7fff 時, LPS_DV_OV_FLG=1                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | LPS_DV_EN L to H auto clear                                                                                                      |                        |          |
| 1064 | 556            | LPS_BIN_THD          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | LPS_FLD          | -                                                     | binary threshold(16bits, unsigned), > THD as 1, <= THD as 0                                                                      |                        |          |
| 1065 |                | LPS_BIN_THD          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1066 | 558            | LPS_DV_RAM0_ADDR     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          3 | LPS_FLD          | -                                                     | LPS_DV_RAM0 start address(base)                                                                                                  |                        |          |
| 1067 |                | LPS_DV_RAM0_ADDR     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          3 |                  |                                                       |                                                                                                                                  |                        |          |
| 1068 | 560            | LPS_DV_RAM1_ADDR     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          3 | LPS_FLD          | -                                                     | LPS_DV_RAM1 start address(ADC)                                                                                                   |                        |          |
| 1069 |                | LPS_DV_RAM1_ADDR     | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          3 |                  |                                                       |                                                                                                                                  |                        |          |
| 1070 | 562            | LPS_DV_LEN           | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          3 | LPS_FLD          | -                                                     | LPS_DV length(決定做幾筆DV) p.s.請確認填入值是否需要-1才是實際值(zero base)，如果是的話能否改成不用-1                            |                        |          |
| 1071 |                | RESERVED             | [15:6]      | 0x0000    | RO       |              | -        | -         | -                |          3 |                  | -                                                     |                                                                                                                                  |                        |          |
| 1072 |                | LPS_DV_LEN           | [5:0]       | 0x0000    | RW       |              | -        | -         | -                |          3 |                  | <= 40                                                 | DV一次最多40筆 (RX)                                                                                                              |                        |          |
| 1073 | 564            | LPS_DBN_CTL          | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          1 | LPS_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1074 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              | -        | -         | -                |          1 |                  | -                                                     |                                                                                                                                  |                        |          |
| 1075 |                | LPS_BYPASS_BOUNDARY  | [12:11]     | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | LPS計算時會直接忽略左右邊緣各N條trace的值，N = 0~3                                                                               |                        |          |
| 1076 |                | LPS_COUNTER_CLR      | [10]        | 0x0000    | RW       |              |          | HS        |                  |          1 |                  |                                                       | 手動清除所有counter, FW set, HW auto clear                                                                                       |                        |          |
| 1077 |                | LPS_CONTACT_WDLEN    | [9:3]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | finger down window length, depending on report rate, ex: 6 for 60Hz、 3 for 30Hz                                                 |                        |          |
| 1078 |                | LPS_FIN_WIDTH        | [2:0]       | 0x0000    | RW       |              | -        | -         | -                |          1 |                  |                                                       | finger width(unit: trace), ex: 3                                                                                                 |                        |          |
| 1079 | 566            | LPS_SCAN_DONE        | [15:0]      | 0x0000    | RW       |              | -        | -         | -                |          5 | LPS_FLD          | -                                                     |                                                                                                                                  |                        |          |
| 1080 |                | SPARE_A              | [15:1]      | 0x0000    | RW       |              | -        | -         | -                |          5 |                  |                                                       |                                                                                                                                  |                        |          |
| 1081 |                | LPS_SCAN_DONE        | [0]         | 0x0000    | RW       |              | -        | HC        | -                |          5 |                  | -                                                     | FW set HW clear                                                                                                                  |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | WOT使用, 設定於SCAN區間都結束後(包含關閉ENTP…), 如果LPS_SCAN_END=1,會trig WOT電路關閉IRC24M                                      |                        |          |
| 1082 | 568            | Script_pattern_addr  | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
| 1083 |                | RESERVED             | [15:14]     | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1084 |                | Script_pattern_addr  | [13:1]      | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | adr 0~3071                                                                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 設定3K RAM的address 起點，從起點取值，超過3K RAM的範圍，Data數值以0取代                                                          |                        |          |
| 1085 |                | Script_pattern_en    | [0]         | 0x0000    | RW       |              |          |           |                  |          1 |                  | if (script_pattern_en) fix_pattern_en==1              | adr 0~3071                                                                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 使用3K RAM的資料取代fix pattern data                                                                                             |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 設定3K RAM的address 起點，從起點取值，超過3K RAM的範圍，Data數值以0取代                                                          |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 0:disable   ;   1:enable                                                                                                         |                        |          |
| 1086 | 570            | RAW_DATA_DEBUG       | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | DP_FLD           |                                                       |                                                                                                                                  |                        |          |
| 1087 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1088 |                | RAW_DATA_ADDR        | [12:0]      | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       | adr 0~3071                                                                                                                       |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | Datapath RAW DATA 放到3K RAM的起始address，放到3K RAM的最終address就不放了。                                                     |                        |          |
|      |                |                      |             |           |          |              |          |           |                  |            |                  |                                                       | 當Raw mode=1 & script_pattern_en=1, raw data 會根據scan_frame_ram放在特定frame ram，而不會看RAW_DATA_ADDR                        |                        |          |
| 1089 | 572            | ADDR_MMRX_SELKC      | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | TOP_FLD          |                                                       |                                                                                                                                  |                        |          |
| 1090 |                | ADDR_MMRX_SELKC      | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1091 | 574            | ADDR_TPGA_TPOFF      | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 | TOP_FLD          |                                                       |                                                                                                                                  |                        |          |
| 1092 |                | ADDR_TPGA_TPOFF      | [15:0]      | 0x0000    | RW       |              |          |           |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1093 | 1024-1102      | TPOFF0               | [15:0]      | 0x0000    | RW       |              | signed   |           | TPOFF0           |          1 | MEM_FLD          |                                                       |                                                                                                                                  |                        |          |
| 1094 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1095 |                | TPOFF0               | [12:0]      | 0x0000    | RW       |              | signed   |           | TPOFF0           |          1 |                  |                                                       | TP_OFFSET even sample                                                                                                            |                        |          |
| 1096 | 1104-1182      | TPOFF1               | [15:0]      | 0x0000    | RW       |              | signed   |           | TPOFF1           |          1 | MEM_FLD          |                                                       |                                                                                                                                  |                        |          |
| 1097 |                | RESERVED             | [15:13]     | 0x0000    | RO       |              |          |           |                  |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1098 |                | TPOFF1               | [12:0]      | 0x0000    | RW       |              | signed   |           | TPOFF1           |          1 |                  |                                                       | TP_OFFSET odd sample                                                                                                             |                        |          |
| 1099 | 1184-1262      | TPGAIN0              | [15:0]      | 0x0000    | RW       |              | -        |           | TPGAIN0          |          1 | MEM_FLD          |                                                       |                                                                                                                                  |                        |          |
| 1100 |                | TPGAIN0              | [7:0]       | 0x0000    | RW       |              |          |           | TPGAIN0          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
| 1101 | 1264-1342      | TPGAIN1              | [15:0]      | 0x0000    | RW       |              | -        |           | TPGAIN1          |          1 | MEM_FLD          |                                                       |                                                                                                                                  |                        |          |
| 1102 |                | TPGAIN1              | [7:0]       | 0x0000    | RW       |              |          |           | TPGAIN1          |          1 |                  |                                                       |                                                                                                                                  |                        |          |
