
---------- Begin Simulation Statistics ----------
final_tick                               15691292984682                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131350                       # Simulator instruction rate (inst/s)
host_mem_usage                               17332148                       # Number of bytes of host memory used
host_op_rate                                   243763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5498.55                       # Real time elapsed on the host
host_tick_rate                                7281173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   722235212                       # Number of instructions simulated
sim_ops                                    1340339830                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040036                       # Number of seconds simulated
sim_ticks                                 40035866058                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       484047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       968950                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          502                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  15                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 39                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     17.39%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13288                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  16                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     73.08%     73.08% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     23.08%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests        40849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        82484                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          549                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 19                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu2.num_int_insts                          29                       # number of integer instructions
system.cpu2.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                26                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       24     82.76%     82.76% # Class of executed instruction
system.cpu2.op_class::IntMult                       1      3.45%     86.21% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.21% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     10.34%     96.55% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        29                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1691443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2817                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3300308                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2817                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu3.num_int_insts                          14                       # number of integer instructions
system.cpu3.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1270504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2555916                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       598417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1274728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        168206843                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       114237745                       # number of cc regfile writes
system.switch_cpus0.committedInsts          127119540                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            237417734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.945785                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.945785                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           857007                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          653360                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  90973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2914266                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        30597234                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.761062                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            66317492                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          16362223                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20516658                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     61795462                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        76692                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     20129137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    403682132                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49955269                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5499594                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    331956415                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          6450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        20139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2583723                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        28049                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19594                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1611075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1303191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        458959339                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            329588910                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.559791                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        256921446                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.741370                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             331334494                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       514313459                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      294440937                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.057322                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.057322                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1794849      0.53%      0.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    260393516     77.16%     77.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1644707      0.49%     78.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      4740293      1.40%     79.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        28495      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        27061      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        59261      0.02%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd        56331      0.02%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       125966      0.04%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         1459      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     51286798     15.20%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     16561630      4.91%     99.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       433563      0.13%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       302085      0.09%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     337456014                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        1055737                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      2102070                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      1013721                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1217714                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5745298                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017025                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4851552     84.44%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     84.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        703746     12.25%     96.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178462      3.11%     99.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         4702      0.08%     99.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6836      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     340350726                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    800308853                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    328575189                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    568747479                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         403682123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        337456014                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    166264294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1616781                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    243294153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    120136821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.808931                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.591398                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     36930883     30.74%     30.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12679946     10.55%     41.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11909064      9.91%     51.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11679916      9.72%     60.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11680156      9.72%     70.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11273779      9.38%     80.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10555151      8.79%     88.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7925641      6.60%     95.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5502285      4.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    120136821                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.806805                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3495568                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1964200                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     61795462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     20129137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      129473421                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               120227794                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        207020973                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       212134527                       # number of cc regfile writes
system.switch_cpus1.committedInsts          217018537                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            425174307                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.553998                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.553998                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6894                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6986                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 239257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2464776                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        40576686                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.208571                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           147309837                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          40061800                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       14677231                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    116723921                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10797                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     46664625                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    549890393                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    107248037                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6817211                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    505987155                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            35                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         2890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2011131                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         2938                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        34823                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1227477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1237299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        568187159                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            502835846                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668556                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        379864938                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.182359                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             504937912                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       731066407                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      424402432                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.805061                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.805061                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1118227      0.22%      0.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    358042977     69.82%     70.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3032990      0.59%     70.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        32116      0.01%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    109686876     21.39%     92.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     40877256      7.97%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         7008      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6922      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     512804372                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          19755                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        33700                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        13788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        14850                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           15921834                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.031049                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       10206113     64.10%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4714659     29.61%     93.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       995237      6.25%     99.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2556      0.02%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3269      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     527588224                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1162786455                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    502822058                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    674625551                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         549890393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        512804372                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    124716001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1301046                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    159872702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    119988537                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.273778                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.840600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25966566     21.64%     21.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3917131      3.26%     24.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5016431      4.18%     29.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8058880      6.72%     35.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11659507      9.72%     45.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13069098     10.89%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     19223153     16.02%     72.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     17266865     14.39%     86.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     15810906     13.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    119988537                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.265273                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     23607937                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     14362344                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    116723921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     46664625                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      241308009                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               120227794                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        189719677                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       287552931                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            466668467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.480911                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.480911                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         15255718                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         8167001                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  55019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2105502                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39269437                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.084207                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            80523399                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11497266                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        5458960                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     70936759                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        12457                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12762147                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    517000594                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69026133                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5969737                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491035162                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3759883                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1997215                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3760425                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        21395                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       679420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1426082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        607980629                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            489547154                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.664192                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        403816036                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.071830                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             490902648                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       695932388                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      450718582                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.079386                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.079386                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2165051      0.44%      0.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    387307616     77.93%     78.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     21867578      4.40%     82.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        36823      0.01%     82.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       538026      0.11%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           14      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       510141      0.10%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       741966      0.15%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       825844      0.17%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       472479      0.10%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       204902      0.04%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult       896073      0.18%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt          559      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     66478121     13.38%     96.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7351880      1.48%     98.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      3346215      0.67%     99.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4261612      0.86%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     497004900                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       13771828                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     26735838                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12763517                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     14522427                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7391615                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014872                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6343882     85.83%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          164      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3607      0.05%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          697      0.01%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd         2665      0.04%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        40238      0.54%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        41243      0.56%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175927      2.38%     89.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        27437      0.37%     89.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       309916      4.19%     93.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       445839      6.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     488459636                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1096154129                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    476783637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    552831631                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         517000594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        497004900                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     50332098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1315778                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     71518132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    120172775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.135753                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.684391                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20017877     16.66%     16.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7019854      5.84%     22.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8944401      7.44%     29.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     13186934     10.97%     40.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10049890      8.36%     49.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     14420727     12.00%     61.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     20511033     17.07%     78.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11010423      9.16%     87.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     15011636     12.49%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    120172775                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.133860                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1238784                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2441451                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     70936759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12762147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      160775688                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               120227794                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         68758679                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        53994933                       # number of cc regfile writes
system.switch_cpus3.committedInsts          128097074                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            211079222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.938568                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.938568                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        150519355                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        76802492                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  41461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        11194                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15732697                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.757055                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            47322455                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          13968807                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       21023737                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     33376752                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13994229                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    211407597                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     33353648                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        26902                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    211246841                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         90976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     12338086                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         11849                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     12502298                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          807                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         1793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         9401                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        260483618                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            211218133                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.611776                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        159357739                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.756816                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             211230827                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       207897991                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      101525297                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.065453                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.065453                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         9190      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118475456     56.08%     56.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3748      0.00%     56.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     56.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4424093      2.09%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4813219      2.28%     60.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2656682      1.26%     61.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     13757117      6.51%     68.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.18%     68.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3194882      1.51%     69.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2604028      1.23%     71.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     13212632      6.25%     77.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       409602      0.19%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12888622      6.10%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6278873      2.97%     86.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20476903      9.69%     96.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      7691864      3.64%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     211273743                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       90970276                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    181332208                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     90338692                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     90565319                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2088975                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009888                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1204139     57.64%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         64216      3.07%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        94784      4.54%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        18321      0.88%     66.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       100089      4.79%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        276867     13.25%     84.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         9334      0.45%     84.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       319979     15.32%     99.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         1246      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     122383252                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    363494406                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    120879441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    121171451                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         211407588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        211273743                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       328375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3820                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       541494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    120186333                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.757885                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.767027                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     79064675     65.79%     65.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3413539      2.84%     68.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      3423519      2.85%     71.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      3588432      2.99%     74.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5171886      4.30%     78.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5694069      4.74%     83.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      5615506      4.67%     88.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6320711      5.26%     93.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7893996      6.57%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    120186333                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.757279                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       736016                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       702418                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     33376752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13994229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       86707685                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               120227794                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     54929914                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        54929914                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     54929914                       # number of overall hits
system.cpu0.dcache.overall_hits::total       54929914                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       984573                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        984577                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       984573                       # number of overall misses
system.cpu0.dcache.overall_misses::total       984577                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   5657590080                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5657590080                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   5657590080                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5657590080                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     55914487                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     55914491                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     55914487                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     55914491                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017609                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017609                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017609                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017609                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5746.237283                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5746.213938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5746.237283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5746.213938                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          185                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          185                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       475599                       # number of writebacks
system.cpu0.dcache.writebacks::total           475599                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       508340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       508340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       508340                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       508340                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       476233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       476233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       476233                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       476233                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   2983623723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2983623723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   2983623723                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2983623723                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008517                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008517                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008517                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008517                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6265.050349                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6265.050349                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6265.050349                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6265.050349                       # average overall mshr miss latency
system.cpu0.dcache.replacements                475599                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     42452186                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42452186                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       894948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       894952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   5051733876                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5051733876                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     43347134                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43347138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.020646                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020646                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5644.723354                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5644.698125                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       508192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       508192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       386756                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       386756                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   2408339916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2408339916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6227.026642                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6227.026642                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     12477728                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12477728                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89625                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89625                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    605856204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    605856204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     12567353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12567353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.007132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007132                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6759.901858                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6759.901858                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89477                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89477                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    575283807                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    575283807                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.007120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6429.404283                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6429.404283                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.045628                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           55406152                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           476111                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           116.372342                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257120955                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.174256                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.871371                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000340                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997796                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        447792039                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       447792039                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40968999                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40969017                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40968999                       # number of overall hits
system.cpu0.icache.overall_hits::total       40969017                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         9402                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9404                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         9402                       # number of overall misses
system.cpu0.icache.overall_misses::total         9404                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    106871355                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    106871355                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    106871355                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    106871355                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40978401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40978421                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40978401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40978421                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000229                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000229                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11366.874601                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11364.457146                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11366.874601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11364.457146                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8322                       # number of writebacks
system.cpu0.icache.writebacks::total             8322                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          612                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          612                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          612                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          612                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         8790                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8790                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         8790                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8790                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     90323919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     90323919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     90323919                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     90323919                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10275.758703                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10275.758703                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10275.758703                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10275.758703                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8322                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40968999                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40969017                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         9402                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9404                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    106871355                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    106871355                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40978401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40978421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11366.874601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11364.457146                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          612                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          612                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         8790                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8790                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     90323919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     90323919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10275.758703                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10275.758703                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          461.175311                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40977809                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8792                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4660.806301                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   459.175311                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.896827                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.900733                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        327836160                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       327836160                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         395540                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       253810                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       237474                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          126                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          126                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         89363                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        89363                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       395540                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        25906                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1428073                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1453979                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1095296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     60909440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            62004736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                         7363                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                 471232                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        492392                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001182                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.034360                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              491810     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 582      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          492392                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       644949738                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        8799470                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      475672851                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         8233                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       465425                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         473658                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         8233                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       465425                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        473658                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          557                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        10682                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        11245                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          557                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        10682                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        11245                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     53952327                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    907906518                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    961858845                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     53952327                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    907906518                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    961858845                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         8790                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       476107                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       484903                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         8790                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       476107                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       484903                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.063367                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.022436                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.023190                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.063367                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.022436                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.023190                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 96862.346499                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 84994.057105                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 85536.580258                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 96862.346499                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 84994.057105                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 85536.580258                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         7363                       # number of writebacks
system.cpu0.l2cache.writebacks::total            7363                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          557                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        10682                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        11239                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          557                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        10682                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        11239                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     53766846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    904349412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    958116258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     53766846                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    904349412                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    958116258                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.063367                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.022436                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.023178                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.063367                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.022436                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.023178                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 96529.346499                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84661.057105                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 85249.244417                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 96529.346499                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84661.057105                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 85249.244417                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 7363                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       251820                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       251820                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       251820                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       251820                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       232021                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       232021                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       232021                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       232021                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          126                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          126                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          126                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        87792                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        87792                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1571                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1571                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    164438730                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    164438730                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        89363                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        89363                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.017580                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.017580                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 104671.374920                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 104671.374920                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1571                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1571                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    163915587                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    163915587                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.017580                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.017580                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 104338.374920                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 104338.374920                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         8233                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       377633                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       385866                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          557                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         9111                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         9674                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     53952327                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    743467788                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    797420115                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         8790                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       386744                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       395540                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.063367                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.023558                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.024458                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96862.346499                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81601.118209                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 82429.203535                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          557                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         9111                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         9668                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     53766846                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    740433825                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    794200671                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.063367                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.023558                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.024443                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 96529.346499                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 81268.118209                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82147.359433                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3741.630217                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            968870                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           11411                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           84.906669                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    25.456570                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.118909                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.260636                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   234.976811                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3478.817290                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.006215                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000029                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000552                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.057367                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.849321                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.913484                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4048                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          742                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3174                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        15513331                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       15513331                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  40035855402                       # Cumulative time (in ticks) in various power states
system.cpu0.thread24119.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread24119.numOps                      0                       # Number of Ops committed
system.cpu0.thread24119.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    115912952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       115912954                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    132157626                       # number of overall hits
system.cpu1.dcache.overall_hits::total      132157629                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          529                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           532                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          598                       # number of overall misses
system.cpu1.dcache.overall_misses::total          602                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     53410203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     53410203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     53410203                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     53410203                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    115913481                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    115913486                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    132158224                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    132158231                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.571429                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 100964.466919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100395.118421                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 89314.720736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88721.267442                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          232                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          285                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     25239069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     25239069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     32397237                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32397237                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 103438.807377                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103438.807377                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 109450.125000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109450.125000                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     78868306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       78868307                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          430                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     43502454                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     43502454                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     78868733                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     78868737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.750000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 101879.283372                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101168.497674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          143                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     15446538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     15446538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 108017.748252                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108017.748252                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     37044646                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      37044647                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          102                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      9907749                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9907749                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     37044748                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     37044749                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 97134.794118                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97134.794118                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      9792531                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9792531                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 96955.752475                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96955.752475                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     16244674                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     16244675                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           69                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     16244743                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     16244745                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           52                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      7158168                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      7158168                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 137657.076923                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 137657.076923                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          282.959932                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          132157929                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         440526.430000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257122287                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   278.959932                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.007812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.544844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.552656                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1057266148                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1057266148                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           14                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45362763                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45362777                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           14                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45362763                       # number of overall hits
system.cpu1.icache.overall_hits::total       45362777                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7737                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7741                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7737                       # number of overall misses
system.cpu1.icache.overall_misses::total         7741                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    199316817                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    199316817                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    199316817                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    199316817                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45370500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45370518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45370500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45370518                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.222222                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000171                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.222222                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000171                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 25761.511826                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25748.200103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 25761.511826                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25748.200103                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6238                       # number of writebacks
system.cpu1.icache.writebacks::total             6238                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          991                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          991                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          991                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6746                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6746                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    150606243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    150606243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    150606243                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    150606243                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000149                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000149                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 22325.265787                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22325.265787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 22325.265787                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22325.265787                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6238                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           14                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45362763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45362777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7737                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7741                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    199316817                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    199316817                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45370500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45370518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 25761.511826                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25748.200103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    150606243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    150606243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 22325.265787                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22325.265787                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          467.001484                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45369527                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6750                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6721.411407                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.545679                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   466.455806                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001066                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.911046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.912112                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        362970894                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       362970894                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6949                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6238                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq           101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp          101                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6949                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19738                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          600                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20338                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       831232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              850432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7050                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000426                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.020625                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7047     99.96%     99.96% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   3      0.04%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7050                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8576748                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6739254                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         295704                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5368                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5370                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5368                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5370                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1680                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1680                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    125828379                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     32185782                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    158014161                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    125828379                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     32185782                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    158014161                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6746                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          296                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7050                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6746                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          296                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7050                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.204269                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238298                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.204269                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993243                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238298                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 91312.321480                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 109475.448980                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 94056.048214                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 91312.321480                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 109475.448980                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 94056.048214                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1672                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1672                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    125369505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     32087880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    157457385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    125369505                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     32087880                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    157457385                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.204269                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.237163                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.204269                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.237163                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90979.321480                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 109142.448980                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 94173.077153                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90979.321480                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 109142.448980                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 94173.077153                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          101                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          101                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      9725265                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      9725265                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data          101                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          101                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 96289.752475                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 96289.752475                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          101                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          101                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9691632                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      9691632                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 95956.752475                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 95956.752475                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5368                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5370                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          193                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1579                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    125828379                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     22460517                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    148288896                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6746                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6949                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.204269                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989744                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.227227                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 91312.321480                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 116375.735751                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 93913.170361                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          193                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1571                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    125369505                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     22396248                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    147765753                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.204269                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989744                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.226076                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90979.321480                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 116042.735751                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94058.404201                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1446.903724                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13285                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1680                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.907738                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst  1161.804495                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   277.099231                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.283644                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.067651                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.353248                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          214240                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         214240                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  40035855402                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29496.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29496.numOps                      0                       # Number of Ops committed
system.cpu1.thread29496.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     79037688                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        79037688                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     79037694                       # number of overall hits
system.cpu2.dcache.overall_hits::total       79037694                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        57732                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         57736                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        57732                       # number of overall misses
system.cpu2.dcache.overall_misses::total        57736                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   6306676677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6306676677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   6306676677                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6306676677                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     79095420                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79095424                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     79095426                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79095430                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 109240.571555                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109233.003274                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 109240.571555                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109233.003274                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        40846                       # number of writebacks
system.cpu2.dcache.writebacks::total            40846                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        16375                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        16375                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        16375                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        16375                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        41357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        41357                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41357                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   4541948505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4541948505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   4541948505                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4541948505                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 109822.968421                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109822.968421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 109822.968421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109822.968421                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 40846                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68046789                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68046789                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        24514                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        24517                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   2629244457                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2629244457                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68071303                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68071306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 107254.811822                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107241.687686                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        16374                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        16374                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         8140                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8140                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    875639151                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    875639151                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 107572.377273                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107572.377273                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10990899                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10990899                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        33218                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        33219                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3677432220                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3677432220                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11024117                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11024118                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 110706.009392                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110702.676781                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        33217                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        33217                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3666309354                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3666309354                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 110374.487582                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110374.487582                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          509.364659                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           79079055                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            41358                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1912.061874                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.674885                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   508.689774                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001318                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.993535                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994853                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        632804798                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       632804798                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           15                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     47787900                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47787915                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           15                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     47787900                       # number of overall hits
system.cpu2.icache.overall_hits::total       47787915                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          358                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           361                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          358                       # number of overall misses
system.cpu2.icache.overall_misses::total          361                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     44181108                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44181108                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     44181108                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44181108                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     47788258                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47788276                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     47788258                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47788276                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.166667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.166667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 123410.916201                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 122385.340720                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 123410.916201                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 122385.340720                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           84                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           84                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     31347288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31347288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     31347288                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31347288                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 114406.160584                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 114406.160584                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 114406.160584                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 114406.160584                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           15                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     47787900                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47787915                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          358                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          361                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     44181108                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44181108                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     47788258                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47788276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 123410.916201                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 122385.340720                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           84                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     31347288                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31347288                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 114406.160584                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 114406.160584                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          275.976124                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47788192                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         172520.548736                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   272.976125                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.533156                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.539016                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        382306485                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       382306485                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           8420                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        62090                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean        14511                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            3                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            3                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         33215                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        33215                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         8420                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       123568                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             124122                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5261056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total             5278784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        35755                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2288320                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples         77393                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007120                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.084077                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0               76842     99.29%     99.29% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 551      0.71%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total           77393                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy        54668277                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         273726                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy       41313645                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1989                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1989                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1989                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1989                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          274                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        39365                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        39646                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          274                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        39365                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        39646                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     31164804                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4503795363                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4534960167                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     31164804                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4503795363                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4534960167                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          274                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data        41354                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        41635                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          274                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data        41354                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        41635                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.951903                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.952228                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.951903                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.952228                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 113740.160584                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 114411.161260                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 114386.323135                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 113740.160584                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 114411.161260                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 114386.323135                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        35755                       # number of writebacks
system.cpu2.l2cache.writebacks::total           35755                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        39365                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        39639                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        39365                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        39639                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     31073562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4490686818                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4521760380                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     31073562                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4490686818                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4521760380                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.951903                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.952060                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.951903                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.952060                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 113407.160584                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 114078.161260                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 114073.523045                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 113407.160584                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 114078.161260                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 114073.523045                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                35755                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        32955                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        32955                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        32955                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        32955                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks         7889                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         7889                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         7889                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         7889                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          711                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          711                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        32503                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        32504                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3638325366                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3638325366                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        33214                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        33215                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.978593                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.978594                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 111938.140049                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 111934.696222                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        32503                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        32503                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3627501867                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3627501867                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.978593                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.978564                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 111605.140049                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 111605.140049                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data         1278                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         1278                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data         6862                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         7142                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     31164804                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data    865469997                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    896634801                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data         8140                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         8420                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.842998                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.848219                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 113740.160584                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 126125.035995                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 125543.937412                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6862                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         7136                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     31073562                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    863184951                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    894258513                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.842998                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.847506                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 113407.160584                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 125792.035995                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 125316.495656                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3917.530920                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             82482                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           39851                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.069760                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.455331                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.288326                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.697686                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    25.588412                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3869.501165                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005238                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000070                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000170                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.006247                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.944702                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.956428                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3639                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         1359563                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        1359563                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  40035855402                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29496.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29496.numOps                      0                       # Number of Ops committed
system.cpu2.thread29496.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     39792558                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39792559                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     40558585                       # number of overall hits
system.cpu3.dcache.overall_hits::total       40558586                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3059157                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3059163                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4341143                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4341149                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 128000358845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 128000358845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 128000358845                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 128000358845                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42851715                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42851722                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     44899728                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     44899735                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.071389                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.071389                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.096685                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096685                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 41841.709610                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41841.627545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29485.404845                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29485.364093                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          638                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1608004                       # number of writebacks
system.cpu3.dcache.writebacks::total          1608004                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1752756                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1752756                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1752756                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1752756                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1306401                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1306401                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1683500                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1683500                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  50753596931                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50753596931                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  85063434416                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  85063434416                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.030487                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.037495                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037495                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 38849.937294                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38849.937294                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 50527.730571                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 50527.730571                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1608004                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     26282184                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       26282185                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2608962                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2608967                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 110137967118                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 110137967118                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     28891146                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     28891152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.090303                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.090303                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 42215.243885                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42215.162981                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1677488                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1677488                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       931474                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       931474                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  35782913601                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  35782913601                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.032241                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032241                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 38415.364896                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38415.364896                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13510374                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13510374                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       450195                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       450196                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17862391727                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17862391727                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     13960569                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13960570                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.032248                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032248                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 39677.010467                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39676.922334                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        75268                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        75268                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       374927                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       374927                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  14970683330                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14970683330                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026856                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026856                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 39929.595175                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39929.595175                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       766027                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       766027                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1281986                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1281986                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      2048013                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      2048013                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.625966                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.625966                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       377099                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       377099                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  34309837485                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  34309837485                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.184129                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.184129                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 90983.634231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 90983.634231                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.896198                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           42275279                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1608516                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.282163                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257119623                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007936                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.888262                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000016                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999782                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        360806396                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       360806396                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     16125069                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16125090                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     16125069                       # number of overall hits
system.cpu3.icache.overall_hits::total       16125090                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          407                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           410                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          407                       # number of overall misses
system.cpu3.icache.overall_misses::total          410                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     37849779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37849779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     37849779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37849779                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     16125476                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16125500                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     16125476                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16125500                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst        92997                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 92316.534146                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst        92997                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 92316.534146                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           62                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           62                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          345                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          345                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     32548086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     32548086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     32548086                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     32548086                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94342.278261                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 94342.278261                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94342.278261                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 94342.278261                       # average overall mshr miss latency
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     16125069                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16125090                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          407                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          410                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     37849779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37849779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     16125476                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16125500                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst        92997                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 92316.534146                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           62                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          345                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     32548086                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     32548086                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 94342.278261                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 94342.278261                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          211.363048                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16125438                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         46337.465517                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   208.363048                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.406959                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.412818                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        129004348                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       129004348                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1308926                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1494607                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1344583                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        83438                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        83438                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        299939                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       299938                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1308926                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          697                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4991913                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            4992610                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        22336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    205857280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           205879616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1231185                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               78795840                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2923488                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000964                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.031038                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2920669     99.90%     99.90% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2819      0.10%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2923488                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2169930897                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         345319                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1634686344                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       376046                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         376047                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       376046                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        376047                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          344                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1232465                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1232818                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          344                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1232465                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1232818                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     32305662                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  81830874213                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  81863179875                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     32305662                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  81830874213                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  81863179875                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          345                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1608511                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1608865                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          345                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1608511                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1608865                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.766215                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.766266                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.766215                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.766266                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 93911.808140                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 66396.103916                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 66403.297060                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 93911.808140                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 66396.103916                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 66403.297060                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1231185                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1231185                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          344                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1232465                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1232809                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          344                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1232465                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1232809                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     32191110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  81420463701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  81452654811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     32191110                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  81420463701                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  81452654811                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.766215                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.766260                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.766215                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.766260                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93578.808140                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 66063.104186                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 66070.782101                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93578.808140                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 66063.104186                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 66070.782101                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1231185                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       791400                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       791400                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       791400                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       791400                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       816603                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       816603                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       816603                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       816603                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        83437                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        83437                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        83438                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        83438                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000012                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000012                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000012                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        22570                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        22570                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       277368                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       277369                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14125165695                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14125165695                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       299938                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       299939                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.924751                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.924751                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 50925.722127                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 50925.538524                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       277368                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       277368                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14032802484                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14032802484                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.924751                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.924748                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 50592.723328                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 50592.723328                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       353476                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       353477                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       955097                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       955449                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     32305662                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  67705708518                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  67738014180                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1308573                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1308926                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997101                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.729877                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.729949                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93911.808140                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 70888.829635                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 70896.525278                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       955097                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       955441                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     32191110                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  67387661217                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  67419852327                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997101                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.729877                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.729943                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 93578.808140                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70555.829635                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70564.118901                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4084.849257                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3300304                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1235281                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.671703                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     8.729406                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005826                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.034228                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     1.580708                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4074.499089                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002131                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000386                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.994751                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.997278                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2921                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          849                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54040177                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54040177                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  40035855402                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              973844                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1023241                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        536157                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            309506                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             311545                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            311544                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         973844                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        29351                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3360                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       114498                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3694059                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3841268                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1158784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       107520                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      4790528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    157519296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                163576128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            598415                       # Total snoops (count)
system.l3bus.snoopTraffic                    18490176                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1883830                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1883830    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1883830                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1274192503                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7503102                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1118200                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            26463982                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           821057101                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           17                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         3236                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data          173                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       605650                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              609076                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           17                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         3236                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data          173                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       605650                       # number of overall hits
system.l3cache.overall_hits::total             609076                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          540                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         7446                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          294                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39192                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          344                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       626815                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            676313                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          540                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         7446                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          294                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39192                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          344                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       626815                       # number of overall misses
system.l3cache.overall_misses::total           676313                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     51296319                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    816236613                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    119837376                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     30906396                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     29976993                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4330399265                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     30815820                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  67987422508                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  73396891290                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     51296319                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    816236613                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    119837376                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     30906396                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     29976993                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4330399265                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     30815820                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  67987422508                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  73396891290                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          557                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        10682                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1378                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          294                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        39365                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          344                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1232465                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1285389                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          557                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        10682                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1378                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          294                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        39365                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          344                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1232465                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1285389                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.969479                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.697060                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.995605                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.508586                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.526154                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.969479                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.697060                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.995605                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.508586                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.526154                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 94993.183333                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 109620.818292                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 86964.714078                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 105123.795918                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 109405.083942                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 110491.918376                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 89580.872093                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 108464.893961                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 108525.033956                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 94993.183333                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 109620.818292                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 86964.714078                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 105123.795918                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 109405.083942                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 110491.918376                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 89580.872093                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 108464.893961                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 108525.033956                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         288909                       # number of writebacks
system.l3cache.writebacks::total               288909                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          540                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         7446                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39192                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          344                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       626815                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       676283                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          540                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         7446                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          294                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39192                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          344                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       626815                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       676283                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     47699919                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    766646253                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    110659896                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     28948356                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     28152153                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   4069380545                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     28524780                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  63812841268                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  68892853170                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     47699919                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    766646253                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    110659896                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     28948356                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     28152153                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   4069380545                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     28524780                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  63812841268                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  68892853170                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.969479                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.697060                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.995605                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.508586                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.526131                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.969479                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.697060                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.995605                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.508586                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.526131                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 88333.183333                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 102960.818292                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80304.714078                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 98463.795918                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102745.083942                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 103831.918376                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82920.872093                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 101804.904586                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 101869.857988                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 88333.183333                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 102960.818292                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80304.714078                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 98463.795918                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102745.083942                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 103831.918376                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82920.872093                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 101804.904586                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 101869.857988                       # average overall mshr miss latency
system.l3cache.replacements                    598415                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       734332                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       734332                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       734332                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       734332                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       536157                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       536157                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       536157                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       536157                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data           20                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           86                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       152425                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           152531                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1551                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          101                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        32417                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       124943                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         159014                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    157326516                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      9284706                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3495995837                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  10790597597                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14453204656                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1571                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          101                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        32503                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       277368                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       311545                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.987269                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997354                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.450459                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.510405                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 101435.535783                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 91927.782178                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 107844.520992                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 86364.162834                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 90892.655087                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1551                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          101                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        32417                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       124943                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       159012                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    146996856                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8612046                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3280098617                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   9958483877                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13394191396                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.987269                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997354                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.450459                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.510398                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 94775.535783                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 85267.782178                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 101184.520992                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79704.216139                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84233.840188                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           17                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3216                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data           87                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       453225                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       456545                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          540                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         5895                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          193                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         6775                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       501872                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       517299                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     51296319                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    658910097                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    119837376                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     21621690                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     29976993                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    834403428                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     30815820                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  57196824911                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  58943686634                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          557                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         9111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1378                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data         6862                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       955097                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       973844                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.969479                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.647020                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.987321                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.525467                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.531193                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94993.183333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 111774.401527                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86964.714078                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 112029.481865                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 109405.083942                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 123159.177565                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89580.872093                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 113966.957533                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 113945.100675                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          540                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         5895                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          193                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6775                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          344                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       501872                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       517271                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     47699919                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    619649397                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    110659896                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     20336310                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     28152153                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    789281928                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     28524780                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  53854357391                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  55498661774                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.969479                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.647020                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.987321                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.525467                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.531164                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 88333.183333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 105114.401527                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 80304.714078                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 105369.481865                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 102745.083942                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 116499.177565                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 82920.872093                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 107306.957533                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 107291.268550                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61122.556820                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1879566                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1270438                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.479463                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651321799545                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61122.556820                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932656                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932656                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62946                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3036                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        17965                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        41460                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.960480                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             42164502                       # Number of tag accesses
system.l3cache.tags.data_accesses            42164502                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    288909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    626811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000701638676                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17837                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17837                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1462604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             272952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      676283                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     288909                       # Number of write requests accepted
system.mem_ctrls.readBursts                    676283                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   288909                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                676283                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               288909                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  296489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  108507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   64124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   44669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  20002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  21389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  21545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  21607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  19871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.913607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    449.139174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        17833     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.193530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.955148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16769     94.01%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               59      0.33%     94.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              438      2.46%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              276      1.55%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              135      0.76%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.35%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      0.20%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.09%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17837                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                43282112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18490176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1081.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    461.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   40035761496                       # Total gap between requests
system.mem_ctrls.avgGap                      41479.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       476416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        88192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2508288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        22016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     40115840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18486016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 863225.987166929175                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11899730.089760407805                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 2202824.833918571007                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 469978.593013105856                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 438007.260155071446                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 62651023.868604235351                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 549906.925158191938                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1001997557.437227487564                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 461736383.402304589748                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          540                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         7446                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1378                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39192                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       626815                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       288909                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     27456321                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    487289405                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     59014862                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     17929270                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     17885891                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2600149153                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     15629112                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  40310607788                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2136625734571                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     50845.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     65443.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     42826.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     60983.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     65276.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     66343.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     45433.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     64310.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7395497.32                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           386600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8598                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     5764                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  23776                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       476544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        88192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2508288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     40116096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      43283968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       163072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18490176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18490176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          540                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         7446                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39192                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       626814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         676312                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       288909                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        288909                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         9591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       863226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11902927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      2202825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       469979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       438007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     62651024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       549907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1002003952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1081129803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       863226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      2202825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       438007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       549907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4073148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    461840290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       461840290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    461840290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         9591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       863226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11902927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      2202825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       469979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       438007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     62651024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       549907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1002003952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1542970094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               676276                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              288844                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        20737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        20246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        21667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        20834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        20977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        20638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        21729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        20376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        20965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        20510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        20887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        19952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        19963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         9258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         9144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         8884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         9160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         9175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         9138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         8836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         8710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         9048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         8324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8275                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             31706542010                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2253351632                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        43535961802                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                46884.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           64376.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              490478                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              87949                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       386693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.733122                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.395826                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   224.428949                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       266422     68.90%     68.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        62510     16.17%     85.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16680      4.31%     89.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8101      2.09%     91.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         6101      1.58%     93.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5105      1.32%     94.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4669      1.21%     95.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4902      1.27%     96.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12203      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       386693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              43281664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18486016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1081.072255                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              461.736383                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1205999567.136003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1603360962.974393                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2844631100.236827                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1085619018.623944                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14273545693.038715                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 29509126006.250019                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3461879717.990429                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  53984162066.251335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1348.395011                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4982507932                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3605731722                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31447615748                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             517299                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       288909                       # Transaction distribution
system.membus.trans_dist::CleanEvict           309506                       # Transaction distribution
system.membus.trans_dist::ReadExReq            159014                       # Transaction distribution
system.membus.trans_dist::ReadExResp           159013                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         517299                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1951040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1951040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1951040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     61774144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     61774144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                61774144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            676313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  676313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              676313                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           809301233                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1229784855                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       49597827                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34796906                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2729487                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22592604                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22209854                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.305862                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        6551481                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect          231                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        30735                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        24291                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         6444                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          110                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    166264317                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2566879                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     97510440                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.434793                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.737340                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     25659296     26.31%     26.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29824426     30.59%     56.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8436369      8.65%     65.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9813236     10.06%     75.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4306599      4.42%     80.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2333272      2.39%     82.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1724657      1.77%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1260516      1.29%     85.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     14152069     14.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     97510440                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    127119540                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     237417734                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           47345262                       # Number of memory references committed
system.switch_cpus0.commit.loads             34780400                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22828145                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            957278                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          235445354                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      3391907                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1672560      0.70%      0.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    181868503     76.60%     77.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1617501      0.68%     77.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      4654190      1.96%     79.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        20022      0.01%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21336      0.01%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        53697      0.02%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd        50865      0.02%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       113167      0.05%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv          631      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     34382542     14.48%     94.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     12271678      5.17%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       397858      0.17%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       293184      0.12%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    237417734                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     14152069                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        11283688                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     44540726                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         47914165                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     13814514                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2583723                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20195002                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       170424                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     446971273                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       965026                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49955987                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           16364740                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                66795                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 3493                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2412825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             268682987                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           49597827                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     28785626                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            114977648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5492664                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         40978401                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         4867                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    120136821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.101265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.401120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        36848601     30.67%     30.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6253649      5.21%     35.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4755112      3.96%     39.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7577323      6.31%     46.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5550267      4.62%     50.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8112557      6.75%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5878638      4.89%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5103951      4.25%     66.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        40056723     33.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    120136821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.412532                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.234783                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40978406                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   42                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6587861                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       27015049                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        33386                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19594                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       7564263                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        19850                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  40035866058                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2583723                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        17167848                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       22696439                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         55358413                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     22330393                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     431269769                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       183205                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      17486170                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1231462                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1403289                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    545911128                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1120530781                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       700725392                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           981469                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    304685065                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       241225941                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         51833096                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               487040422                       # The number of ROB reads
system.switch_cpus0.rob.writes              830185631                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        127119540                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          237417734                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       53301110                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     47020644                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1994368                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     30597890                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       30535219                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.795179                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          92231                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        20297                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        17904                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         2393                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    124716013                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1981655                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    103303179                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.115791                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.239210                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19669008     19.04%     19.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15958900     15.45%     34.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5768716      5.58%     40.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10642432     10.30%     50.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3225115      3.12%     53.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      5908899      5.72%     59.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4697879      4.55%     63.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4339390      4.20%     67.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     33092840     32.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    103303179                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    217018537                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     425174307                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          123427694                       # Number of memory references committed
system.switch_cpus1.commit.loads             86382961                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          37245733                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             13382                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          422704836                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        65521                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       934120      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    297773685     70.04%     70.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3006776      0.71%     70.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        32032      0.01%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     86376285     20.32%     91.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     37038027      8.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6676      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6706      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    425174307                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     33092840                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8772761                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     23096386                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         78168514                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      7939740                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2011131                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     29168465                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        12998                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     583676550                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        54894                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          107248171                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           40061820                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   28                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1890460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             312026908                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           53301110                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     30645354                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            116074233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4047688                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         45370500                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    119988537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.097632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.124749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        17981617     14.99%     14.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         8849885      7.38%     22.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3939291      3.28%     25.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        10586584      8.82%     34.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5625329      4.69%     39.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         7582432      6.32%     45.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6250680      5.21%     50.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8130087      6.78%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        51042632     42.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    119988537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.443334                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.595298                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45370500                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12134664                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       30340943                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        34823                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       9619884                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  40035866058                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2011131                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12568723                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14665659                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         82105780                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8637237                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     571444909                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12639                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1238719                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       5984571                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         26193                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    723041444                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1384302527                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       849038955                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             7198                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    534832274                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       188209051                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         27067240                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               620100659                       # The number of ROB reads
system.switch_cpus1.rob.writes             1116501234                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        217018537                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          425174307                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       47698125                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     41799959                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2080376                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     33091015                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33054777                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.890490                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         562211                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       206632                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       164022                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        42610                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          152                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     50332300                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1976433                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    112742552                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.139240                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.192481                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     20879717     18.52%     18.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10782528      9.56%     28.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15310387     13.58%     41.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6996619      6.21%     47.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     11801524     10.47%     58.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4468679      3.96%     62.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2234510      1.98%     64.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       829947      0.74%     65.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     39438641     34.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    112742552                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     466668467                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75419108                       # Number of memory references committed
system.switch_cpus2.commit.loads             64394991                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          37970974                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          12092551                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          459053309                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       383862                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2017207      0.43%      0.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    363334694     77.86%     78.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult     21856627      4.68%     82.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        36820      0.01%     82.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       479919      0.10%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       461866      0.10%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       707760      0.15%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       818104      0.18%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       445703      0.10%     83.61% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       204789      0.04%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult       885311      0.19%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt          559      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     61351529     13.15%     96.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7077427      1.52%     98.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      3043462      0.65%     99.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3946690      0.85%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    466668467                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     39438641                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7208531                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     21416306                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         82487543                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7063173                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1997215                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     31684768                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       107291                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     553397203                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       676387                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69026134                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11497266                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                  150                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  509                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1463170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             310803246                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           47698125                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     33781010                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            116608421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        4202322                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         47788258                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    120172775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.796912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.079079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        18961077     15.78%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1985402      1.65%     17.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        19013146     15.82%     33.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2143233      1.78%     35.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        14934267     12.43%     47.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         7642925      6.36%     53.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1905759      1.59%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8065124      6.71%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45521842     37.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    120172775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.396731                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.585120                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           47788261                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             954817                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        6541764                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1303                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        21395                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1738030                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  40035866058                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1997215                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10624267                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        9421684                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         85464509                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     12665091                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     539488898                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       222586                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2429044                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        703953                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       7442351                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    818822578                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1182730531                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       774498859                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         16243102                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    712079724                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       106742787                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         19333728                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               590304678                       # The number of ROB reads
system.switch_cpus2.rob.writes             1041451114                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          466668467                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       15765862                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11032022                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        11273                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6143613                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6143239                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.993912                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1180274                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1480333                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1479702                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          631                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       328673                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        11168                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    120138885                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.756960                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.087803                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     83204997     69.26%     69.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6314141      5.26%     74.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      2269206      1.89%     76.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      2760066      2.30%     78.70% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1988856      1.66%     80.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       877828      0.73%     81.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       415055      0.35%     81.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1358311      1.13%     82.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     20950425     17.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    120138885                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    128097074                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     211079222                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           47257632                       # Number of memory references committed
system.switch_cpus3.commit.loads             33297031                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15725079                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          90308261                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          151547578                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1180161                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         8833      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    118371208     56.08%     56.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3743      0.00%     56.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     56.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      4423979      2.10%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4808198      2.28%     60.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     60.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     60.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2656287      1.26%     61.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     13755093      6.52%     68.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.18%     68.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3194880      1.51%     69.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2604028      1.23%     71.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     13208907      6.26%     77.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       409602      0.19%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     12853763      6.09%     83.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6271737      2.97%     86.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20443268      9.69%     96.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7688864      3.64%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    211079222                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     20950425                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         2139822                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     86387065                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         29064102                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2583485                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         11849                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6132456                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     211576127                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          531                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           33353633                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           13968807                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                36743                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 7073                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        36693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             128639474                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           15765862                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8803215                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            120137686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          23908                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         16125476                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    120186333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.762550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.095940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        85219543     70.91%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3868293      3.22%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1158835      0.96%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4189410      3.49%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1013980      0.84%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1737811      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1172058      0.98%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1308368      1.09%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20518035     17.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    120186333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.131133                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.069965                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           16125476                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691292984682                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2414423                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          79721                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          807                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         33628                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  40035866058                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         11849                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         3268240                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       35936148                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30464270                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     50505816                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     211493545                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1253286                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       3091212                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      19288087                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      28474294                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    232607234                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          514583490                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       208188600                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        150757046                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    232142918                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          464316                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13869169                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               310596355                       # The number of ROB reads
system.switch_cpus3.rob.writes              422863331                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        128097074                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          211079222                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
