

================================================================
== Vitis HLS Report for 'feature_separate_layer_stream_9u_s'
================================================================
* Date:           Fri Aug  1 07:20:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  1.381 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipd_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %len_x_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %din, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./ComponentStream.h:13]   --->   Operation 21 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.07ns)   --->   "%din_read = read i144 @_ssdm_op_Read.axis.volatile.i144P128A, i144 %din" [./ComponentStream.h:20]   --->   Operation 22 'read' 'din_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.77> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i144 %din_read" [./ComponentStream.h:20]   --->   Operation 23 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_0, i8 %trunc_ln20" [./ComponentStream.h:20]   --->   Operation 24 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_s = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 8" [./ComponentStream.h:21]   --->   Operation 25 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_0, i8 %p_s" [./ComponentStream.h:21]   --->   Operation 26 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_1 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 16" [./ComponentStream.h:20]   --->   Operation 27 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_1, i8 %p_1" [./ComponentStream.h:20]   --->   Operation 28 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_2 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 24" [./ComponentStream.h:21]   --->   Operation 29 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_1, i8 %p_2" [./ComponentStream.h:21]   --->   Operation 30 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_3 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 32" [./ComponentStream.h:20]   --->   Operation 31 'partselect' 'p_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_2, i8 %p_3" [./ComponentStream.h:20]   --->   Operation 32 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_4 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 40" [./ComponentStream.h:21]   --->   Operation 33 'partselect' 'p_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_2, i8 %p_4" [./ComponentStream.h:21]   --->   Operation 34 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_5 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 48" [./ComponentStream.h:20]   --->   Operation 35 'partselect' 'p_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_3, i8 %p_5" [./ComponentStream.h:20]   --->   Operation 36 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_6 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 56" [./ComponentStream.h:21]   --->   Operation 37 'partselect' 'p_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_3, i8 %p_6" [./ComponentStream.h:21]   --->   Operation 38 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_7 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 64" [./ComponentStream.h:20]   --->   Operation 39 'partselect' 'p_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_4, i8 %p_7" [./ComponentStream.h:20]   --->   Operation 40 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_8 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 72" [./ComponentStream.h:21]   --->   Operation 41 'partselect' 'p_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_4, i8 %p_8" [./ComponentStream.h:21]   --->   Operation 42 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_9 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 80" [./ComponentStream.h:20]   --->   Operation 43 'partselect' 'p_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_5, i8 %p_9" [./ComponentStream.h:20]   --->   Operation 44 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_10 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 88" [./ComponentStream.h:21]   --->   Operation 45 'partselect' 'p_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_5, i8 %p_10" [./ComponentStream.h:21]   --->   Operation 46 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_11 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 96" [./ComponentStream.h:20]   --->   Operation 47 'partselect' 'p_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_6, i8 %p_11" [./ComponentStream.h:20]   --->   Operation 48 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_12 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 104" [./ComponentStream.h:21]   --->   Operation 49 'partselect' 'p_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_6, i8 %p_12" [./ComponentStream.h:21]   --->   Operation 50 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_13 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 112" [./ComponentStream.h:20]   --->   Operation 51 'partselect' 'p_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_7, i8 %p_13" [./ComponentStream.h:20]   --->   Operation 52 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_14 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 120" [./ComponentStream.h:21]   --->   Operation 53 'partselect' 'p_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_7, i8 %p_14" [./ComponentStream.h:21]   --->   Operation 54 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_15 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 128" [./ComponentStream.h:20]   --->   Operation 55 'partselect' 'p_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %len_x_8, i8 %p_15" [./ComponentStream.h:20]   --->   Operation 56 'write' 'write_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_16 = partselect i8 @_ssdm_op_PartSelect.i8.i144.i64, i144 %din_read, i64 136" [./ComponentStream.h:21]   --->   Operation 57 'partselect' 'p_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipd_x_8, i8 %p_16" [./ComponentStream.h:21]   --->   Operation 58 'write' 'write_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [./ComponentStream.h:23]   --->   Operation 59 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.571ns, clock uncertainty: 0.964ns.

 <State 1>: 1.381ns
The critical path consists of the following:
	axis read operation ('din_read', ./ComponentStream.h:20) on port 'din' (./ComponentStream.h:20) [40]  (0.078 ns)
	fifo write operation ('write_ln20', ./ComponentStream.h:20) on port 'len_x_0' (./ComponentStream.h:20) [42]  (1.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
