Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Feb 24 20:11:37 2021
| Host         : hw-dev running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file tri_mode_ethernet_mac_0_example_design_control_sets_placed.rpt
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   285 |
| Unused register locations in slices containing registers |   989 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           57 |
|      2 |           17 |
|      3 |            7 |
|      4 |           49 |
|      5 |           15 |
|      6 |            8 |
|      7 |            6 |
|      8 |           35 |
|      9 |            3 |
|     10 |            4 |
|     11 |            3 |
|     12 |            9 |
|     14 |            4 |
|     15 |            3 |
|    16+ |           65 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             985 |          277 |
| No           | No                    | Yes                    |              76 |           17 |
| No           | Yes                   | No                     |             793 |          260 |
| Yes          | No                    | No                     |             616 |          195 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |            1465 |          415 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                        |                                                                             Enable Signal                                                                            |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                 |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                      |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                       |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                        |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CAPTURE2_out                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                            |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                 |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                      |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                              |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                     |                                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                        |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb2                                    |                                                                                                                                                                                |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/async_rst4                                                       |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      | rx_stats_shift1                                                                                                                                                                |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      | tx_stats_shift1                                                                                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              2 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/speed[1]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]           |                                                                                                                                                                                |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                  |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                   |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0              |                                                                                                                                                                                |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0              |                                                                                                                                                                                |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                |                                                                                                                                                                                |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                       |                                                                                                                                                                                |                1 |              2 |
|  ip_layer_inst/tx/FSM_sequential_nextstate_reg[1]_i_2_n_0                                   |                                                                                                                                                                      |                                                                                                                                                                                |                1 |              2 |
|  ip_layer_inst/rx/state_counter_logic/E[0]                                                  |                                                                                                                                                                      |                                                                                                                                                                                |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[1]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__76_0                        |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[3]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[9]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                            |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                       |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__77_1                        |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[3]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__77_1                        |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_2_n_0                                                                                                             | axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_1_n_0                                                                                                                       |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[1]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[2]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                2 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | axi_lite_controller/load_data_i_1_n_0                                                                                                                                          |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[1]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                   |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                   |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                         |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/s_axi_araddr[10]_i_2_n_0                                                                                                                         | axi_lite_controller/s_axi_araddr[10]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[5]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[4]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[1]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[0]           |                                                                                                                                                                                |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[1]           |                                                                                                                                                                                |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__53_0[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                  |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[6]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[5]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[8]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_3                                 |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[0]           |                                                                                                                                                                                |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[1]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[7]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg_0[0]                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[2]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[3]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[4]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__45_0[6]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                            |                3 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable_int_reg                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[4]           |                                                                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[7]           |                                                                                                                                                                                |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                                     | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                                               |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | example_resets/glbl_reset_gen/reset_out                                                                                                                                        |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | example_resets/glbl_reset_gen/reset_out                                                                                                                                        |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                            |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                         |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      | example_resets/glbl_reset_gen/reset_out                                                                                                                                        |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1                                                        |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | example_resets/enable                                                                                                                                                | glbl_rst_IBUF                                                                                                                                                                  |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                            |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | example_resets/SR[0]                                                                                                                                                           |                2 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | example_resets/glbl_reset_gen/reset_out                                                                                                                                        |                1 |              5 |
|  example_clocks/clkin1_bufg                                                                 |                                                                                                                                                                      | example_clocks/mmcm_reset_gen_i_1_n_0                                                                                                                                          |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/dcm_sync/data_out                                                                                                                                     | glbl_rst_IBUF                                                                                                                                                                  |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/dcm_sync/data_out                                                                                                                                     | example_resets/reset_in0__0                                                                                                                                                    |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/mdio_op[1]_i_1_n_0                                                                                                                               | example_resets/SR[0]                                                                                                                                                           |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/dcm_sync/data_out                                                                                                                                     | example_resets/reset_in00_out                                                                                                                                                  |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                       |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb2                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/next_count_read                                   |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/phy_reset_count[5]_i_1_n_0                                                                                                                            | example_resets/glbl_reset_gen/reset_out                                                                                                                                        |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                               | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                   |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_reg_reg[0]                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/SR[0]                                                      |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                             |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                         |                3 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/E[0]                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                1 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/p_19_in                                                                                                                                          | axi_lite_controller/s_axi_awaddr[11]_i_1_n_0                                                                                                                                   |                1 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/p_22_in                                                                                                                                          | axi_lite_controller/s_axi_araddr[11]_i_1_n_0                                                                                                                                   |                1 |              7 |
|  example_clocks/clkin1_bufg                                                                 |                                                                                                                                                                      |                                                                                                                                                                                |                2 |              7 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_stats_valid                                                                    |                                                                                                                                                                                |                1 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                |                2 |              7 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CRC_CE                                                            |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                       |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                       |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                          |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                       |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                       |                                                                                                                                                                                |                4 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1        |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                |                                                                                                                                                                                |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/value_reg[0]_3                                                                                                                  | ip_layer_inst/rx/eth_hdr_register/latched_value[63]_i_1_n_0                                                                                                                    |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1__0_n_0                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                       |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/value_reg[2]_0                                                                                                                  | ip_layer_inst/rx/state_counter_logic/value_reg[2]_2                                                                                                                            |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1  |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1    |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1        |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/value_reg[2]_1                                                                                                                  | ip_layer_inst/rx/state_counter_logic/value_reg[2]_3                                                                                                                            |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[0]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_4                                                                                                                            |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[1]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_5                                                                                                                            |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[2]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_8                                                                                                                            |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[3]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_9                                                                                                                            |                5 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[4]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_6                                                                                                                            |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[5]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_7                                                                                                                            |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[6]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_10                                                                                                                           |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/latched_value[7]                                                                                                                | ip_layer_inst/rx/state_counter_logic/value_reg[2]_11                                                                                                                           |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/tx/state_counter_business_logic/state_counter_enable                                                                                                   | ip_layer_inst/tx/state_counter_business_logic/state_counter_reset                                                                                                              |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/value_reg[0]_0                                                                                                                  |                                                                                                                                                                                |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/E[0]                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                          |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CRC_CE                                                            |                                                                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata0                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/value_reg[0]_1                                                                                                                  |                                                                                                                                                                                |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/value_reg[0]_2                                                                                                                  | ip_layer_inst/rx/eth_hdr_register/latched_value[55]_i_1_n_0                                                                                                                    |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                         | example_resets/rx_fifo_reset                                                                                                                                                   |                3 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                      | example_resets/rx_fifo_reset                                                                                                                                                   |                3 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]_3                                                                                                   |                                                                                                                                                                                |                3 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]_2                                                                                                   |                                                                                                                                                                                |                4 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2                                                                   |                2 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_stats_valid__0                                                                 |                                                                                                                                                                                |                2 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                         |                                                                                                                                                                                |                3 |             10 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                  |                6 |             11 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/addr[11]_i_1_n_0                                                                                                                                 | example_resets/SR[0]                                                                                                                                                           |                4 |             11 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable_int_reg_2[0]                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg_0[0]                                                     |                3 |             11 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                        | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                   |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                        | example_resets/rx_fifo_reset                                                                                                                                                   |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                        | example_resets/rx_fifo_reset                                                                                                                                                   |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                               | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                   |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                  |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1__0_n_0                                                                                                     | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                   |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                               | example_resets/rx_fifo_reset                                                                                                                                                   |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                        | example_resets/rx_fifo_reset                                                                                                                                                   |                4 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                4 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                              |                5 |             14 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/mdio_wr_data[19]_i_1_n_0                                                                                                                         |                                                                                                                                                                                |                4 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                     |                                                                                                                                                                                |                4 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1                                                        |                3 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                3 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                          |                4 |             15 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/E[0]                                                                                                          |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/wepa                                    |                                                                                                                                                                                |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/E[0]                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                2 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/sample_int_re                                                   |                                                                                                                                                                                |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_0                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                             |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/state_counter_logic/state_counter_enable                                                                                                            | ip_layer_inst/rx/state_counter_logic/state_counter_reset0                                                                                                                      |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      | pause_val[15]_i_1_n_0                                                                                                                                                          |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0] | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                2 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_1                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                     |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                     |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                     |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                     |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                     |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                   |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                   |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                   |                                                                                                                                                                                |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                   |                                                                                                                                                                                |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                   |                5 |             17 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                7 |             18 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/mdio_wr_data[19]_i_1_n_0                                                                                                                         | axi_lite_controller/mdio_wr_data[31]_i_1_n_0                                                                                                                                   |                5 |             18 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__72_1[0]           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                 |                5 |             19 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                   |                6 |             20 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |                6 |             22 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/FSM_onehot_axi_state[21]_i_2_n_0                                                                                                                 | example_resets/SR[0]                                                                                                                                                           |                4 |             22 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_0                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |                5 |             22 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                         | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                   |                7 |             24 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/p_1_in                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/SR[0]                                                            |               10 |             28 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_2[0]                              |                5 |             28 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/rx_statistics_valid_reg_reg[0]                                                                                                    |                                                                                                                                                                                |                7 |             29 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                |                                                                                                                                                                                |                8 |             29 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SR[0]                                                                 |               11 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]              |                9 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |               12 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                    |                5 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                  |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/p_17_in                                                                                                                                          | axi_lite_controller/s_axi_wdata[31]_i_1_n_0                                                                                                                                    |                6 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/axi_wr_data[31]_i_1_n_0                                                                                                                          | example_resets/SR[0]                                                                                                                                                           |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/SR[0]                                                               |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb2                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower[31]                                   |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/p_1_in                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper                                       |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/axi_rd_data[31]_i_2_n_0                                                                                                                          | axi_lite_controller/axi_rd_data[31]_i_1_n_0                                                                                                                                    |                6 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/E[0]                                                                                                                              |                                                                                                                                                                                |                7 |             33 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg_0                                                              |                6 |             38 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      | example_resets/rx_fifo_reset                                                                                                                                                   |               18 |             48 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/p_1_in                                  |                                                                                                                                                                                |               32 |             64 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/enb                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear                                     |               17 |             72 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | ip_layer_inst/rx/E[0]                                                                                                                                                |                                                                                                                                                                                |               26 |             80 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |               32 |             90 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                            |                                                                                                                                                                                |               26 |            103 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                      |               33 |            119 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1                                                        |               36 |            123 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                      |               47 |            125 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/WE                                      |                                                                                                                                                                                |               32 |            128 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      |                                                                                                                                                                                |               44 |            140 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                      |                                                                                                                                                                                |               43 |            150 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                               |               58 |            171 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                      |                                                                                                                                                                                |               64 |            180 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                      |                                                                                                                                                                                |              127 |            534 |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


