==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:12 ; elapsed = 00:04:13 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8391 ; free virtual = 23789
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:14 ; elapsed = 00:04:16 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8374 ; free virtual = 23772
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:31 ; elapsed = 00:04:35 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8318 ; free virtual = 23716
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:31 ; elapsed = 00:04:35 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8330 ; free virtual = 23728
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:32 ; elapsed = 00:04:36 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8299 ; free virtual = 23697
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:33 ; elapsed = 00:04:38 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8292 ; free virtual = 23690
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'digitrec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.96 seconds; current allocated memory: 281.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 281.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 281.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 281.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digitrec'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 281.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 281.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 282.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 283.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digitrec'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 284.023 MB.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingbkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:37 ; elapsed = 00:04:44 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 8407 ; free virtual = 23805
INFO: [SYSC 207-301] Generating SystemC RTL for digitrec.
INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.
INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.
INFO: [HLS 200-10] Creating and opening project '/mnt/f/dev/522r/522r_asst4/5-nn.prj'.
INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/f/dev/522r/522r_asst4/5-nn.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
