
---------- Begin Simulation Statistics ----------
final_tick                                13662024285                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110074                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   219431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   102.57                       # Real time elapsed on the host
host_tick_rate                              133193852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013662                       # Number of seconds simulated
sim_ticks                                 13662024285                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8125629                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6521640                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.659424                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.659424                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617376                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9567675                       # number of floating regfile writes
system.cpu.idleCycles                           39002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28973                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625353                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.095932                       # Inst execution rate
system.cpu.iew.exec_refs                     15090061                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8137764                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4864636                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4455                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27440                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22846247                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15063307                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             52587                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              32906918                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  65260                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4594070                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25419                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4755069                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1465                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27508                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23417634                       # num instructions consuming a value
system.cpu.iew.wb_count                      22630139                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.722841                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16927217                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.753674                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22631568                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 41559388                       # number of integer regfile reads
system.cpu.int_regfile_writes                11386327                       # number of integer regfile writes
system.cpu.ipc                               0.376021                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.376021                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               792      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11489023     34.86%     34.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     34.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     34.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203508      9.72%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  209      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594385      4.84%     49.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     49.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     49.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     49.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     49.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     49.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569806      4.76%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5300576     16.08%     70.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1727      0.01%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         9774074     29.65%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25111      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32959505                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                18141828                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            34369647                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592150                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9841441                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3777766                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.114618                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  100802      2.67%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            15794      0.42%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1751937     46.37%     49.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     49.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1909191     50.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18594651                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           65345153                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13037989                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13343476                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22846244                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  32959505                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          338656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30598                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       487905                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      29987426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.099111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.890559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19745958     65.85%     65.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3051003     10.17%     76.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1123680      3.75%     79.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1208316      4.03%     83.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2235657      7.46%     91.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1387501      4.63%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              682743      2.28%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              360941      1.20%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              191627      0.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29987426                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.097683                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              1013                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              982                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4864636                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27440                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18349724                       # number of misc regfile reads
system.cpu.numCycles                         30026428                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1650203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        94772                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3301884                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          94772                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1690570                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1689339                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1663232                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1662475                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954486                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          342672                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25387                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     29931877                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.751960                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.043951                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25134673     83.97%     83.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          556825      1.86%     85.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          531807      1.78%     87.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1631535      5.45%     93.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           17574      0.06%     93.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          123732      0.41%     93.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           38569      0.13%     93.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          105125      0.35%     94.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1792037      5.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     29931877                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1792037                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1314660                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314660                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3608096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3608096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3608096                       # number of overall misses
system.cpu.dcache.overall_misses::total       3608096                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 176755906573                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 176755906573                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 176755906573                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 176755906573                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4922756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4922756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4922756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4922756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.732942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.732942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.732942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.732942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48988.692810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48988.692810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48988.692810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48988.692810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9112171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1278079                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.129584                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1692                       # number of writebacks
system.cpu.dcache.writebacks::total              1692                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1956886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1956886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1956886                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1956886                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1651210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1651210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1651210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1651210                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34882692818                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34882692818                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34882692818                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34882692818                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.335424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.335424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.335424                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.335424                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21125.533892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21125.533892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21125.533892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21125.533892                       # average overall mshr miss latency
system.cpu.dcache.replacements                1650185                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1288634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1288634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3607947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3607947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 176746732435                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 176746732435                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4896581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4896581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.736830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.736830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48988.173173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48988.173173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1956884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1956884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1651063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1651063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34873756190                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34873756190                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.337187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.337187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21122.002122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21122.002122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9174138                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9174138                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61571.395973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61571.395973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8936628                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8936628                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60793.387755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60793.387755                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.118882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2965871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1651209                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.796181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.118882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          41033257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         41033257                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1104680                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              25501494                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1967286                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1388547                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25419                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1626757                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23109055                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   875                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4927770                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26757                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127293                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3349500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11836476                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1690570                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1662793                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      26611159                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           945                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3329291                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7553                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           29987426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.787112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.054798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24759418     82.57%     82.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1485867      4.95%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   185589      0.62%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   205377      0.68%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   214373      0.71%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1514800      5.05%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    82575      0.28%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   112086      0.37%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1427341      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             29987426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056303                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.394202                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3328679                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3328679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3328679                       # number of overall hits
system.cpu.icache.overall_hits::total         3328679                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          612                       # number of overall misses
system.cpu.icache.overall_misses::total           612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46703929                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46703929                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46703929                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46703929                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3329291                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3329291                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3329291                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3329291                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76313.609477                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76313.609477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76313.609477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76313.609477                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          140                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37348674                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37348674                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37348674                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37348674                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79128.546610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79128.546610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79128.546610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79128.546610                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3328679                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3328679                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46703929                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46703929                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3329291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3329291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76313.609477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76313.609477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37348674                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37348674                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79128.546610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79128.546610                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.520334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3329150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7068.259023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.520334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.442383                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6659053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6659053                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3329456                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           208                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         187                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   80184                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1266                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1258660                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13662024285                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25419                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1639178                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                14009867                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2755444                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11557484                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22945362                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 80922                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3282321                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9695694                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7477                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27833249                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47559109                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21354503                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9774046                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   515778                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7506312                       # count of insts added to the skid buffer
system.cpu.rob.reads                         50989850                       # The number of ROB reads
system.cpu.rob.writes                        45756088                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1447541                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1447545                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data             1447541                       # number of overall hits
system.l2.overall_hits::total                 1447545                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             203668                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            203668                       # number of overall misses
system.l2.overall_misses::total                204136                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36662990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18339147645                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18375810635                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36662990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18339147645                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18375810635                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1651209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1651681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1651209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1651681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.123345                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.123345                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78339.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90044.325299                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90017.491452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78339.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90044.325299                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90017.491452                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1292                       # number of writebacks
system.l2.writebacks::total                      1292                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        203668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       203668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204136                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32310860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16440211010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16472521870                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32310860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16440211010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16472521870                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.123345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123593                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.123345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123593                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69040.299145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80720.638539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80693.860319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69040.299145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80720.638539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80693.860319                       # average overall mshr miss latency
system.l2.replacements                         171614                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1692                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1692                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           17                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               17                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           17                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           17                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        93827                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         93827                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8354710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8354710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.746575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.746575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76648.715596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76648.715596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7338745                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7338745                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.746575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.746575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67327.935780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67327.935780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36662990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36662990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78339.722222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78339.722222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32310860                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32310860                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69040.299145                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69040.299145                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1447504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1447504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18330792935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18330792935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1651063                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1651063                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.123290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90051.498263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90051.498263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16432872265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16432872265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.123290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80727.809947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80727.809947                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28570.621552                       # Cycle average of tags in use
system.l2.tags.total_refs                     3208056                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204382                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.696372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.739524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.180203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28557.701825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.871512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.871906                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26619454                       # Number of tag accesses
system.l2.tags.data_accesses                 26619454                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    203668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005650917820                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              401554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1292                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204135                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1292                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1292                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2532.282051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    363.869927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4189.569466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           55     70.51%     70.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      1.28%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      1.28%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            2      2.56%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           16     20.51%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      1.28%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.146340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.511604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               71     91.03%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.56%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      6.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13064640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                82688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    956.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13661921000                       # Total gap between requests
system.mem_ctrls.avgGap                      66504.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13034752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        80640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2187669.951137112919                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 954086431.709193825722                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5902492.801783217117                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       203668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1292                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13409745                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8185949145                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 357352241825                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28714.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40192.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 276588422.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13034752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13064640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        82688                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        82688                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       203668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1292                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1292                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2187670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    954086432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        956274102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2187670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2187670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6052397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6052397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6052397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2187670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    954086432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       962326499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               204135                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1260                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4371827640                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1020675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8199358890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21416.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40166.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              114450                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1104                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        89828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   146.319811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.513554                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   229.940071                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        60996     67.90%     67.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21235     23.64%     91.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          707      0.79%     92.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          480      0.53%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          423      0.47%     93.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          399      0.44%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          411      0.46%     94.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          383      0.43%     94.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4794      5.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        89828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13064640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              80640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              956.274102                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.902493                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       324841440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       172630755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      731871420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3272940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1078078560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4700256480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1288106880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8299058475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   607.454525                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3067410095                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    456040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10138574190                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       316623300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168266505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      725652480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3304260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1078078560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4025357100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1856443200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8173725405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   598.280697                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4493427570                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    456040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8712556715                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1292                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169377                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204026                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       578939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       578939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 578939                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13147328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13147328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13147328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204135                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           562351310                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1099678515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1651534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1818815                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             146                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1651063                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          960                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4952605                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4953565                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105785664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105816896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171614                       # Total snoops (count)
system.tol2bus.snoopTraffic                     82688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1823296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.221986                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1728522     94.80%     94.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  94774      5.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1823296                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13662024285                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1503912410                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            642915                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2253900740                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
