INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module myproject_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w16_d1_S
INFO: [VRFC 10-311] analyzing module myproject_fifo_w16_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module myproject_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_regslice_both
INFO: [VRFC 10-311] analyzing module myproject_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sparsemux_19_4_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_sparsemux_19_4_16_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myproject
ERROR: [VRFC 10-4982] syntax error near 'total_sim_time' [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:323]
WARNING: [VRFC 10-3824] variable 'fixed_val' must explicitly be declared as automatic or static [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:154]
WARNING: [VRFC 10-3824] variable 'signed_val' must explicitly be declared as automatic or static [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:161]
WARNING: [VRFC 10-3824] variable 'total_error' must explicitly be declared as automatic or static [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:305]
WARNING: [VRFC 10-3824] variable 'total_latency' must explicitly be declared as automatic or static [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:306]
ERROR: [VRFC 10-2989] 'total_sim_time' is not declared [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:323]
ERROR: [VRFC 10-2989] 'total_sim_time' is not declared [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:324]
ERROR: [VRFC 10-8530] module 'tb_myproject' is ignored due to previous errors [/home/work1/Work/CNN_iCube_FPGA/CNN_iCube_FPGA/CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv:8]
