<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: SDRAM Controller</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>SDRAM Controller<br/>
<small>
[<a class="el" href="group__software__api__definitions.html">Software API Definitions</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for SDRAM Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m_e70___s_d_r_a_m_c.gif" border="0" alt="" usemap="#group______s__a__m__e70______s__d__r__a__m__c"/>
<map name="group______s__a__m__e70______s__d__r__a__m__c" id="group______s__a__m__e70______s__d__r__a__m__c">
<area shape="rect" id="node2" href="group__software__api__definitions.html" title="Software API Definitions" alt="" coords="5,5,205,37"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html">Sdramc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_sdramc.html" title="Sdramc hardware registers.">Sdramc</a> hardware registers.  <a href="struct_sdramc.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b83413d76755c787d191f8d7932aae5"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_Pos" ref="ga7b83413d76755c787d191f8d7932aae5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_MR_MODE_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdaa60492ad3d7bd04418bc59565bae0"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_Msk" ref="gacdaa60492ad3d7bd04418bc59565bae0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gacdaa60492ad3d7bd04418bc59565bae0">SDRAMC_MR_MODE_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; SDRAMC_MR_MODE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) SDRAMC Command Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1473c82ad59ab1ed88fb9574495f6a3a"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE" ref="ga1473c82ad59ab1ed88fb9574495f6a3a" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_MR_MODE</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_MR_MODE_Msk &amp; ((value) &lt;&lt; SDRAMC_MR_MODE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c4706f6a74025d5616e1571c4714f48"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_NORMAL" ref="ga0c4706f6a74025d5616e1571c4714f48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga0c4706f6a74025d5616e1571c4714f48">SDRAMC_MR_MODE_NORMAL</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) Normal mode. Any access to the SDRAM is decoded normally. To activate this mode, command must be followed by a write to the SDRAM. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82e6fe3eaee26b352b8a8315c6204ae9"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_NOP" ref="ga82e6fe3eaee26b352b8a8315c6204ae9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga82e6fe3eaee26b352b8a8315c6204ae9">SDRAMC_MR_MODE_NOP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues a NOP command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba1d17ced40da09fb053ffdc01ba3371"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_ALLBANKS_PRECHARGE" ref="gaba1d17ced40da09fb053ffdc01ba3371" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaba1d17ced40da09fb053ffdc01ba3371">SDRAMC_MR_MODE_ALLBANKS_PRECHARGE</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues an "All Banks Precharge" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6160e388cd7337dba8671ed252fdacb0"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_LOAD_MODEREG" ref="ga6160e388cd7337dba8671ed252fdacb0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga6160e388cd7337dba8671ed252fdacb0">SDRAMC_MR_MODE_LOAD_MODEREG</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues a "Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the SDRAM. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41dfbb10fec9b1a9904dd3fce69713df"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_AUTO_REFRESH" ref="ga41dfbb10fec9b1a9904dd3fce69713df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga41dfbb10fec9b1a9904dd3fce69713df">SDRAMC_MR_MODE_AUTO_REFRESH</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues an "Auto-Refresh" Command when the SDRAM device is accessed regardless of the cycle. Previously, an "All Banks Precharge" command must be issued. To activate this mode, command must be followed by a write to the SDRAM. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ca10930eee15e668c7f807a234ad296"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_EXT_LOAD_MODEREG" ref="ga1ca10930eee15e668c7f807a234ad296" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga1ca10930eee15e668c7f807a234ad296">SDRAMC_MR_MODE_EXT_LOAD_MODEREG</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) The SDRAMC issues an "Extended Load Mode Register" command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the "Extended Load Mode Register" command must be followed by a write to the SDRAM. The write in the SDRAM must be done in the appropriate bank; most low-power SDRAM devices use the bank 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6872fc258eb413ae1d9224577c0f943f"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MR_MODE_DEEP_POWERDOWN" ref="ga6872fc258eb413ae1d9224577c0f943f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga6872fc258eb413ae1d9224577c0f943f">SDRAMC_MR_MODE_DEEP_POWERDOWN</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MR) Deep power-down mode. Enters deep power-down mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2beca5089dcffd6ba940bd1bdb676bc6"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_TR_COUNT_Pos" ref="ga2beca5089dcffd6ba940bd1bdb676bc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_TR_COUNT_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca4fbaaa50b44ea9388e2020a879870c"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_TR_COUNT_Msk" ref="gaca4fbaaa50b44ea9388e2020a879870c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaca4fbaaa50b44ea9388e2020a879870c">SDRAMC_TR_COUNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_TR) SDRAMC Refresh Timer Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc355de6cddf48f11461c56d1cb46c97"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_TR_COUNT" ref="gafc355de6cddf48f11461c56d1cb46c97" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_TR_COUNT</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_TR_COUNT_Msk &amp; ((value) &lt;&lt; SDRAMC_TR_COUNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41dc93e46bc0cf2fb176ef88a48b3d27"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NC_Pos" ref="ga41dc93e46bc0cf2fb176ef88a48b3d27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_NC_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1797ab12602a16425aa7673061022f49"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NC_Msk" ref="ga1797ab12602a16425aa7673061022f49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga1797ab12602a16425aa7673061022f49">SDRAMC_CR_NC_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_CR_NC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Number of Column Bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31b2a81761c85b0456fabe0dd17c28bc"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NC" ref="ga31b2a81761c85b0456fabe0dd17c28bc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_NC</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_NC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NC_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a42732fa0a63d5107af0df282b0b991"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NC_COL8" ref="ga6a42732fa0a63d5107af0df282b0b991" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga6a42732fa0a63d5107af0df282b0b991">SDRAMC_CR_NC_COL8</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 8 column bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7a435ff523a39fef93816ea28f59a77"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NC_COL9" ref="gaf7a435ff523a39fef93816ea28f59a77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaf7a435ff523a39fef93816ea28f59a77">SDRAMC_CR_NC_COL9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 9 column bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5147593b19e8e0b404ffabc5bd626cb8"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NC_COL10" ref="ga5147593b19e8e0b404ffabc5bd626cb8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga5147593b19e8e0b404ffabc5bd626cb8">SDRAMC_CR_NC_COL10</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 10 column bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c75bffcfadcd9979e72cec01fa1957b"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NC_COL11" ref="ga3c75bffcfadcd9979e72cec01fa1957b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3c75bffcfadcd9979e72cec01fa1957b">SDRAMC_CR_NC_COL11</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 11 column bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1778147fa08d5e7184bcace07008b30b"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NR_Pos" ref="ga1778147fa08d5e7184bcace07008b30b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_NR_Pos</b>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3534444ef11950673112c0ca84da1607"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NR_Msk" ref="ga3534444ef11950673112c0ca84da1607" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3534444ef11950673112c0ca84da1607">SDRAMC_CR_NR_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_CR_NR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Number of Row Bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff3c51cd62458e6e25e809ca22ba929b"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NR" ref="gaff3c51cd62458e6e25e809ca22ba929b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_NR</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_NR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00df4e255ec24d32ee007d94abeff9d4"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NR_ROW11" ref="ga00df4e255ec24d32ee007d94abeff9d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga00df4e255ec24d32ee007d94abeff9d4">SDRAMC_CR_NR_ROW11</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 11 row bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4922349dfc2b0d71b5205c260039c0d9"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NR_ROW12" ref="ga4922349dfc2b0d71b5205c260039c0d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga4922349dfc2b0d71b5205c260039c0d9">SDRAMC_CR_NR_ROW12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 12 row bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba863b1112fe45c0845e1b5f7ea0e971"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NR_ROW13" ref="gaba863b1112fe45c0845e1b5f7ea0e971" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaba863b1112fe45c0845e1b5f7ea0e971">SDRAMC_CR_NR_ROW13</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 13 row bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa83f9d512592a007f4177d8b21aceeb9"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NB" ref="gaa83f9d512592a007f4177d8b21aceeb9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaa83f9d512592a007f4177d8b21aceeb9">SDRAMC_CR_NB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Number of Banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09c966d636598efa8ace4332cdbcea30"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NB_BANK2" ref="ga09c966d636598efa8ace4332cdbcea30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga09c966d636598efa8ace4332cdbcea30">SDRAMC_CR_NB_BANK2</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 2 banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09e41a7ce39344dc1935953089d10a21"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_NB_BANK4" ref="ga09e41a7ce39344dc1935953089d10a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga09e41a7ce39344dc1935953089d10a21">SDRAMC_CR_NB_BANK4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 4 banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga037d40cbb2c2ecb7f37a12f510dc7295"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_CAS_Pos" ref="ga037d40cbb2c2ecb7f37a12f510dc7295" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_CAS_Pos</b>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e368b10da60b3485eee4abc3dd4037a"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_CAS_Msk" ref="ga3e368b10da60b3485eee4abc3dd4037a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3e368b10da60b3485eee4abc3dd4037a">SDRAMC_CR_CAS_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_CR_CAS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) CAS Latency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga461f85846c604ec051beff5e76c76668"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_CAS" ref="ga461f85846c604ec051beff5e76c76668" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_CAS</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_CAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_CAS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga512aa52caf5e6b321cecb9e30094b5d2"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_CAS_LATENCY1" ref="ga512aa52caf5e6b321cecb9e30094b5d2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga512aa52caf5e6b321cecb9e30094b5d2">SDRAMC_CR_CAS_LATENCY1</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 1 cycle CAS latency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85b63ae30dbc3d2139e4958f76f2ebaf"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_CAS_LATENCY2" ref="ga85b63ae30dbc3d2139e4958f76f2ebaf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga85b63ae30dbc3d2139e4958f76f2ebaf">SDRAMC_CR_CAS_LATENCY2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 2 cycle CAS latency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cc4aaf33734f3fe0f86f512d2170e19"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_CAS_LATENCY3" ref="ga7cc4aaf33734f3fe0f86f512d2170e19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga7cc4aaf33734f3fe0f86f512d2170e19">SDRAMC_CR_CAS_LATENCY3</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) 3 cycle CAS latency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bc861e1465dd27311ec35978f066d51"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_DBW" ref="ga9bc861e1465dd27311ec35978f066d51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga9bc861e1465dd27311ec35978f066d51">SDRAMC_CR_DBW</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Data Bus Width <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab11cbeeadb10a5ea0e812940afc6a525"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TWR_Pos" ref="gab11cbeeadb10a5ea0e812940afc6a525" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TWR_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0029b715093ee8046f1ed2d5d8fda9f3"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TWR_Msk" ref="ga0029b715093ee8046f1ed2d5d8fda9f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga0029b715093ee8046f1ed2d5d8fda9f3">SDRAMC_CR_TWR_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SDRAMC_CR_TWR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Write Recovery Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f3147e76e93a2925737fd1a3cc26c3f"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TWR" ref="ga8f3147e76e93a2925737fd1a3cc26c3f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TWR</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TWR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7d7a95f3b81570c423b2f2f1ac9cf1f"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRC_TRFC_Pos" ref="gaa7d7a95f3b81570c423b2f2f1ac9cf1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRC_TRFC_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga182e47239305c61c0c43aa8895ca8317"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRC_TRFC_Msk" ref="ga182e47239305c61c0c43aa8895ca8317" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga182e47239305c61c0c43aa8895ca8317">SDRAMC_CR_TRC_TRFC_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Row Cycle Delay and Row Refresh Cycle <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga623cac6db29b9321ff334c1b70f14991"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRC_TRFC" ref="ga623cac6db29b9321ff334c1b70f14991" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRC_TRFC</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf1c97a4c91fac76bf280afd5125529a"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRP_Pos" ref="gacf1c97a4c91fac76bf280afd5125529a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRP_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga337da762fbb5777b101154a98952b6cd"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRP_Msk" ref="ga337da762fbb5777b101154a98952b6cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga337da762fbb5777b101154a98952b6cd">SDRAMC_CR_TRP_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SDRAMC_CR_TRP_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Row Precharge Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga170e2cc431a2c063a4b246776ca32bbd"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRP" ref="ga170e2cc431a2c063a4b246776ca32bbd" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRP</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRP_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5fedc099b6e629b8dfe27e314d882c7"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRCD_Pos" ref="gac5fedc099b6e629b8dfe27e314d882c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRCD_Pos</b>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01695ba0657dcbeed2cee9e0663cd5f0"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRCD_Msk" ref="ga01695ba0657dcbeed2cee9e0663cd5f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga01695ba0657dcbeed2cee9e0663cd5f0">SDRAMC_CR_TRCD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Row to Column Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf45282965293172dbedf9217d953896"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRCD" ref="gabf45282965293172dbedf9217d953896" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRCD</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRCD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07627a9a4e4e505cd66d023db19f3c7f"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRAS_Pos" ref="ga07627a9a4e4e505cd66d023db19f3c7f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRAS_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1558efc1f40cdb97cc34153533fbbc9"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRAS_Msk" ref="gaf1558efc1f40cdb97cc34153533fbbc9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaf1558efc1f40cdb97cc34153533fbbc9">SDRAMC_CR_TRAS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Active to Precharge Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaaf5de0223bd513b2eb4c4a319cea51"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TRAS" ref="gacaaf5de0223bd513b2eb4c4a319cea51" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TRAS</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRAS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga880f8043085c6f8dfbd8ca05786363d1"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TXSR_Pos" ref="ga880f8043085c6f8dfbd8ca05786363d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TXSR_Pos</b>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga469741668aba998eb63aa667c2de9aed"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TXSR_Msk" ref="ga469741668aba998eb63aa667c2de9aed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga469741668aba998eb63aa667c2de9aed">SDRAMC_CR_TXSR_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CR) Exit Self Refresh to Active Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee765eb27a4049e7f5c3fa90baae82ad"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CR_TXSR" ref="gaee765eb27a4049e7f5c3fa90baae82ad" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CR_TXSR</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CR_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TXSR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe23a3739fdd74adf804a3f7a43e7263"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_LPCB_Pos" ref="gabe23a3739fdd74adf804a3f7a43e7263" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_LPCB_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21d4922790f46dc0a371e4d8991b1dc9"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_LPCB_Msk" ref="ga21d4922790f46dc0a371e4d8991b1dc9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga21d4922790f46dc0a371e4d8991b1dc9">SDRAMC_LPR_LPCB_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) Low-power Configuration Bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab161bbb5374a78c81f9c239ed1a6f47f"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_LPCB" ref="gab161bbb5374a78c81f9c239ed1a6f47f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_LPCB</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_LPR_LPCB_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_LPCB_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0840e1b152c569774398b869920fecac"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_LPCB_DISABLED" ref="ga0840e1b152c569774398b869920fecac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga0840e1b152c569774398b869920fecac">SDRAMC_LPR_LPCB_DISABLED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) Low Power Feature is inhibited: no Power-down, Self-refresh or Deep Power-down command is issued to the SDRAM device. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefe4b0dcfa1de94c0143c7ae9aba43a3"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_LPCB_SELF_REFRESH" ref="gaefe4b0dcfa1de94c0143c7ae9aba43a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaefe4b0dcfa1de94c0143c7ae9aba43a3">SDRAMC_LPR_LPCB_SELF_REFRESH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC issues a Self-refresh command to the SDRAM device, the SDCK clock is deactivated and the SDCKE signal is set low. The SDRAM device leaves the Self Refresh Mode when accessed and enters it after the access. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga195f584a9ef10e6387ceb2d9a0352b38"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_LPCB_POWER_DOWN" ref="ga195f584a9ef10e6387ceb2d9a0352b38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga195f584a9ef10e6387ceb2d9a0352b38">SDRAMC_LPR_LPCB_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC issues a Power-down Command to the SDRAM device after each access, the SDCKE signal is set to low. The SDRAM device leaves the Power-down Mode when accessed and enters it after the access. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b4b932aa543dec35ca71ff76ce03824"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_LPCB_DEEP_POWER_DOWN" ref="ga9b4b932aa543dec35ca71ff76ce03824" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga9b4b932aa543dec35ca71ff76ce03824">SDRAMC_LPR_LPCB_DEEP_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC issues a Deep Power-down command to the SDRAM device. This mode is unique to low-power SDRAM. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac31cf4e4d17818890f8274ec215da7b7"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_PASR_Pos" ref="gac31cf4e4d17818890f8274ec215da7b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_PASR_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f3aac4b835376d593c61425a27da95b"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_PASR_Msk" ref="ga1f3aac4b835376d593c61425a27da95b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga1f3aac4b835376d593c61425a27da95b">SDRAMC_LPR_PASR_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) Partial Array Self-refresh (only for low-power SDRAM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3905957755600b268afb832312271df5"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_PASR" ref="ga3905957755600b268afb832312271df5" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_PASR</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_LPR_PASR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_PASR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6bc3953b7dba97bb2bb9e1b8c004a66"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TCSR_Pos" ref="gaf6bc3953b7dba97bb2bb9e1b8c004a66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_TCSR_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cf0b78ace9992594db5b246c8d106c5"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TCSR_Msk" ref="ga3cf0b78ace9992594db5b246c8d106c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3cf0b78ace9992594db5b246c8d106c5">SDRAMC_LPR_TCSR_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) Temperature Compensated Self-Refresh (only for low-power SDRAM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga714cc5a0920f1c7203ecdaa9215ac382"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TCSR" ref="ga714cc5a0920f1c7203ecdaa9215ac382" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_TCSR</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_LPR_TCSR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TCSR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72c9423094e3267d46c7897a3fa4c46f"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_DS_Pos" ref="ga72c9423094e3267d46c7897a3fa4c46f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_DS_Pos</b>&nbsp;&nbsp;&nbsp;10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga038da98987038f17dcd8df3004cb3c21"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_DS_Msk" ref="ga038da98987038f17dcd8df3004cb3c21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga038da98987038f17dcd8df3004cb3c21">SDRAMC_LPR_DS_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_LPR_DS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) Drive Strength (only for low-power SDRAM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1433c3d39d5adffc4a00155c53699eef"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_DS" ref="ga1433c3d39d5adffc4a00155c53699eef" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_DS</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_LPR_DS_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_DS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4ada37630164d82555b416fcc33d479"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TIMEOUT_Pos" ref="gaf4ada37630164d82555b416fcc33d479" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_TIMEOUT_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7e41d5e31cab5b5f8cd04a0b97623f8"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TIMEOUT_Msk" ref="gab7e41d5e31cab5b5f8cd04a0b97623f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gab7e41d5e31cab5b5f8cd04a0b97623f8">SDRAMC_LPR_TIMEOUT_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) Time to Define When Low-power Mode Is Enabled <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2c996cb9777ac00a7c90e4e2994c771"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TIMEOUT" ref="gaf2c996cb9777ac00a7c90e4e2994c771" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_LPR_TIMEOUT</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_LPR_TIMEOUT_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b18dad66faaaf3f984388eb566f4204"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TIMEOUT_LP_LAST_XFER" ref="ga4b18dad66faaaf3f984388eb566f4204" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga4b18dad66faaaf3f984388eb566f4204">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode immediately after the end of the last transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76d90280c269cf4bd0f4a3b449eb316e"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64" ref="ga76d90280c269cf4bd0f4a3b449eb316e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga76d90280c269cf4bd0f4a3b449eb316e">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga737b584db7f97ea868c1699ae04d128f"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128" ref="ga737b584db7f97ea868c1699ae04d128f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga737b584db7f97ea868c1699ae04d128f">SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_LPR) The SDRAMC activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa950bc615ad0d78364e3fd8b18f4d1b9"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_IER_RES" ref="gaa950bc615ad0d78364e3fd8b18f4d1b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gaa950bc615ad0d78364e3fd8b18f4d1b9">SDRAMC_IER_RES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_IER) Refresh Error Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7b9934547fab4d9c3a2b9472962c58e"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_IDR_RES" ref="gae7b9934547fab4d9c3a2b9472962c58e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gae7b9934547fab4d9c3a2b9472962c58e">SDRAMC_IDR_RES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_IDR) Refresh Error Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ccd95650afa502e07e683effd55cef5"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_IMR_RES" ref="ga9ccd95650afa502e07e683effd55cef5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga9ccd95650afa502e07e683effd55cef5">SDRAMC_IMR_RES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_IMR) Refresh Error Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd76cff3fff4cd78071707f2d4be8c8d"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_ISR_RES" ref="gabd76cff3fff4cd78071707f2d4be8c8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gabd76cff3fff4cd78071707f2d4be8c8d">SDRAMC_ISR_RES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_ISR) Refresh Error Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad588404946ce7c78ff1feb2bf3d83e78"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MDR_MD_Pos" ref="gad588404946ce7c78ff1feb2bf3d83e78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_MDR_MD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eddb1a81ffe147a091d483357b585b5"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MDR_MD_Msk" ref="ga3eddb1a81ffe147a091d483357b585b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga3eddb1a81ffe147a091d483357b585b5">SDRAMC_MDR_MD_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; SDRAMC_MDR_MD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MDR) Memory Device Type <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b4754cfaa95548205d9995424233148"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MDR_MD" ref="ga3b4754cfaa95548205d9995424233148" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_MDR_MD</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_MDR_MD_Msk &amp; ((value) &lt;&lt; SDRAMC_MDR_MD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8e5871eb2d51b6b76b578d6ee9fac5a"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MDR_MD_SDRAM" ref="gad8e5871eb2d51b6b76b578d6ee9fac5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gad8e5871eb2d51b6b76b578d6ee9fac5a">SDRAMC_MDR_MD_SDRAM</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MDR) SDRAM <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54634e004f87edf843872afabd377f99"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_MDR_MD_LPSDRAM" ref="ga54634e004f87edf843872afabd377f99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga54634e004f87edf843872afabd377f99">SDRAMC_MDR_MD_LPSDRAM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_MDR) Low-power SDRAM <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21c5b8b7e1889c494fd69fcbc3175410"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CFR1_TMRD_Pos" ref="ga21c5b8b7e1889c494fd69fcbc3175410" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CFR1_TMRD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc54aca416197045793d42cfe980f10a"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CFR1_TMRD_Msk" ref="gabc54aca416197045793d42cfe980f10a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gabc54aca416197045793d42cfe980f10a">SDRAMC_CFR1_TMRD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SDRAMC_CFR1_TMRD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CFR1) Load Mode Register Command to Active or Refresh Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0643f697747256d36c7ad81e97b3000b"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CFR1_TMRD" ref="ga0643f697747256d36c7ad81e97b3000b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_CFR1_TMRD</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_CFR1_TMRD_Msk &amp; ((value) &lt;&lt; SDRAMC_CFR1_TMRD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc644004097150e3cf4d80a5540da95c"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CFR1_UNAL" ref="gabc644004097150e3cf4d80a5540da95c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gabc644004097150e3cf4d80a5540da95c">SDRAMC_CFR1_UNAL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CFR1) Support Unaligned Access <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7630b9e94e0b55709c29c831faa21299"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CFR1_UNAL_UNSUPPORTED" ref="ga7630b9e94e0b55709c29c831faa21299" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga7630b9e94e0b55709c29c831faa21299">SDRAMC_CFR1_UNAL_UNSUPPORTED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CFR1) Unaligned access is not supported. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16295cfaf852fe704ab8a4fd0ab76b72"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_CFR1_UNAL_SUPPORTED" ref="ga16295cfaf852fe704ab8a4fd0ab76b72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga16295cfaf852fe704ab8a4fd0ab76b72">SDRAMC_CFR1_UNAL_SUPPORTED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_CFR1) Unaligned access is supported. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga665c2b909e7ffd6918ba820562db84f5"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_OCMS_SDR_SE" ref="ga665c2b909e7ffd6918ba820562db84f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#ga665c2b909e7ffd6918ba820562db84f5">SDRAMC_OCMS_SDR_SE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_OCMS) SDRAM Memory Controller Scrambling Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1de5ecd60e4ee0c85d88e8629189758"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_OCMS_KEY1_KEY1_Pos" ref="gad1de5ecd60e4ee0c85d88e8629189758" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_OCMS_KEY1_KEY1_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf5e68d8ab3cc5daf2f333348c5c4fcb"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_OCMS_KEY1_KEY1_Msk" ref="gacf5e68d8ab3cc5daf2f333348c5c4fcb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gacf5e68d8ab3cc5daf2f333348c5c4fcb">SDRAMC_OCMS_KEY1_KEY1_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_OCMS_KEY1) Off-chip Memory Scrambling (OCMS) Key Part 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7d0693d05589c88b5ed246cbec550fb"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_OCMS_KEY1_KEY1" ref="gaa7d0693d05589c88b5ed246cbec550fb" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_OCMS_KEY1_KEY1</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_OCMS_KEY1_KEY1_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a2a31e2cacb71d4e7ef8788168221b0"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_OCMS_KEY2_KEY2_Pos" ref="ga7a2a31e2cacb71d4e7ef8788168221b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_OCMS_KEY2_KEY2_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf72e098f3b0fbc622694203aae6fa80"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_OCMS_KEY2_KEY2_Msk" ref="gadf72e098f3b0fbc622694203aae6fa80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.html#gadf72e098f3b0fbc622694203aae6fa80">SDRAMC_OCMS_KEY2_KEY2_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SDRAMC_OCMS_KEY2) Off-chip Memory Scrambling (OCMS) Key Part 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca7b60dd7970cf6a278623e5d9f74205"></a><!-- doxytag: member="SAME70_SDRAMC::SDRAMC_OCMS_KEY2_KEY2" ref="gaca7b60dd7970cf6a278623e5d9f74205" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SDRAMC_OCMS_KEY2_KEY2</b>(value)&nbsp;&nbsp;&nbsp;((SDRAMC_OCMS_KEY2_KEY2_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos)))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR SDRAM Controller </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
