\hypertarget{_d_m_a1_8h}{}\doxysection{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\+D\+M\+A1.h File Reference}
\label{_d_m_a1_8h}\index{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/DMA1.h@{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/DMA1.h}}


This embedded component implements initialization and runtime handling of an on-\/chip D\+MA controller.  


{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Cpu.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+L\+D\+D.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_t_c_d__stuct}{D\+M\+A1\+\_\+\+T\+T\+C\+D\+\_\+stuct}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___events__stuct}{D\+M\+A1\+\_\+\+Events\+\_\+stuct}}
\item 
struct \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init\+\_\+stuct}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_ga8d40c15a5df018c3534c7a30e20e4508}{D\+M\+A1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}~0x40008000U
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_gaa32c479e4c099cb2e7e82f84c529e373}{D\+M\+A1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_ga21f54b8df557a0450d5d519b61501ef2}{D\+M\+A1\+\_\+\+Init\+Channel\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{group___d_m_a1__module_ga7b405626b3f6e84d6037f051b481e60c}{D\+M\+A1\+\_\+\+Enable\+Request\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define {\bfseries D\+M\+A1\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~0U
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_t_c_d__stuct}{D\+M\+A1\+\_\+\+T\+T\+C\+D\+\_\+stuct}} {\bfseries D\+M\+A1\+\_\+\+T\+T\+CD}
\item 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_t_c_d__stuct}{D\+M\+A1\+\_\+\+T\+T\+C\+D\+\_\+stuct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+T\+C\+D\+Ptr}
\item 
typedef void() \mbox{\hyperlink{group___d_m_a1__module_ga1613c2c04d0c85b504a4f34af568f524}{D\+M\+A1\+\_\+\+T\+Event\+Fn}}(\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$Dev\+Data\+Ptr)
\item 
typedef struct \mbox{\hyperlink{struct_d_m_a1___events__stuct}{D\+M\+A1\+\_\+\+Events\+\_\+stuct}} {\bfseries D\+M\+A1\+\_\+\+T\+Events}
\item 
typedef struct \mbox{\hyperlink{struct_d_m_a1___events__stuct}{D\+M\+A1\+\_\+\+Events\+\_\+stuct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Events\+Ptr}
\item 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init\+\_\+stuct}} {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Init}
\item 
typedef struct \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init\+\_\+stuct}} $\ast$ {\bfseries D\+M\+A1\+\_\+\+T\+Chn\+Init\+Ptr}
\item 
typedef void {\bfseries D\+M\+A1\+\_\+\+T\+Chan\+Device\+Data}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ \mbox{\hyperlink{group___d_m_a1__module_gac772e5aafdc8f0a0b5c714cc6fa0a3c1}{D\+M\+A1\+\_\+\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Initializes the associated peripheral(s) and the component internal variables. The method is called automatically as a part of the application initialization code. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$ \mbox{\hyperlink{group___d_m_a1__module_ga888a430a1e0e7c75ba12e606a5a94e2b}{D\+M\+A1\+\_\+\+Init\+Channel}} (\mbox{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data}} $\ast$Device\+Data\+Ptr, \mbox{\hyperlink{struct_d_m_a1___t_chn_init__stuct}{D\+M\+A1\+\_\+\+T\+Chn\+Init}} $\ast$Ch\+Int\+Ptr, \mbox{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data}} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em The method allocates D\+MA channel for the D\+MA transfer defined by the transfer descriptor input parameter Descriptor\+Ptr. This method must be called before D\+MA channel is initialized. Otherwise E\+R\+R\+\_\+\+N\+O\+T\+A\+V\+A\+IL error code is returned after call of D\+M\+A\+\_\+\+L\+DD channel methods. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___p_e___types__module_ga24c2b045fd04e79e85f261ce4df35588}{L\+D\+D\+\_\+\+T\+Error}} \mbox{\hyperlink{group___d_m_a1__module_ga34838191f442386bfd2d166b7b9ee2e7}{D\+M\+A1\+\_\+\+Enable\+Request}} (D\+M\+A1\+\_\+\+T\+Chan\+Device\+Data $\ast$Chan\+Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em The method enables D\+MA request from peripheral. Please note that this method doesn\textquotesingle{}t start the transfer. The transfer is started as soon as D\+MA request from peripheral is asserted. \end{DoxyCompactList}\item 
{\bfseries P\+E\+\_\+\+I\+SR} (D\+M\+A1\+\_\+\+I\+N\+T\+\_\+\+D\+M\+A0\+\_\+\+Transfer\+Complete\+\_\+\+I\+SR)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This embedded component implements initialization and runtime handling of an on-\/chip D\+MA controller. 

\begin{DoxyVersion}{Version}
01.\+02 
\end{DoxyVersion}
