# Tiny Tapeout project information
project:
  title:        "1st passive Sigma Delta ADC"      # Project title
  author:       "Joerg Vollrath"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "External R1 and R2 and C2 realize a ADC"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_jv_sigdel"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "modNCnt.v"
    - "serTXa.v"
    - "sinc1.v"
    - "sinc2.v"
    - "sinc3.v"
    - "pwm.v"
    - "clkdiv.v"
    - "sigdel.v"
    - "tt_um_jv_sigdel.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Input voltage input voltage R1, uo5 R2, C attached"
  ui[1]: "Sampling clock conf1"
  ui[2]: "Sampling clock conf2"
  ui[3]: "OSR conf1"
  ui[4]: "OSR conf2"
  ui[5]: "SINC1,2,3 conf1"
  ui[6]: "SINC1,2,3 conf2"
  ui[7]: "pwm output enable"

  # Outputs
  uo[0]: "ADC 0 LSB"
  uo[1]: "ADC 1"
  uo[2]: "ADC 2"
  uo[3]: "ADC 3 MSB"
  uo[4]: "replicate ui0"
  uo[5]: "invert ui0 R2"
  uo[6]: "pwm upper"
  uo[7]: "pwm lower"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
