
---------- Begin Simulation Statistics ----------
simSeconds                                   0.144841                       # Number of seconds simulated (Second)
simTicks                                 144840659000                       # Number of ticks simulated (Tick)
finalTick                                144840659000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    726.83                       # Real time elapsed on the host (Second)
hostTickRate                                199276573                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     666660                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100003638                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   137583                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     137588                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        144840659                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           100003638                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      21282                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.448407                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.690414                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       49995336     49.99%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            85      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            2      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc           22      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      36892300     36.89%     86.88% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     13115893     13.12%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100003638                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                  606738                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            604544                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               851                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               602542                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  601348                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998018                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     590                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             387                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                171                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              216                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          106                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       48609196                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          48609196                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      48609244                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         48609244                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       186020                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          186020                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       186024                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         186024                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  46158002000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  46158002000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  46158002000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  46158002000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     48795216                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      48795216                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     48795268                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     48795268                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003812                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003812                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003812                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003812                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 248134.619933                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 248134.619933                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 248129.284393                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 248129.284393                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        92926                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             92926                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        92975                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         92975                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        92975                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        92975                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        93045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        93045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        93047                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        93047                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  21994981000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  21994981000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  21995345000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  21995345000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001907                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001907                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001907                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 236390.789403                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 236390.789403                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 236389.620299                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 236389.620299                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  92983                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           14                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           14                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     35702619                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        35702619                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           68                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            68                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data      7495000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total      7495000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     35702687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     35702687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 110220.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 110220.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            3                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           65                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      6678000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      6678000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 102738.461538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 102738.461538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           48                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            48                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            4                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            4                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           52                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           52                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       364000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       364000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.038462                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.038462                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data       182000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total       182000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           14                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           14                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           14                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           14                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data     12906577                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       12906577                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       185952                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       185952                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  46150507000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  46150507000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13092529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13092529                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.014203                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.014203                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 248185.053132                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 248185.053132                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        92972                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        92972                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        92980                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        92980                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  21988303000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  21988303000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007102                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007102                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 236484.222413                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 236484.222413                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.979417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             48702319                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              93047                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             523.416327                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              449000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.979417                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999678                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999678                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           97683639                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          97683639                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            49675005                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           37097140                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13161253                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        1852228                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1852228                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1852228                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1852228                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          386                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             386                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          386                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            386                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     33557000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     33557000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     33557000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     33557000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1852614                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1852614                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1852614                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1852614                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000208                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000208                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 86935.233161                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 86935.233161                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 86935.233161                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 86935.233161                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          354                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               354                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          386                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          386                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          386                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          386                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     32785000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     32785000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     32785000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     32785000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000208                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000208                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000208                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000208                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 84935.233161                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 84935.233161                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 84935.233161                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 84935.233161                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    354                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1852228                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1852228                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          386                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           386                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     33557000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     33557000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1852614                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1852614                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 86935.233161                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 86935.233161                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          386                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          386                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     32785000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     32785000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 84935.233161                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 84935.233161                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            31.998101                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1852614                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                386                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4799.518135                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              183000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    31.998101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3705614                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3705614                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100003638                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    18                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    269                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     40                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       309                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   269                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    40                       # number of overall hits (Count)
system.l2.overallHits::total                      309                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  117                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                93007                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   93124                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 117                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               93007                       # number of overall misses (Count)
system.l2.overallMisses::total                  93124                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        21698000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     21714719000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        21736417000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       21698000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    21714719000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       21736417000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                386                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              93047                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 93433                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               386                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             93047                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                93433                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.303109                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999570                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.996693                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.303109                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999570                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.996693                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 185452.991453                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 233474.028837                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    233413.695718                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 185452.991453                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 233474.028837                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   233413.695718                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                90935                       # number of writebacks (Count)
system.l2.writebacks::total                     90935                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.data                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              117                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            93006                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               93123                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             117                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           93006                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              93123                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     19358000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  19854458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    19873816000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     19358000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  19854458000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   19873816000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.303109                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999559                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.996682                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.303109                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999559                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.996682                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 165452.991453                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 213475.023117                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 213414.688101                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 165452.991453                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 213475.023117                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 213414.688101                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          91075                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             269                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                269                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           117                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              117                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     21698000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     21698000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          386                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            386                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.303109                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.303109                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 185452.991453                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 185452.991453                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          117                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          117                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     19358000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     19358000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.303109                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.303109                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 165452.991453                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 165452.991453                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            92979                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               92979                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  21709269000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    21709269000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          92980                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             92980                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999989                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999989                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 233485.722583                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 233485.722583                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        92979                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           92979                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  19849689000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  19849689000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999989                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 213485.722583                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 213485.722583                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             39                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                39                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           28                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              28                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      5450000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      5450000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data           67                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total            67                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.417910                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.417910                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 194642.857143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 194642.857143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data           27                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           27                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      4769000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      4769000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.402985                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.402985                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 176629.629630                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 176629.629630                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          300                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              300                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          300                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          300                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        92926                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            92926                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        92926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        92926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2027.740030                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       186699                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      93123                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.004865                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      162000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         2.415521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2025.324510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.988928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.990107                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   57                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  578                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1406                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1586723                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1586723                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1454960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1872.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1488096.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000022332750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        45467                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        45467                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1710063                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1409478                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       93123                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      90935                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1489968                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1454960                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      16.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      38.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         6                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1489968                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1454960                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   93108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   93108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   93108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   93109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   93109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   93109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   93111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   93111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   93111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   93111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  93111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  93111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  93112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  93112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                  93112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                  93112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  45467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        45467                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.770317                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     32.008998                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    162.755105                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        45466    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         45467                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        45467                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      32.000022                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     32.000022                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.004690                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32            45466    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         45467                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                95357952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             93117440                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              658364527.32516217                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              642895721.70477343                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  144840216000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     786927.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       119808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     95238144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     93116480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 827171.050084769260                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 657537356.275077342987                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 642889093.731615781784                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1872                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1488096                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1454960                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    139236000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 177366388000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3436233065500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     74378.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data    119190.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2361737.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       119808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     95238144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       95357952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       119808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       119808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     93117440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     93117440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          117                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        93006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           93123                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        90935                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          90935                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         827171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      657537356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         658364527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       827171                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        827171                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    642895722                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        642895722                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    642895722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        827171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     657537356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1301260249                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1489968                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1454945                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        93120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        93120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        93120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        93296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        93008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        93072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        93040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        93152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        93200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        93120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        93120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        93296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        93024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        93056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        93072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        93152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        90912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        90992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        90912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        90944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        90912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        90960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        91008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        91008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        91008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        90993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        90896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            149568724000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7449840000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       177505624000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat               100383.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat          119133.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1387551                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1352641                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            93.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       204721                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   920.640442                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   796.186764                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   274.743496                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13359      6.53%      6.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         7001      3.42%      9.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383            1      0.00%      9.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          303      0.15%     10.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          303      0.15%     10.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7002      3.42%     13.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        13358      6.52%     20.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       163394     79.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       204721                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              95357952                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           93116480                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              658.364527                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              642.889094                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               93.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       730786140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       388422045                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5318785920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3796986240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11433533280.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  20173459380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  38630637120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   80472610125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   555.594062                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  99470421750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4836520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40533717250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       730921800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       388494150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5319585600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3797826660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11433533280.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  20174133690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  38630069280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   80474564460                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   555.607555                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  99468555500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4836520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40535583500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 144                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         90935                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               107                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              92979                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             92979                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            144                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       277288                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  277288                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    188475392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                188475392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              93129                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    93129    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                93129                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          6004014000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6099255750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         184171                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        91042                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                453                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       183861                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          354                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              197                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             92980                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            92980                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            386                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq            67                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1126                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       279077                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 280203                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       757760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190436352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               191194112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           91075                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  93117440                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            184508                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000569                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.024075                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  184404     99.94%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     103      0.06%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              184508                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 144840659000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3171730000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          12738000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3070551999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        186770                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        93338                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              33                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        31701300                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       113139359                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
