 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w8_160b
Version: K-2015.06-SP2
Date   : Fri Mar 21 00:19:15 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_99_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_99_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_99_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_98_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_98_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_98_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_97_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_97_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_96_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_96_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_96_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_95_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_95_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_95_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_94_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_94_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_93_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_93_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_93_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_92_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_92_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_92_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_91_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_91_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_91_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_90_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_90_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_90_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_89_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_89_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_89_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_88_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_88_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_87_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_87_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_87_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_86_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_86_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_86_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_85_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_85_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_85_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_84_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_84_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_84_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_83_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_83_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_83_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_82_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_82_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_82_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_81_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_81_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_81_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_80_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_80_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_80_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_79_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_79_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_79_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_78_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_78_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_78_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_77_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_77_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_77_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_76_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_76_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_76_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_75_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_75_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_74_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_74_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_74_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_73_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_73_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_73_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_72_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_72_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_71_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_71_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_71_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_70_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_70_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_70_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_69_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_69_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_68_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_68_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_68_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_67_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_67_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_67_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_66_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_66_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_66_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_65_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_65_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_65_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_64_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_64_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_64_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_63_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_62_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_62_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_62_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_61_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_61_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_61_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_60_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_60_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_60_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_59_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_58_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_57_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_57_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_56_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_55_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_54_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_54_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_53_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_53_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_52_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_52_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_52_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_51_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_50_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_49_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_48_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_47_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_46_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_46_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_45_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_45_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_44_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_43_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_43_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_43_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_42_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_41_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_40_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_39_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_39_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_38_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_37_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_37_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_36_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_35_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_34_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_33_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_32_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_31_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_30_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_29_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_28_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_27_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_26_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_25_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_25_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_24_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_24_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_23_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_22_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_21_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_20_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_19_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_18_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_17_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_17_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_16_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_16_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_15_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_14_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_13_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_13_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_12_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_11_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_10_/E (EDFQD1)                        0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_9_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_8_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_7_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_6_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_5_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_4_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_3_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_2_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_1_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[0] (input port clocked by CLK)
  Endpoint: memory1_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8_160b       ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[0] (in)                                         0.018     0.004      0.204 r
  A[0] (net)                     4        0.006               0.000      0.204 r
  U833/ZN (INVD2)                                   0.019     0.018      0.222 f
  n677 (net)                     3        0.006               0.000      0.222 f
  U908/ZN (NR3D1)                                   0.203     0.132      0.354 r
  n1188 (net)                   16        0.013               0.000      0.354 r
  U1331/ZN (INR2D1)                                 0.068     0.100      0.454 r
  n678 (net)                     1        0.002               0.000      0.454 r
  U836/Z (CKBD4)                                    0.616     0.360      0.813 r
  n670 (net)                   160        0.288               0.000      0.813 r
  memory1_reg_0_/E (EDFQD1)                         0.616     0.000      0.813 r
  data arrival time                                                      0.813

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.183      0.817
  data required time                                                     0.817
  -------------------------------------------------------------------------------
  data required time                                                     0.817
  data arrival time                                                     -0.813
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


1
