

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config10_mult_0_0_0_0'
================================================================
* Date:           Fri Jun 27 00:21:56 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.723 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      167|      168| 0.956 us | 0.961 us |  162|  162| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      167|      167|         7|          1|          1|   162|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str96)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 9 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_index_0_i27 = phi i32 [ 0, %hls_label_31_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 11 'phi' 'in_index_0_i27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_index26 = phi i8 [ 0, %hls_label_31_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]"   --->   Operation 12 'phi' 'w_index26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %w_index26 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%outidx2_addr = getelementptr [162 x i2]* @outidx2, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'getelementptr' 'outidx2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx2_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 15 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 162> <ROM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%w10_V_addr = getelementptr [162 x i10]* @w10_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'getelementptr' 'w10_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%w10_V_load = load i10* %w10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 17 'load' 'w10_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 162> <ROM>
ST_2 : Operation 18 [1/1] (1.91ns)   --->   "%w_index = add i8 1, %w_index26" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 18 'add' 'w_index' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i27, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 19 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 53" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 20 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln135 = icmp eq i8 %w_index26, -95" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 22 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx2_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 23 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 162> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i27 to i6" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_4_0_load = load i16* @kernel_data_V_4_0, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'load' 'kernel_data_V_4_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_4_1_load = load i16* @kernel_data_V_4_1, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_4_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_4_2_load = load i16* @kernel_data_V_4_2, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'load' 'kernel_data_V_4_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_4_3_load = load i16* @kernel_data_V_4_3, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_4_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_4_4_load = load i16* @kernel_data_V_4_4, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'load' 'kernel_data_V_4_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_4_5_load = load i16* @kernel_data_V_4_5, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_4_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_4_6_load = load i16* @kernel_data_V_4_6, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'load' 'kernel_data_V_4_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_4_7_load = load i16* @kernel_data_V_4_7, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_4_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_4_8_load = load i16* @kernel_data_V_4_8, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'load' 'kernel_data_V_4_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_4_9_load = load i16* @kernel_data_V_4_9, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_4_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_4_10_load = load i16* @kernel_data_V_4_10, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'load' 'kernel_data_V_4_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_4_11_load = load i16* @kernel_data_V_4_11, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_4_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_4_12_load = load i16* @kernel_data_V_4_12, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'load' 'kernel_data_V_4_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_4_13_load = load i16* @kernel_data_V_4_13, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_4_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_4_14_load = load i16* @kernel_data_V_4_14, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'load' 'kernel_data_V_4_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_4_15_load = load i16* @kernel_data_V_4_15, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_4_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_4_16_load = load i16* @kernel_data_V_4_16, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'load' 'kernel_data_V_4_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_4_17_load = load i16* @kernel_data_V_4_17, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_4_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_4_18_load = load i16* @kernel_data_V_4_18, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'load' 'kernel_data_V_4_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_4_19_load = load i16* @kernel_data_V_4_19, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_4_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_4_20_load = load i16* @kernel_data_V_4_20, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'load' 'kernel_data_V_4_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_4_21_load = load i16* @kernel_data_V_4_21, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_4_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_4_22_load = load i16* @kernel_data_V_4_22, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'load' 'kernel_data_V_4_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_4_23_load = load i16* @kernel_data_V_4_23, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_4_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_4_24_load = load i16* @kernel_data_V_4_24, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'load' 'kernel_data_V_4_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_4_25_load = load i16* @kernel_data_V_4_25, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_4_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_4_26_load = load i16* @kernel_data_V_4_26, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'load' 'kernel_data_V_4_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_4_27_load = load i16* @kernel_data_V_4_27, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'kernel_data_V_4_27_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_4_28_load = load i16* @kernel_data_V_4_28, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'load' 'kernel_data_V_4_28_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_4_29_load = load i16* @kernel_data_V_4_29, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'load' 'kernel_data_V_4_29_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_4_30_load = load i16* @kernel_data_V_4_30, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'load' 'kernel_data_V_4_30_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_4_31_load = load i16* @kernel_data_V_4_31, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'load' 'kernel_data_V_4_31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_4_32_load = load i16* @kernel_data_V_4_32, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'load' 'kernel_data_V_4_32_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_4_33_load = load i16* @kernel_data_V_4_33, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'load' 'kernel_data_V_4_33_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_4_34_load = load i16* @kernel_data_V_4_34, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'load' 'kernel_data_V_4_34_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_4_35_load = load i16* @kernel_data_V_4_35, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'load' 'kernel_data_V_4_35_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_4_36_load = load i16* @kernel_data_V_4_36, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'load' 'kernel_data_V_4_36_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_4_37_load = load i16* @kernel_data_V_4_37, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'kernel_data_V_4_37_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_4_38_load = load i16* @kernel_data_V_4_38, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'load' 'kernel_data_V_4_38_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_4_39_load = load i16* @kernel_data_V_4_39, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'load' 'kernel_data_V_4_39_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_data_V_4_40_load = load i16* @kernel_data_V_4_40, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'load' 'kernel_data_V_4_40_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_4_41_load = load i16* @kernel_data_V_4_41, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'load' 'kernel_data_V_4_41_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_data_V_4_42_load = load i16* @kernel_data_V_4_42, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'load' 'kernel_data_V_4_42_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_4_43_load = load i16* @kernel_data_V_4_43, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'load' 'kernel_data_V_4_43_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_data_V_4_44_load = load i16* @kernel_data_V_4_44, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'load' 'kernel_data_V_4_44_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_4_45_load = load i16* @kernel_data_V_4_45, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'load' 'kernel_data_V_4_45_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_data_V_4_46_load = load i16* @kernel_data_V_4_46, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'load' 'kernel_data_V_4_46_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_4_47_load = load i16* @kernel_data_V_4_47, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'load' 'kernel_data_V_4_47_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_data_V_4_48_load = load i16* @kernel_data_V_4_48, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 73 'load' 'kernel_data_V_4_48_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_4_49_load = load i16* @kernel_data_V_4_49, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'load' 'kernel_data_V_4_49_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_data_V_4_50_load = load i16* @kernel_data_V_4_50, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'load' 'kernel_data_V_4_50_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_4_51_load = load i16* @kernel_data_V_4_51, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 76 'load' 'kernel_data_V_4_51_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_data_V_4_52_load = load i16* @kernel_data_V_4_52, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'load' 'kernel_data_V_4_52_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_4_53_load = load i16* @kernel_data_V_4_53, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'load' 'kernel_data_V_4_53_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.16ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.54i16.i6(i16 %kernel_data_V_4_0_load, i16 %kernel_data_V_4_1_load, i16 %kernel_data_V_4_2_load, i16 %kernel_data_V_4_3_load, i16 %kernel_data_V_4_4_load, i16 %kernel_data_V_4_5_load, i16 %kernel_data_V_4_6_load, i16 %kernel_data_V_4_7_load, i16 %kernel_data_V_4_8_load, i16 %kernel_data_V_4_9_load, i16 %kernel_data_V_4_10_load, i16 %kernel_data_V_4_11_load, i16 %kernel_data_V_4_12_load, i16 %kernel_data_V_4_13_load, i16 %kernel_data_V_4_14_load, i16 %kernel_data_V_4_15_load, i16 %kernel_data_V_4_16_load, i16 %kernel_data_V_4_17_load, i16 %kernel_data_V_4_18_load, i16 %kernel_data_V_4_19_load, i16 %kernel_data_V_4_20_load, i16 %kernel_data_V_4_21_load, i16 %kernel_data_V_4_22_load, i16 %kernel_data_V_4_23_load, i16 %kernel_data_V_4_24_load, i16 %kernel_data_V_4_25_load, i16 %kernel_data_V_4_26_load, i16 %kernel_data_V_4_27_load, i16 %kernel_data_V_4_28_load, i16 %kernel_data_V_4_29_load, i16 %kernel_data_V_4_30_load, i16 %kernel_data_V_4_31_load, i16 %kernel_data_V_4_32_load, i16 %kernel_data_V_4_33_load, i16 %kernel_data_V_4_34_load, i16 %kernel_data_V_4_35_load, i16 %kernel_data_V_4_36_load, i16 %kernel_data_V_4_37_load, i16 %kernel_data_V_4_38_load, i16 %kernel_data_V_4_39_load, i16 %kernel_data_V_4_40_load, i16 %kernel_data_V_4_41_load, i16 %kernel_data_V_4_42_load, i16 %kernel_data_V_4_43_load, i16 %kernel_data_V_4_44_load, i16 %kernel_data_V_4_45_load, i16 %kernel_data_V_4_46_load, i16 %kernel_data_V_4_47_load, i16 %kernel_data_V_4_48_load, i16 %kernel_data_V_4_49_load, i16 %kernel_data_V_4_50_load, i16 %kernel_data_V_4_51_load, i16 %kernel_data_V_4_52_load, i16 %kernel_data_V_4_53_load, i6 %trunc_ln145)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'mux' 'tmp' <Predicate = true> <Delay = 3.16> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%w10_V_load = load i10* %w10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'load' 'w10_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 162> <ROM>
ST_3 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 81 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w10_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 85 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 86 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.85>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%acc_0_V_019 = phi i16 [ 0, %hls_label_31_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'phi' 'acc_0_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%acc_1_V_018 = phi i16 [ 0, %hls_label_31_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'phi' 'acc_1_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%acc_2_V_017 = phi i16 [ 0, %hls_label_31_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'phi' 'acc_2_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.77ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %acc_0_V_019, i16 %acc_1_V_018, i16 %acc_2_V_017, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'mux' 'tmp_s' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_s, %trunc_ln5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 92 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.61>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_31_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]"   --->   Operation 93 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%res_0_V_write_assign25 = phi i16 [ 0, %hls_label_31_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 94 'phi' 'res_0_V_write_assign25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%res_1_V_write_assign23 = phi i16 [ 0, %hls_label_31_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 95 'phi' 'res_1_V_write_assign23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%res_2_V_write_assign21 = phi i16 [ 0, %hls_label_31_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 96 'phi' 'res_2_V_write_assign21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_31_end, label %ReuseLoop_begin"   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([162 x i10]* @w10_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 98 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str96, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 99 'specregionend' 'empty_220' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 100 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 101 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_91_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 102 'specregionbegin' 'tmp_91_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 103 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch2.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 104 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 105 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 105 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_8 : Operation 106 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 106 'br' <Predicate = (out_index != 0 & out_index != 1)> <Delay = 1.76>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_0_V, %branch2.i ], [ %acc_2_V_017, %branch1.i ], [ %acc_2_V_017, %ReuseLoop_begin ]"   --->   Operation 107 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_018, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_018, %ReuseLoop_begin ]"   --->   Operation 108 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_019, %branch2.i ], [ %acc_0_V_019, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 109 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i16 [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign21, %branch1.i ], [ %res_2_V_write_assign21, %ReuseLoop_begin ]"   --->   Operation 110 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i16 [ %res_1_V_write_assign23, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign23, %ReuseLoop_begin ]"   --->   Operation 111 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign25, %branch2.i ], [ %res_0_V_write_assign25, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 112 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_91_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 113 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 162, i64 162, i64 162)"   --->   Operation 114 'speclooptripcount' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10_mult>.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 116 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 117 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 118 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16 } %mrv_2_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 119 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_4_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_27]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_28]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_29]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_30]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_31]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_32]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_33]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_34]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_35]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_36]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_37]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_38]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_39]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_40]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_41]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_42]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_43]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_44]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_45]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_46]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_47]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_48]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_49]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_50]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_51]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_52]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4_53]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w10_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                   (specregionbegin  ) [ 001111111]
br_ln135                (br               ) [ 011111111]
in_index_0_i27          (phi              ) [ 001100000]
w_index26               (phi              ) [ 001000000]
zext_ln139              (zext             ) [ 000000000]
outidx2_addr            (getelementptr    ) [ 001100000]
w10_V_addr              (getelementptr    ) [ 001100000]
w_index                 (add              ) [ 011111111]
in_index                (add              ) [ 001100000]
icmp_ln154              (icmp             ) [ 001100000]
icmp_ln135              (icmp             ) [ 001111111]
br_ln0                  (br               ) [ 011111111]
out_index               (load             ) [ 001011111]
trunc_ln145             (trunc            ) [ 000000000]
kernel_data_V_4_0_load  (load             ) [ 000000000]
kernel_data_V_4_1_load  (load             ) [ 000000000]
kernel_data_V_4_2_load  (load             ) [ 000000000]
kernel_data_V_4_3_load  (load             ) [ 000000000]
kernel_data_V_4_4_load  (load             ) [ 000000000]
kernel_data_V_4_5_load  (load             ) [ 000000000]
kernel_data_V_4_6_load  (load             ) [ 000000000]
kernel_data_V_4_7_load  (load             ) [ 000000000]
kernel_data_V_4_8_load  (load             ) [ 000000000]
kernel_data_V_4_9_load  (load             ) [ 000000000]
kernel_data_V_4_10_load (load             ) [ 000000000]
kernel_data_V_4_11_load (load             ) [ 000000000]
kernel_data_V_4_12_load (load             ) [ 000000000]
kernel_data_V_4_13_load (load             ) [ 000000000]
kernel_data_V_4_14_load (load             ) [ 000000000]
kernel_data_V_4_15_load (load             ) [ 000000000]
kernel_data_V_4_16_load (load             ) [ 000000000]
kernel_data_V_4_17_load (load             ) [ 000000000]
kernel_data_V_4_18_load (load             ) [ 000000000]
kernel_data_V_4_19_load (load             ) [ 000000000]
kernel_data_V_4_20_load (load             ) [ 000000000]
kernel_data_V_4_21_load (load             ) [ 000000000]
kernel_data_V_4_22_load (load             ) [ 000000000]
kernel_data_V_4_23_load (load             ) [ 000000000]
kernel_data_V_4_24_load (load             ) [ 000000000]
kernel_data_V_4_25_load (load             ) [ 000000000]
kernel_data_V_4_26_load (load             ) [ 000000000]
kernel_data_V_4_27_load (load             ) [ 000000000]
kernel_data_V_4_28_load (load             ) [ 000000000]
kernel_data_V_4_29_load (load             ) [ 000000000]
kernel_data_V_4_30_load (load             ) [ 000000000]
kernel_data_V_4_31_load (load             ) [ 000000000]
kernel_data_V_4_32_load (load             ) [ 000000000]
kernel_data_V_4_33_load (load             ) [ 000000000]
kernel_data_V_4_34_load (load             ) [ 000000000]
kernel_data_V_4_35_load (load             ) [ 000000000]
kernel_data_V_4_36_load (load             ) [ 000000000]
kernel_data_V_4_37_load (load             ) [ 000000000]
kernel_data_V_4_38_load (load             ) [ 000000000]
kernel_data_V_4_39_load (load             ) [ 000000000]
kernel_data_V_4_40_load (load             ) [ 000000000]
kernel_data_V_4_41_load (load             ) [ 000000000]
kernel_data_V_4_42_load (load             ) [ 000000000]
kernel_data_V_4_43_load (load             ) [ 000000000]
kernel_data_V_4_44_load (load             ) [ 000000000]
kernel_data_V_4_45_load (load             ) [ 000000000]
kernel_data_V_4_46_load (load             ) [ 000000000]
kernel_data_V_4_47_load (load             ) [ 000000000]
kernel_data_V_4_48_load (load             ) [ 000000000]
kernel_data_V_4_49_load (load             ) [ 000000000]
kernel_data_V_4_50_load (load             ) [ 000000000]
kernel_data_V_4_51_load (load             ) [ 000000000]
kernel_data_V_4_52_load (load             ) [ 000000000]
kernel_data_V_4_53_load (load             ) [ 000000000]
tmp                     (mux              ) [ 001010000]
w10_V_load              (load             ) [ 001010000]
select_ln154            (select           ) [ 011011111]
sext_ln1116             (sext             ) [ 001001100]
sext_ln1118             (sext             ) [ 001001100]
r_V                     (mul              ) [ 001000010]
acc_0_V_019             (phi              ) [ 001111111]
acc_1_V_018             (phi              ) [ 001111111]
acc_2_V_017             (phi              ) [ 001111111]
trunc_ln5               (partselect       ) [ 000000000]
tmp_s                   (mux              ) [ 000000000]
acc_0_V                 (add              ) [ 001000001]
do_init                 (phi              ) [ 001111111]
res_0_V_write_assign25  (phi              ) [ 001111111]
res_1_V_write_assign23  (phi              ) [ 001111111]
res_2_V_write_assign21  (phi              ) [ 001111111]
br_ln0                  (br               ) [ 000000000]
specmemcore_ln107       (specmemcore      ) [ 000000000]
empty_220               (specregionend    ) [ 000000000]
br_ln135                (br               ) [ 000000000]
specloopname_ln135      (specloopname     ) [ 000000000]
tmp_91_i                (specregionbegin  ) [ 000000000]
specpipeline_ln136      (specpipeline     ) [ 000000000]
switch_ln145            (switch           ) [ 000000000]
br_ln145                (br               ) [ 000000000]
br_ln145                (br               ) [ 000000000]
acc_2_V_1               (phi              ) [ 011111111]
acc_1_V_1               (phi              ) [ 011111111]
acc_0_V_1               (phi              ) [ 011111111]
p_0_25_i                (phi              ) [ 011000001]
p_0_13_i                (phi              ) [ 011000001]
p_0_01_i                (phi              ) [ 011000001]
empty                   (specregionend    ) [ 000000000]
empty_219               (speclooptripcount) [ 000000000]
br_ln135                (br               ) [ 011111111]
mrv_i                   (insertvalue      ) [ 000000000]
mrv_1_i                 (insertvalue      ) [ 000000000]
mrv_2_i                 (insertvalue      ) [ 000000000]
return_ln166            (return           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_4_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_4_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_4_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_4_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_4_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_4_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_4_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_4_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_4_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_4_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_4_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_4_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_4_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_4_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_4_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_4_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_4_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_4_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_4_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_4_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_4_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_4_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_4_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_4_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_4_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_4_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_4_27">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_4_28">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_4_29">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_4_30">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_30"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_4_31">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_4_32">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_4_33">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_33"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_4_34">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_4_35">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_35"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_4_36">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_36"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_4_37">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_37"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_4_38">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_38"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_4_39">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_39"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_4_40">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_40"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_4_41">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_41"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_4_42">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_42"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_4_43">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_43"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_4_44">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_44"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_4_45">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_45"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_4_46">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_46"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_4_47">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_47"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_4_48">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_48"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_4_49">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_49"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_4_50">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_50"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_4_51">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_51"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_4_52">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_52"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_4_53">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_53"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="w10_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w10_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.54i16.i6"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="outidx2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx2_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="w10_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w10_V_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w10_V_load/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="in_index_0_i27_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i27 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="in_index_0_i27_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="1" slack="0"/>
<pin id="208" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i27/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="w_index26_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_index26 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="w_index26_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="4" bw="1" slack="0"/>
<pin id="223" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index26/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="acc_0_V_019_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="1"/>
<pin id="229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_019 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="acc_0_V_019_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="6"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="16" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="4" bw="1" slack="5"/>
<pin id="237" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_019/7 "/>
</bind>
</comp>

<comp id="242" class="1005" name="acc_1_V_018_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_018 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="acc_1_V_018_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="6"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="16" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="1" slack="5"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_018/7 "/>
</bind>
</comp>

<comp id="257" class="1005" name="acc_2_V_017_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_017 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="acc_2_V_017_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="6"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="16" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="4" bw="1" slack="5"/>
<pin id="267" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_017/7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="do_init_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="6"/>
<pin id="274" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="do_init_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="7"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="1" slack="6"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/8 "/>
</bind>
</comp>

<comp id="287" class="1005" name="res_0_V_write_assign25_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="6"/>
<pin id="289" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign25 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="res_0_V_write_assign25_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="7"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="16" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="1" slack="6"/>
<pin id="297" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign25/8 "/>
</bind>
</comp>

<comp id="301" class="1005" name="res_1_V_write_assign23_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="6"/>
<pin id="303" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign23 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="res_1_V_write_assign23_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="7"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="16" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="4" bw="1" slack="6"/>
<pin id="311" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign23/8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="res_2_V_write_assign21_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="6"/>
<pin id="317" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign21 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="res_2_V_write_assign21_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="7"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="4" bw="1" slack="6"/>
<pin id="325" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign21/8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="acc_2_V_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="acc_2_V_1_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="16" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="4" bw="16" slack="1"/>
<pin id="339" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/8 "/>
</bind>
</comp>

<comp id="344" class="1005" name="acc_1_V_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="acc_1_V_1_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="16" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="16" slack="1"/>
<pin id="354" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/8 "/>
</bind>
</comp>

<comp id="359" class="1005" name="acc_0_V_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="acc_0_V_1_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="16" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="16" slack="1"/>
<pin id="369" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/8 "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_0_25_i_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_25_i (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_0_25_i_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="16" slack="0"/>
<pin id="384" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_25_i/8 "/>
</bind>
</comp>

<comp id="389" class="1005" name="p_0_13_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_13_i (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_0_13_i_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="16" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="4" bw="16" slack="0"/>
<pin id="399" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_13_i/8 "/>
</bind>
</comp>

<comp id="404" class="1005" name="p_0_01_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_01_i (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_0_01_i_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="16" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="4" bw="16" slack="1"/>
<pin id="414" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_i/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln139_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="w_index_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="in_index_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln154_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="7" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln135_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln145_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="kernel_data_V_4_0_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_0_load/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="kernel_data_V_4_1_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_1_load/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="kernel_data_V_4_2_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_2_load/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="kernel_data_V_4_3_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_3_load/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="kernel_data_V_4_4_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_4_load/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="kernel_data_V_4_5_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_5_load/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="kernel_data_V_4_6_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_6_load/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="kernel_data_V_4_7_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_7_load/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="kernel_data_V_4_8_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_8_load/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="kernel_data_V_4_9_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_9_load/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="kernel_data_V_4_10_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_10_load/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="kernel_data_V_4_11_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_11_load/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="kernel_data_V_4_12_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_12_load/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="kernel_data_V_4_13_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_13_load/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="kernel_data_V_4_14_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_14_load/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="kernel_data_V_4_15_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_15_load/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="kernel_data_V_4_16_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_16_load/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="kernel_data_V_4_17_load_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_17_load/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="kernel_data_V_4_18_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_18_load/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="kernel_data_V_4_19_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_19_load/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="kernel_data_V_4_20_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_20_load/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="kernel_data_V_4_21_load_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_21_load/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="kernel_data_V_4_22_load_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_22_load/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="kernel_data_V_4_23_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_23_load/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="kernel_data_V_4_24_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_24_load/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="kernel_data_V_4_25_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_25_load/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="kernel_data_V_4_26_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_26_load/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="kernel_data_V_4_27_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_27_load/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="kernel_data_V_4_28_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_28_load/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="kernel_data_V_4_29_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_29_load/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="kernel_data_V_4_30_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_30_load/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="kernel_data_V_4_31_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_31_load/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="kernel_data_V_4_32_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_32_load/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="kernel_data_V_4_33_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_33_load/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="kernel_data_V_4_34_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_34_load/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="kernel_data_V_4_35_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_35_load/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="kernel_data_V_4_36_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_36_load/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="kernel_data_V_4_37_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_37_load/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="kernel_data_V_4_38_load_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_38_load/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="kernel_data_V_4_39_load_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_39_load/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="kernel_data_V_4_40_load_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_40_load/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="kernel_data_V_4_41_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_41_load/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="kernel_data_V_4_42_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_42_load/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="kernel_data_V_4_43_load_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_43_load/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="kernel_data_V_4_44_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="0"/>
<pin id="631" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_44_load/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="kernel_data_V_4_45_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_45_load/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="kernel_data_V_4_46_load_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_46_load/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="kernel_data_V_4_47_load_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_47_load/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="kernel_data_V_4_48_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_48_load/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="kernel_data_V_4_49_load_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="0"/>
<pin id="651" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_49_load/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="kernel_data_V_4_50_load_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="0"/>
<pin id="655" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_50_load/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="kernel_data_V_4_51_load_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_51_load/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="kernel_data_V_4_52_load_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_52_load/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="kernel_data_V_4_53_load_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_53_load/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="16" slack="0"/>
<pin id="672" dir="0" index="2" bw="16" slack="0"/>
<pin id="673" dir="0" index="3" bw="16" slack="0"/>
<pin id="674" dir="0" index="4" bw="16" slack="0"/>
<pin id="675" dir="0" index="5" bw="16" slack="0"/>
<pin id="676" dir="0" index="6" bw="16" slack="0"/>
<pin id="677" dir="0" index="7" bw="16" slack="0"/>
<pin id="678" dir="0" index="8" bw="16" slack="0"/>
<pin id="679" dir="0" index="9" bw="16" slack="0"/>
<pin id="680" dir="0" index="10" bw="16" slack="0"/>
<pin id="681" dir="0" index="11" bw="16" slack="0"/>
<pin id="682" dir="0" index="12" bw="16" slack="0"/>
<pin id="683" dir="0" index="13" bw="16" slack="0"/>
<pin id="684" dir="0" index="14" bw="16" slack="0"/>
<pin id="685" dir="0" index="15" bw="16" slack="0"/>
<pin id="686" dir="0" index="16" bw="16" slack="0"/>
<pin id="687" dir="0" index="17" bw="16" slack="0"/>
<pin id="688" dir="0" index="18" bw="16" slack="0"/>
<pin id="689" dir="0" index="19" bw="16" slack="0"/>
<pin id="690" dir="0" index="20" bw="16" slack="0"/>
<pin id="691" dir="0" index="21" bw="16" slack="0"/>
<pin id="692" dir="0" index="22" bw="16" slack="0"/>
<pin id="693" dir="0" index="23" bw="16" slack="0"/>
<pin id="694" dir="0" index="24" bw="16" slack="0"/>
<pin id="695" dir="0" index="25" bw="16" slack="0"/>
<pin id="696" dir="0" index="26" bw="16" slack="0"/>
<pin id="697" dir="0" index="27" bw="16" slack="0"/>
<pin id="698" dir="0" index="28" bw="16" slack="0"/>
<pin id="699" dir="0" index="29" bw="16" slack="0"/>
<pin id="700" dir="0" index="30" bw="16" slack="0"/>
<pin id="701" dir="0" index="31" bw="16" slack="0"/>
<pin id="702" dir="0" index="32" bw="16" slack="0"/>
<pin id="703" dir="0" index="33" bw="16" slack="0"/>
<pin id="704" dir="0" index="34" bw="16" slack="0"/>
<pin id="705" dir="0" index="35" bw="16" slack="0"/>
<pin id="706" dir="0" index="36" bw="16" slack="0"/>
<pin id="707" dir="0" index="37" bw="16" slack="0"/>
<pin id="708" dir="0" index="38" bw="16" slack="0"/>
<pin id="709" dir="0" index="39" bw="16" slack="0"/>
<pin id="710" dir="0" index="40" bw="16" slack="0"/>
<pin id="711" dir="0" index="41" bw="16" slack="0"/>
<pin id="712" dir="0" index="42" bw="16" slack="0"/>
<pin id="713" dir="0" index="43" bw="16" slack="0"/>
<pin id="714" dir="0" index="44" bw="16" slack="0"/>
<pin id="715" dir="0" index="45" bw="16" slack="0"/>
<pin id="716" dir="0" index="46" bw="16" slack="0"/>
<pin id="717" dir="0" index="47" bw="16" slack="0"/>
<pin id="718" dir="0" index="48" bw="16" slack="0"/>
<pin id="719" dir="0" index="49" bw="16" slack="0"/>
<pin id="720" dir="0" index="50" bw="16" slack="0"/>
<pin id="721" dir="0" index="51" bw="16" slack="0"/>
<pin id="722" dir="0" index="52" bw="16" slack="0"/>
<pin id="723" dir="0" index="53" bw="16" slack="0"/>
<pin id="724" dir="0" index="54" bw="16" slack="0"/>
<pin id="725" dir="0" index="55" bw="6" slack="0"/>
<pin id="726" dir="1" index="56" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="select_ln154_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="0" index="2" bw="32" slack="1"/>
<pin id="787" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln1116_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sext_ln1118_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="1"/>
<pin id="794" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="trunc_ln5_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="0" index="1" bw="26" slack="1"/>
<pin id="798" dir="0" index="2" bw="5" slack="0"/>
<pin id="799" dir="0" index="3" bw="6" slack="0"/>
<pin id="800" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/7 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_s_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="0" index="1" bw="16" slack="0"/>
<pin id="807" dir="0" index="2" bw="16" slack="0"/>
<pin id="808" dir="0" index="3" bw="16" slack="0"/>
<pin id="809" dir="0" index="4" bw="2" slack="4"/>
<pin id="810" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="815" class="1004" name="acc_0_V_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="0" index="1" bw="16" slack="0"/>
<pin id="818" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/7 "/>
</bind>
</comp>

<comp id="821" class="1004" name="mrv_i_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="48" slack="0"/>
<pin id="823" dir="0" index="1" bw="16" slack="0"/>
<pin id="824" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="mrv_1_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="48" slack="0"/>
<pin id="829" dir="0" index="1" bw="16" slack="0"/>
<pin id="830" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="mrv_2_i_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="48" slack="0"/>
<pin id="835" dir="0" index="1" bw="16" slack="0"/>
<pin id="836" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="return_ln166_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="48" slack="0"/>
<pin id="841" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/8 "/>
</bind>
</comp>

<comp id="843" class="1007" name="grp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="849" class="1005" name="outidx2_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outidx2_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="w10_V_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="1"/>
<pin id="856" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w10_V_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="w_index_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="864" class="1005" name="in_index_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="869" class="1005" name="icmp_ln154_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="1"/>
<pin id="871" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="874" class="1005" name="icmp_ln135_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="878" class="1005" name="out_index_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="2" slack="4"/>
<pin id="880" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="1"/>
<pin id="885" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="888" class="1005" name="w10_V_load_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="1"/>
<pin id="890" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w10_V_load "/>
</bind>
</comp>

<comp id="893" class="1005" name="select_ln154_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="898" class="1005" name="sext_ln1116_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="26" slack="1"/>
<pin id="900" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sext_ln1118_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="26" slack="1"/>
<pin id="905" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="908" class="1005" name="r_V_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="26" slack="1"/>
<pin id="910" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="913" class="1005" name="acc_0_V_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="120" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="110" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="120" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="116" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="116" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="212"><net_src comp="202" pin="6"/><net_sink comp="198" pin=0"/></net>

<net id="216"><net_src comp="118" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="118" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="230"><net_src comp="132" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="241"><net_src comp="231" pin="6"/><net_sink comp="227" pin=0"/></net>

<net id="245"><net_src comp="132" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="256"><net_src comp="246" pin="6"/><net_sink comp="242" pin=0"/></net>

<net id="260"><net_src comp="132" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="271"><net_src comp="261" pin="6"/><net_sink comp="257" pin=0"/></net>

<net id="275"><net_src comp="142" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="144" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="272" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="290"><net_src comp="132" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="287" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="304"><net_src comp="132" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="301" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="318"><net_src comp="132" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="315" pin="1"/><net_sink comp="319" pin=4"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="341"><net_src comp="257" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="257" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="343"><net_src comp="333" pin="6"/><net_sink comp="329" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="356"><net_src comp="242" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="242" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="358"><net_src comp="348" pin="6"/><net_sink comp="344" pin=0"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="371"><net_src comp="227" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="227" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="363" pin="6"/><net_sink comp="359" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="386"><net_src comp="319" pin="6"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="319" pin="6"/><net_sink comp="378" pin=4"/></net>

<net id="388"><net_src comp="378" pin="6"/><net_sink comp="374" pin=0"/></net>

<net id="392"><net_src comp="389" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="401"><net_src comp="305" pin="6"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="305" pin="6"/><net_sink comp="393" pin=4"/></net>

<net id="403"><net_src comp="393" pin="6"/><net_sink comp="389" pin=0"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="416"><net_src comp="291" pin="6"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="291" pin="6"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="408" pin="6"/><net_sink comp="404" pin=0"/></net>

<net id="422"><net_src comp="217" pin="6"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="429"><net_src comp="122" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="217" pin="6"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="202" pin="6"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="124" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="126" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="217" pin="6"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="128" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="198" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="2" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="8" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="10" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="12" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="14" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="16" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="18" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="22" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="28" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="32" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="34" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="36" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="38" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="40" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="44" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="48" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="52" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="54" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="56" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="58" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="60" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="64" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="66" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="74" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="80" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="84" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="86" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="90" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="92" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="94" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="96" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="98" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="100" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="102" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="106" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="108" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="727"><net_src comp="130" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="728"><net_src comp="453" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="729"><net_src comp="457" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="730"><net_src comp="461" pin="1"/><net_sink comp="669" pin=3"/></net>

<net id="731"><net_src comp="465" pin="1"/><net_sink comp="669" pin=4"/></net>

<net id="732"><net_src comp="469" pin="1"/><net_sink comp="669" pin=5"/></net>

<net id="733"><net_src comp="473" pin="1"/><net_sink comp="669" pin=6"/></net>

<net id="734"><net_src comp="477" pin="1"/><net_sink comp="669" pin=7"/></net>

<net id="735"><net_src comp="481" pin="1"/><net_sink comp="669" pin=8"/></net>

<net id="736"><net_src comp="485" pin="1"/><net_sink comp="669" pin=9"/></net>

<net id="737"><net_src comp="489" pin="1"/><net_sink comp="669" pin=10"/></net>

<net id="738"><net_src comp="493" pin="1"/><net_sink comp="669" pin=11"/></net>

<net id="739"><net_src comp="497" pin="1"/><net_sink comp="669" pin=12"/></net>

<net id="740"><net_src comp="501" pin="1"/><net_sink comp="669" pin=13"/></net>

<net id="741"><net_src comp="505" pin="1"/><net_sink comp="669" pin=14"/></net>

<net id="742"><net_src comp="509" pin="1"/><net_sink comp="669" pin=15"/></net>

<net id="743"><net_src comp="513" pin="1"/><net_sink comp="669" pin=16"/></net>

<net id="744"><net_src comp="517" pin="1"/><net_sink comp="669" pin=17"/></net>

<net id="745"><net_src comp="521" pin="1"/><net_sink comp="669" pin=18"/></net>

<net id="746"><net_src comp="525" pin="1"/><net_sink comp="669" pin=19"/></net>

<net id="747"><net_src comp="529" pin="1"/><net_sink comp="669" pin=20"/></net>

<net id="748"><net_src comp="533" pin="1"/><net_sink comp="669" pin=21"/></net>

<net id="749"><net_src comp="537" pin="1"/><net_sink comp="669" pin=22"/></net>

<net id="750"><net_src comp="541" pin="1"/><net_sink comp="669" pin=23"/></net>

<net id="751"><net_src comp="545" pin="1"/><net_sink comp="669" pin=24"/></net>

<net id="752"><net_src comp="549" pin="1"/><net_sink comp="669" pin=25"/></net>

<net id="753"><net_src comp="553" pin="1"/><net_sink comp="669" pin=26"/></net>

<net id="754"><net_src comp="557" pin="1"/><net_sink comp="669" pin=27"/></net>

<net id="755"><net_src comp="561" pin="1"/><net_sink comp="669" pin=28"/></net>

<net id="756"><net_src comp="565" pin="1"/><net_sink comp="669" pin=29"/></net>

<net id="757"><net_src comp="569" pin="1"/><net_sink comp="669" pin=30"/></net>

<net id="758"><net_src comp="573" pin="1"/><net_sink comp="669" pin=31"/></net>

<net id="759"><net_src comp="577" pin="1"/><net_sink comp="669" pin=32"/></net>

<net id="760"><net_src comp="581" pin="1"/><net_sink comp="669" pin=33"/></net>

<net id="761"><net_src comp="585" pin="1"/><net_sink comp="669" pin=34"/></net>

<net id="762"><net_src comp="589" pin="1"/><net_sink comp="669" pin=35"/></net>

<net id="763"><net_src comp="593" pin="1"/><net_sink comp="669" pin=36"/></net>

<net id="764"><net_src comp="597" pin="1"/><net_sink comp="669" pin=37"/></net>

<net id="765"><net_src comp="601" pin="1"/><net_sink comp="669" pin=38"/></net>

<net id="766"><net_src comp="605" pin="1"/><net_sink comp="669" pin=39"/></net>

<net id="767"><net_src comp="609" pin="1"/><net_sink comp="669" pin=40"/></net>

<net id="768"><net_src comp="613" pin="1"/><net_sink comp="669" pin=41"/></net>

<net id="769"><net_src comp="617" pin="1"/><net_sink comp="669" pin=42"/></net>

<net id="770"><net_src comp="621" pin="1"/><net_sink comp="669" pin=43"/></net>

<net id="771"><net_src comp="625" pin="1"/><net_sink comp="669" pin=44"/></net>

<net id="772"><net_src comp="629" pin="1"/><net_sink comp="669" pin=45"/></net>

<net id="773"><net_src comp="633" pin="1"/><net_sink comp="669" pin=46"/></net>

<net id="774"><net_src comp="637" pin="1"/><net_sink comp="669" pin=47"/></net>

<net id="775"><net_src comp="641" pin="1"/><net_sink comp="669" pin=48"/></net>

<net id="776"><net_src comp="645" pin="1"/><net_sink comp="669" pin=49"/></net>

<net id="777"><net_src comp="649" pin="1"/><net_sink comp="669" pin=50"/></net>

<net id="778"><net_src comp="653" pin="1"/><net_sink comp="669" pin=51"/></net>

<net id="779"><net_src comp="657" pin="1"/><net_sink comp="669" pin=52"/></net>

<net id="780"><net_src comp="661" pin="1"/><net_sink comp="669" pin=53"/></net>

<net id="781"><net_src comp="665" pin="1"/><net_sink comp="669" pin=54"/></net>

<net id="782"><net_src comp="449" pin="1"/><net_sink comp="669" pin=55"/></net>

<net id="788"><net_src comp="116" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="801"><net_src comp="134" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="136" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="138" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="811"><net_src comp="140" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="231" pin="6"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="246" pin="6"/><net_sink comp="804" pin=2"/></net>

<net id="814"><net_src comp="261" pin="6"/><net_sink comp="804" pin=3"/></net>

<net id="819"><net_src comp="804" pin="5"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="795" pin="4"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="170" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="408" pin="6"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="393" pin="6"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="378" pin="6"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="792" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="789" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="172" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="857"><net_src comp="185" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="862"><net_src comp="425" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="867"><net_src comp="431" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="872"><net_src comp="437" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="877"><net_src comp="443" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="179" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="804" pin=4"/></net>

<net id="886"><net_src comp="669" pin="56"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="891"><net_src comp="192" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="896"><net_src comp="783" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="901"><net_src comp="789" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="906"><net_src comp="792" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="911"><net_src comp="843" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="916"><net_src comp="815" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="922"><net_src comp="913" pin="1"/><net_sink comp="408" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : outidx2 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_0 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_1 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_2 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_3 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_4 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_5 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_6 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_7 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_8 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_9 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_10 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_11 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_12 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_13 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_14 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_15 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_16 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_17 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_18 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_19 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_20 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_21 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_22 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_23 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_24 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_25 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_26 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_27 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_28 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_29 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_30 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_31 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_32 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_33 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_34 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_35 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_36 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_37 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_38 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_39 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_40 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_41 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_42 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_43 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_44 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_45 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_46 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_47 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_48 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_49 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_50 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_51 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_52 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : kernel_data_V_4_53 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config10_mult>.0.0.0.0 : w10_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln139 : 1
		outidx2_addr : 2
		out_index : 3
		w10_V_addr : 2
		w10_V_load : 3
		w_index : 1
		in_index : 1
		icmp_ln154 : 2
		icmp_ln135 : 1
	State 3
		tmp : 1
	State 4
		r_V : 1
	State 5
	State 6
	State 7
		tmp_s : 1
		acc_0_V : 2
	State 8
		br_ln0 : 1
		acc_2_V_1 : 1
		acc_1_V_1 : 1
		acc_0_V_1 : 1
		p_0_25_i : 1
		p_0_13_i : 1
		p_0_01_i : 1
		empty : 1
		mrv_i : 2
		mrv_1_i : 3
		mrv_2_i : 4
		return_ln166 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    w_index_fu_425   |    0    |    0    |    15   |
|    add   |   in_index_fu_431   |    0    |    0    |    39   |
|          |    acc_0_V_fu_815   |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln154_fu_783 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_669     |    0    |    0    |    15   |
|          |     tmp_s_fu_804    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln154_fu_437  |    0    |    0    |    18   |
|          |  icmp_ln135_fu_443  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_843     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln139_fu_419  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln145_fu_449 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln1116_fu_789 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_792 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln5_fu_795  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     mrv_i_fu_821    |    0    |    0    |    0    |
|insertvalue|    mrv_1_i_fu_827   |    0    |    0    |    0    |
|          |    mrv_2_i_fu_833   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  | return_ln166_fu_839 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   168   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      acc_0_V_019_reg_227     |   16   |
|       acc_0_V_1_reg_359      |   16   |
|        acc_0_V_reg_913       |   16   |
|      acc_1_V_018_reg_242     |   16   |
|       acc_1_V_1_reg_344      |   16   |
|      acc_2_V_017_reg_257     |   16   |
|       acc_2_V_1_reg_329      |   16   |
|        do_init_reg_272       |    1   |
|      icmp_ln135_reg_874      |    1   |
|      icmp_ln154_reg_869      |    1   |
|    in_index_0_i27_reg_198    |   32   |
|       in_index_reg_864       |   32   |
|       out_index_reg_878      |    2   |
|     outidx2_addr_reg_849     |    8   |
|       p_0_01_i_reg_404       |   16   |
|       p_0_13_i_reg_389       |   16   |
|       p_0_25_i_reg_374       |   16   |
|          r_V_reg_908         |   26   |
|res_0_V_write_assign25_reg_287|   16   |
|res_1_V_write_assign23_reg_301|   16   |
|res_2_V_write_assign21_reg_315|   16   |
|     select_ln154_reg_893     |   32   |
|      sext_ln1116_reg_898     |   26   |
|      sext_ln1118_reg_903     |   26   |
|          tmp_reg_883         |   16   |
|      w10_V_addr_reg_854      |    8   |
|      w10_V_load_reg_888      |   10   |
|       w_index26_reg_213      |    8   |
|        w_index_reg_859       |    8   |
+------------------------------+--------+
|             Total            |   445  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_179   |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_192   |  p0  |   2  |   8  |   16   ||    9    |
| in_index_0_i27_reg_198 |  p0  |   2  |  32  |   64   ||    9    |
|   acc_0_V_019_reg_227  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_1_V_018_reg_242  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_2_V_017_reg_257  |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_843       |  p0  |   2  |  10  |   20   ||    9    |
|       grp_fu_843       |  p1  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   244  ||  14.152 ||    72   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   168  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   445  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   445  |   240  |
+-----------+--------+--------+--------+--------+
