fixed_rate	,	V_95
ENOMEM	,	V_76
dev_get_drvdata	,	F_26
reset_control	,	V_79
"failed to get lane%d pipe_clk, %d\n"	,	L_15
vreg_list	,	V_78
qcom_qmp_phy_clk_init	,	F_33
dev_info	,	F_54
regulator_bulk_enable	,	F_9
phy_get_drvdata	,	F_7
"failed to enable regulators, err=%d\n"	,	L_2
"%s reset deassert failed\n"	,	L_4
"%s: No clock-output-names\n"	,	L_13
supply	,	V_77
QPHY_COM_PCS_READY_STATUS	,	V_43
hw	,	V_96
phy_provider	,	V_108
qcom_qmp_phy_poweron	,	F_6
pwrdn_ctrl	,	V_64
qphy_setbits	,	F_1
dev	,	V_20
rx_tbl	,	V_59
id	,	V_97
start_ctrl	,	V_69
qphy_clrbits	,	F_4
val	,	V_3
"Powering on QMP phy\n"	,	L_1
init	,	V_90
"phy common block init timed-out\n"	,	L_5
clk	,	V_82
phys	,	V_102
index	,	V_55
lane_rst	,	V_54
of_device_get_match_data	,	F_50
devm_of_phy_provider_register	,	F_53
qcom_qmp_phy_com_init	,	F_15
qcom_qmp_phy_com_exit	,	F_21
qcom_qmp_phy_create	,	F_39
reset_control_deassert	,	F_18
tx_tbl	,	V_57
of_node	,	V_110
GFP_KERNEL	,	V_75
"clock-output-names"	,	L_12
QPHY_COM_POWER_DOWN_CONTROL	,	V_32
device	,	V_74
qcom_qmp_phy_configure	,	F_5
status	,	V_36
serdes_tbl_num	,	V_35
qcom_qmp_phy_exit	,	F_24
qcom_qmp_phy_poweroff	,	F_13
of_clk_get_by_name	,	F_41
qphy	,	V_14
"pipe_clk enable failed, err=%d\n"	,	L_3
rx	,	V_47
resets	,	V_28
pcs_tbl_num	,	V_62
usleep_range	,	F_23
mutex_init	,	F_49
mask_pcs_ready	,	V_72
device_node	,	V_85
_clk	,	V_83
qcom_qmp_phy_init	,	F_22
mutex_unlock	,	F_17
rst	,	V_80
qcom_qmp_phy_reset_init	,	F_29
has_phy_com_ctrl	,	V_31
qcom_qmp_phy_gen_ops	,	V_101
tx_tbl_num	,	V_58
clk_prepare_enable	,	F_11
QPHY_START_CTRL	,	V_68
qmp_phy	,	V_13
vregs	,	V_21
devm_ioremap_resource	,	F_48
devm_clk_hw_register	,	F_38
cfg	,	V_17
has_lane_rst	,	V_53
mask_com_pcs_ready	,	V_44
phy_pipe_clk_register	,	F_35
i	,	V_9
SERDES_START	,	V_41
regs	,	V_5
EPROBE_DEFER	,	V_84
devm_phy_create	,	F_43
prop_name	,	V_99
EINVAL	,	V_112
"failed to register pipe clock source\n"	,	L_21
QPHY_COM_SW_RESET	,	V_38
"failed to get regulator supplies\n"	,	L_19
t	,	V_10
"pipe%d"	,	L_14
devm_kcalloc	,	F_27
mutex_lock	,	F_16
MAX_PROP_NAME	,	V_100
of_iomap	,	F_40
QPHY_COM_START_CONTROL	,	V_40
platform_device	,	V_103
PHY_INIT_COMPLETE_TIMEOUT	,	V_45
for_each_available_child_of_node	,	F_52
phy	,	V_12
qcom_qmp	,	V_15
tx	,	V_46
pwrdn_delay_min	,	V_66
__iomem	,	T_1
num	,	V_8
rx_tbl_num	,	V_60
regulator_bulk_disable	,	F_12
clk_init_data	,	V_89
nlanes	,	V_111
pdev	,	V_104
SW_RESET	,	V_39
"Registered Qcom-QMP phy\n"	,	L_22
u32	,	T_2
reg	,	V_4
"phy initialization timed-out\n"	,	L_9
generic_phy	,	V_98
pwrdn_delay_max	,	V_67
err_clk	,	V_52
in_layout	,	V_11
QPHY_PCS_READY_STATUS	,	V_71
of_reset_control_get	,	F_42
reset_list	,	V_29
reset_control_assert	,	F_20
"lane%d"	,	L_16
qmp_phy_init_tbl	,	V_6
ret	,	V_19
clk_fixed_rate_ops	,	V_94
res	,	V_106
clk_list	,	V_51
offset	,	V_2
resource	,	V_105
PTR_ERR_OR_ZERO	,	F_55
err_rst	,	V_30
qcom_qmp_phy_probe	,	F_45
PHY_TYPE_USB3	,	V_91
"failed to create lane%d phy, %d\n"	,	L_20
PTR_ERR	,	F_32
err_lane_rst	,	V_56
num_resets	,	V_27
PHY_TYPE_PCIE	,	V_92
"lane%d reset deassert failed\n"	,	L_8
serdes	,	V_24
ops	,	V_93
devm_regulator_bulk_get	,	F_28
SW_PWRDN	,	V_33
of_phy_simple_xlate	,	V_113
name	,	V_81
"Initializing QMP phy\n"	,	L_6
fixed	,	V_88
of_property_read_string	,	F_36
QPHY_SW_RESET	,	V_70
platform_get_resource	,	F_47
serdes_tbl	,	V_34
tbl	,	V_7
clks	,	V_50
child	,	V_107
dev_set_drvdata	,	F_46
devm_kzalloc	,	F_37
qcom_qmp_phy_vreg_init	,	F_25
np	,	V_86
err_pcs_ready	,	V_73
"failed to create qphy %d\n"	,	L_18
dev_vdbg	,	F_8
PCS_START	,	V_42
num_clks	,	V_49
readl_poll_timeout	,	F_19
devm_reset_control_get	,	F_30
dev_err	,	F_10
phy_mutex	,	V_25
qmp	,	V_16
phy_set_drvdata	,	F_44
init_count	,	V_26
IORESOURCE_MEM	,	V_109
pipe_clk	,	V_22
mask	,	V_37
pcs	,	V_48
readl	,	F_2
devm_clk_get	,	F_34
has_pwrdn_delay	,	V_65
writel	,	F_3
"failed to get %s reset\n"	,	L_10
"failed to get lane%d reset\n"	,	L_17
clk_disable_unprepare	,	F_14
QPHY_POWER_DOWN_CONTROL	,	V_63
"failed to enable %s clk, err=%d\n"	,	L_7
of_get_available_child_count	,	F_51
pcs_tbl	,	V_61
num_vregs	,	V_18
"failed to get %s clk, %d\n"	,	L_11
qmp_phy_cfg	,	V_23
clk_fixed_rate	,	V_87
base	,	V_1
IS_ERR	,	F_31
