// Seed: 222801972
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [-1 : 1] id_3;
  ;
  assign id_3[1'b0] = (1);
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    output logic id_4,
    input wor id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    output supply0 id_9,
    input wor id_10
);
  assign id_1 = id_8 * id_8;
  logic id_12, id_13;
  parameter id_14 = 1;
  always @(posedge id_13) begin : LABEL_0
    id_0 <= -1;
    id_4 <= id_7;
  end
  logic id_15;
  ;
  logic id_16 = -1;
  wire  id_17;
  module_0 modCall_1 (
      id_14,
      id_12
  );
  assign id_1 = 1;
  logic id_18;
  logic id_19;
  wire  id_20;
endmodule
