// Seed: 2306485372
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_13 = 32'd60,
    parameter id_21 = 32'd76,
    parameter id_9  = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output id_27;
  output id_26;
  output id_25;
  input id_24;
  input id_23;
  output id_22;
  input _id_21;
  output id_20;
  output id_19;
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  input id_14;
  output _id_13;
  input id_12;
  output id_11;
  input id_10;
  input _id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_5 = id_17;
  always @(id_17 - id_22[id_9] or posedge id_27) begin
    SystemTFIdentifier(id_15, 1 - 1, (1), id_22);
  end
  logic id_28;
  type_42 id_29 (
      .id_0 (id_24[1]),
      .id_1 (id_21),
      .id_2 (id_15),
      .id_3 (1),
      .id_4 (1),
      .id_5 (id_4[1'b0]),
      .id_6 (1),
      .id_7 (id_4),
      .id_8 (1),
      .id_9 (1'b0),
      .id_10(id_5),
      .id_11(id_20),
      .id_12(1),
      .id_13(1)
  );
  assign {id_10[id_13] * 1'b0 - id_4[1], 1, id_9, id_25} = id_18;
  type_43(
      1'b0, 1, id_1, 0
  );
  assign id_18[1'b0] = 1;
  type_44(
      1 ^ 1, id_20, 1
  );
  assign id_16 = 1;
  logic id_30;
  assign id_4 = 1;
  logic id_31;
  assign id_10[1'b0] = id_11;
  logic id_32;
  logic id_33;
  assign id_7 = 1;
  function id_34;
    input id_35;
    input id_36;
    begin
      id_9 <= id_18;
    end
  endfunction
  logic id_37;
  assign id_35 = "";
  assign id_32[id_21] = id_15;
  assign id_27[1] = 1;
  assign id_4 = 1;
  assign id_1 = id_31;
  logic id_38;
  type_51 id_39 (
      .id_0(id_6),
      .id_1(1),
      .id_2(id_13),
      .id_3(id_4),
      .id_4(1'b0),
      .id_5(1'h0)
  );
  logic id_40;
endmodule
