<stg><name>GEMM_3D_float2</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="16" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln426"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h5_0 = phi i5 [ 0, %0 ], [ %h5, %l_S_i_0_i9_end ]

]]></Node>
<StgValue><ssdm name="h5_0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln426 = icmp eq i5 %h5_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln426"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %h5 = add i5 %h5_0, 1

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln426, label %5, label %l_S_i_0_i9_begin

]]></Node>
<StgValue><ssdm name="br_ln426"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_i_0_i9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln426"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_i_0_i9_begin:1  %tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h5_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8">
<![CDATA[
l_S_i_0_i9_begin:2  %zext_ln430 = zext i8 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln430"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_i_0_i9_begin:3  %tmp_50 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h5_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="6">
<![CDATA[
l_S_i_0_i9_begin:4  %zext_ln430_1 = zext i6 %tmp_50 to i9

]]></Node>
<StgValue><ssdm name="zext_ln430_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_S_i_0_i9_begin:5  %sub_ln430 = sub i9 %zext_ln430, %zext_ln430_1

]]></Node>
<StgValue><ssdm name="sub_ln430"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="9">
<![CDATA[
l_S_i_0_i9_begin:6  %sext_ln430 = sext i9 %sub_ln430 to i10

]]></Node>
<StgValue><ssdm name="sext_ln430"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
l_S_i_0_i9_begin:7  %tmp_51 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h5_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_S_i_0_i9_begin:8  %tmp_52 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h5_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="10">
<![CDATA[
l_S_i_0_i9_begin:9  %zext_ln433 = zext i10 %tmp_52 to i12

]]></Node>
<StgValue><ssdm name="zext_ln433"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_i_0_i9_begin:10  %sub_ln433 = sub i12 %tmp_51, %zext_ln433

]]></Node>
<StgValue><ssdm name="sub_ln433"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_i_0_i9_begin:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_0_i9_begin:12  br label %2

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln440"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j8_0_0 = phi i7 [ 0, %l_S_i_0_i9_begin ], [ %add_ln428, %l_S_j_0_j8_end ]

]]></Node>
<StgValue><ssdm name="j8_0_0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln428 = icmp eq i7 %j8_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln428"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_277 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln428 = add i7 %j8_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln428"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln428, label %l_S_i_0_i9_end, label %l_S_j_0_j8_begin

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j8_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln428"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j8_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="7">
<![CDATA[
l_S_j_0_j8_begin:2  %zext_ln433_1 = zext i7 %j8_0_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln433_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="7">
<![CDATA[
l_S_j_0_j8_begin:3  %zext_ln433_2 = zext i7 %j8_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln433_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_j_0_j8_begin:4  %add_ln433 = add i12 %sub_ln433, %zext_ln433_2

]]></Node>
<StgValue><ssdm name="add_ln433"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
l_S_j_0_j8_begin:5  %sext_ln433 = sext i12 %add_ln433 to i64

]]></Node>
<StgValue><ssdm name="sext_ln433"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_0_j8_begin:6  %v248_0_addr = getelementptr [1536 x float]* %v248_0, i64 0, i64 %sext_ln433

]]></Node>
<StgValue><ssdm name="v248_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j8_begin:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_i_0_i9_end:0  %empty_276 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_0_i9_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln426"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k8_0_0 = phi i3 [ 0, %l_S_j_0_j8_begin ], [ %add_ln429, %4 ]

]]></Node>
<StgValue><ssdm name="k8_0_0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln429 = icmp eq i3 %k8_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln429"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_279 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln429 = add i3 %k8_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln429"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln429, label %l_S_j_0_j8_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="3">
<![CDATA[
:1  %zext_ln430_2 = zext i3 %k8_0_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln430_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln430 = add i10 %zext_ln430_2, %sext_ln430

]]></Node>
<StgValue><ssdm name="add_ln430"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="10">
<![CDATA[
:5  %trunc_ln431 = trunc i10 %add_ln430 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln431"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:6  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln431, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:7  %p_shl5_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln430, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:8  %sub_ln431 = sub i15 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln431"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %add_ln431 = add i15 %zext_ln433_1, %sub_ln431

]]></Node>
<StgValue><ssdm name="add_ln431"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j8_end:0  %empty_278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str42, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j8_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="10">
<![CDATA[
:3  %sext_ln430_1 = sext i10 %add_ln430 to i64

]]></Node>
<StgValue><ssdm name="sext_ln430_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v246_0_addr = getelementptr [96 x float]* %v246_0, i64 0, i64 %sext_ln430_1

]]></Node>
<StgValue><ssdm name="v246_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="15">
<![CDATA[
:10  %zext_ln431 = zext i15 %add_ln431 to i64

]]></Node>
<StgValue><ssdm name="zext_ln431"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %v247_addr = getelementptr [9216 x float]* %v247, i64 0, i64 %zext_ln431

]]></Node>
<StgValue><ssdm name="v247_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
:12  %v246_0_load = load float* %v246_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v246_0_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="14">
<![CDATA[
:13  %v247_load = load float* %v247_addr, align 4

]]></Node>
<StgValue><ssdm name="v247_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
:12  %v246_0_load = load float* %v246_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v246_0_load"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="14">
<![CDATA[
:13  %v247_load = load float* %v247_addr, align 4

]]></Node>
<StgValue><ssdm name="v247_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v = fmul float %v246_0_load, %v247_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v = fmul float %v246_0_load, %v247_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v = fmul float %v246_0_load, %v247_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="11">
<![CDATA[
:15  %v248_0_load = load float* %v248_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v248_0_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v = fmul float %v246_0_load, %v247_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="11">
<![CDATA[
:15  %v248_0_load = load float* %v248_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v248_0_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v4 = fadd float %v248_0_load, %v

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="81" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v4 = fadd float %v248_0_load, %v

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="82" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v4 = fadd float %v248_0_load, %v

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="83" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v4 = fadd float %v248_0_load, %v

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v4 = fadd float %v248_0_load, %v

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str43) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln429"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="32">
<![CDATA[
:17  store float %v4, float* %v248_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln435"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %3

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
