---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
---------------
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA, USA (2017 – 2021 (expected))
  * Ph.D. in Electrical Engineering & Computer Science
  * Advisor: Prof. Anantha P. Chandrakasan
  * GPA: 5.0 / 5.0
* <b>Massachusetts Institute of Technology</b>, Cambridge, MA, USA (2015 – 2017)
  * S.M. in Electrical Engineering & Computer Science
  * Advisor: Prof. Anantha P. Chandrakasan
  * Thesis Title: <i>Energy-Efficient Protocols and Hardware Architectures for Transport Layer Security</i>
  * GPA: 5.0 / 5.0
* <b>Indian Institute of Technology Kharagpur</b>, Kharagpur, India (2009 – 2013)
  * B.Tech. (Hons.) in Electronics & Electrical Communication Engineering
  * GPA: 9.79 / 10.00

Work Experience
---------------
* Circuit Design Intern, <b>Analog Devices</b>, Wilmington, MA, USA (June 2017 – August 2017)
  * Implementation of low-cost data encryption protocols and hardware based on compressed sensing theory.
* Associate Engineer, <b>Qualcomm</b>, Bangalore, India (June 2013 – March 2015)
  * Design and verification of power management architectures for Snapdragon mobile SoCs.
* Engineering Intern, <b>Qualcomm</b>, Bangalore, India (May 2012 – July 2012)
  * Development of empirical models for early estimation of clock-tree dynamic power.

Awards
---------------
* Qualcomm Innovation Fellowship, 2016.
* Irwin Mark Jacobs & Joan Klein Jacobs MIT Presidential Fellowship, 2015 (MIT).
* President of India Gold Medal, 2013 (IIT Kharagpur).
* Institute Silver Medal, 2013 (IIT Kharagpur).
* KVPY Fellowship, 2008 (IISc).

Publications
---------------
* <b>Conferences:</b>
  * <b>U. Banerjee</b>, S. Das and A. P. Chandrakasan, "Accelerating Post-Quantum Cryptography using an Energy-Efficient TLS Crypto-Processor," <i>IEEE International Symposium on Circuits and Systems (ISCAS)</i>, October 2020. (to appear)
  * <b>U. Banerjee</b> and A. P. Chandrakasan, "Efficient Post-Quantum TLS Handshakes using Identity-Based Key Exchange from Lattices," <i>IEEE International Conference on Communications (ICC)</i>, June 2020.
  * S. Maji, <b>U. Banerjee</b>, S. H. Fuller, M. R. Abdelhamid, P. M. Nadeau, R. T. Yazicigil and A. P. Chandrakasan, "A Low-Power Dual-Factor Authentication Unit for Secure Implantable Devices," <i>IEEE Custom Integrated Circuits Conference (CICC)</i>, March 2020. [<a href="https://ieeexplore.ieee.org/document/9075945/" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/2004.13709" style="color:#0645AD;">arXiv</a>]
  * <b>U. Banerjee</b>, A. Pathak and A. P. Chandrakasan, "An Energy-Efficient Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things," <i>IEEE International Solid-State Circuits Conference (ISSCC)</i>, February 2019. [<a href="https://ieeexplore.ieee.org/document/8662528/" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1903.04570" style="color:#0645AD;">arXiv</a>] [<a href="https://banerjeeutsav.github.io/files/2019-02-01-2019-isscc.pdf" style="color:#DF0000;">PDF</a>]
  * <b>U. Banerjee</b>, C. Juvekar, A. Wright, Arvind and A. P. Chandrakasan, "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications," <i>IEEE International Solid-State Circuits Conference (ISSCC)</i>, February 2018. [<a href="https://ieeexplore.ieee.org/document/8310174/" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1903.04387" style="color:#0645AD;">arXiv</a>] [<a href="https://banerjeeutsav.github.io/files/2018-02-01-2018-isscc.pdf" style="color:#DF0000;">PDF</a>]
  * <b>U. Banerjee</b>, C. Juvekar, S. H. Fuller and A. P. Chandrakasan, "eeDTLS: Energy-Efficient Datagram Transport Layer Security for the Internet of Things," <i>IEEE Global Communications Conference (GLOBECOM)</i>, December 2017. [<a href="https://ieeexplore.ieee.org/document/8255053/" style="color:#0645AD;">link</a>] [<a href="https://banerjeeutsav.github.io/files/2017-12-01-2017-globecom.pdf" style="color:#DF0000;">PDF</a>]
* <b>Journals:</b>
  * <b>U. Banerjee</b>, T. S. Ukyab and A. P. Chandrakasan, "Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols," <i>IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)</i>, August 2019. [<a href="https://tches.iacr.org/index.php/TCHES/article/view/8344/" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1910.07557" style="color:#0645AD;">arXiv</a>] [<a href="https://eprint.iacr.org/2019/1140" style="color:#0645AD;">ePrint</a>] [<a href="https://banerjeeutsav.github.io/files/2019-08-01-2019-tches.pdf" style="color:#DF0000;">PDF</a>]
  * <b>U. Banerjee</b>, A. Wright, C. Juvekar, M. Waller, Arvind and A. P. Chandrakasan, "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for Securing Internet-of-Things Applications," <i>IEEE Journal of Solid-State Circuits (JSSC)</i>, May 2019. [<a href="https://ieeexplore.ieee.org/document/8721457/" style="color:#0645AD;">link</a>] [<a href="https://arxiv.org/abs/1907.04455" style="color:#0645AD;">arXiv</a>] [<a href="https://banerjeeutsav.github.io/files/2019-05-01-2019-jssc.pdf" style="color:#DF0000;">PDF</a>]
  * P. Mukhopadhyay, <b>U. Banerjee</b>, A. Bag, S. Ghosh and D. Biswas, "Influence of Growth Morphology on Electrical and Thermal Modeling of AlGaN/GaN HEMT on Sapphire and Silicon," <i>Solid-State Electronics</i>, February 2015. [<a href="https://doi.org/10.1016/j.sse.2014.11.017" style="color:#0645AD;">link</a>]
  * P. Mukhopadhyay, A. Bag, U. Gomes, <b>U. Banerjee</b>, S. Ghosh, S. Kabi, E. Y. I. Chang, A. Dabiran, P. Chow and D. Biswas, "Comparative DC Characteristic Analysis of AlGaN/GaN HEMTs Grown on Si(111) and Sapphire Substrates by MBE," <i>IEEE/TMS Journal of Electronic Materials</i>, April 2014. [<a href="https://doi.org/10.1007/s11664-014-3050-4" style="color:#0645AD;">link</a>]
* <b>Patents:</b>
  * <b>U. Banerjee</b> and A. P. Chandrakasan, "Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things and Related Techniques," <i>U.S. Patent Application</i>, February 2020.
  * A. P. Chandrakasan, C. Juvekar and <b>U. Banerjee</b>, "Systems and Methods for Providing Secure Communications using a Protocol Engine," <i>U.S. Patent Application</i>, February 2019. [<a href="https://patents.google.com/patent/US20190253396A1/en" style="color:#0645AD;">link</a>]
  
Talks
---------------
* "Efficient Post-Quantum TLS Handshakes using Identity-Based Key Exchange from Lattices", IEEE International Conference on Communications (ICC), Virtual Conference, June 2020.
* "An Energy-Efficient Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols," MIT Center for Integrated Circuits and Systems, Cambridge, MA, USA, November 2019. [<a href="https://cics.mit.edu/wp-content/uploads/2019/11/Utsav-Banerjee-An-Energy-Efficient-Configurable-Crypto-Processor-for-Post-Quantum-Lattice-based-Protocols.pdf" style="color:#0645AD;">slides</a>]
* "Efficient Circuits and Systems for Cryptography and Hardware Security," Advanced Topic Lecture in Analysis and Design of Digital Integrated Circuits Course, MIT, Cambridge, MA, USA, October 2019.
* "Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols," IACR Conference on Cryptographic Hardware and Embedded Systems (CHES), Atlanta, GA, USA, August 2019. [<a href="https://ches.iacr.org/2019/src/slides/Day1/Session1_Lattice_onlypdfs/Paper3_PPT_CHES_2019_UtsavBanerjee.pdf" style="color:#0645AD;">slides</a>] [<a href="https://www.youtube.com/watch?v=KLmIsDpoPCU" style="color:#0645AD;">video</a>]
* "Efficient Hardware Architectures for Securing the Internet of Things," Texas Instruments, Dallas, TX, USA, June 2019.
* "An Energy-Efficient Configurable Lattice Cryptography Processor for the Quantum-Secure Internet of Things," IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, February 2019.
* "Efficient Circuits and Systems for Cryptography and Hardware Security," Advanced Topic Lecture in Analysis and Design of Digital Integrated Circuits Course, MIT, Cambridge, MA, USA, November 2018.
* "Energy-Efficient Solutions for Securing the Internet of Things," Texas Instruments Kilby Labs, Dallas, TX, USA, July 2018.
* "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications," MIT Center for Integrated Circuits and Systems, Cambridge, MA, USA, May 2018. [<a href="https://cics.mit.edu/wp-content/uploads/2018/05/Utsav-Banerjee-An-Energy-Efficient-Reconfigurable-DTLS-Cryptographic-Engine-for-End-to-End.pdf" style="color:#0645AD;">slides</a>]
* "An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications," IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, February 2018. [<a href="https://pdfs.semanticscholar.org/6b3f/8ca05dfd2f9e2ad9de5093f972c9b759592f.pdf" style="color:#0645AD;">slides</a>]
* "eeDTLS: Energy-Efficient Datagram Transport Layer Security for the Internet of Things," IEEE Global Communications Conference (GLOBECOM), Singapore, December 2017.
* "Exploring Low-Cost Data Encryption using Compressed Sensing," Analog Devices, Wilmington, MA, USA, August 2017.
* "Energy-Efficient Transport Layer Security for the Internet of Things," MIT Center for Integrated Circuits and Systems, Cambridge, MA, USA, May 2017.
* "Towards Energy-Efficient Transport Layer Security for the Internet of Things," Analog Devices, Wilmington, MA, USA, October 2016.

Teaching
---------------
* <b>Guest Lecturer</b>, <i>6.374 - Analysis and Design of Digital Integrated Circuits</i>, Fall 2019, MIT
  * Instructor: Prof. Vivienne Sze
  * Two lectures on "Combinational Circuit Design"
  * Advanced topic lecture on "Efficient Circuits and Systems for Cryptography and Hardware Security"
* <b>Teaching Assistant</b>, <i>6.374 - Analysis and Design of Digital Integrated Circuits</i>, Fall 2018, MIT
  * Instructor: Prof. Vivienne Sze
  * Advanced topic lecture on "Efficient Circuits and Systems for Cryptography and Hardware Security"
  * Designed new assignment on understanding ASIC design flow and digital architecture trade-offs
  * Graded problem sets, exams and course projects; held office hours and tutorials
  * Received overall rating of 6.7 / 7.0

Service
---------------
* <b>Session Chair</b>, <i>Communication and Information Systems Security (CISS) Symposium - Session 9: Crypto II</i>, <i>IEEE International Conference on Communications (ICC)</i>, Virtual Conference, June 2020.
* <b>Reviewer</b>: [<a href="https://publons.com/researcher/3011781/utsav-banerjee" style="color:#0645AD;">publons</a>]
  * <i>IEEE Internet of Things Journal (IoTJ)</i>, 2020.
  * <i>Springer Journal of Cryptographic Engineering (JCEN)</i>, 2020.
  * <i>IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I)</i>, 2019, 2020.
  * <i>IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II)</i>, 2019, 2020.
  * <i>IEEE Transactions on Very Large Scale Integration Systems (TVLSI)</i>, 2019, 2020.
  * <i>IEEE Journal of Solid-State Circuits (JSSC)</i>, 2018.
* <b>Deputy Reviewer</b>, <i>IEEE Symposium on VLSI Circuits (VLSIC)</i>, 2016 and 2017.

<!--
* Student Member, <i>Institute of Electrical and Electronics Engineers (IEEE)</i>, 2015 - present.
* Student Member, <i>International Association for Cryptologic Research (IACR)</i>, 2016 - present.
* Member, <i>IEEE Solid-State Circuits Society (SSCS)</i>, 2016 - present.
* Member, <i>IEEE Computer Society Technical Committee on Security and Privacy</i>, 2019 - present.
-->

<!-- 
Skills
---------------
* <b>Programming:</b> C, Tcl, Perl, MATLAB, SPICE, Python, Sage
* <b>Hardware Design:</b> Verilog HDL, BlueSpec System Verilog, Xilinx Vivado (ISE)
* <b>EDA / CAD:</b>
  * <b>Cadence:</b> Virtuoso, Incisive, Genus (RTL Compiler), Innovus (Encounter)
  * <b>Synopsys:</b> Design Compiler, IC Compiler, PrimeTime
  * <b>Others:</b> Calibre, Eagle
-->
