Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 16:54:10 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB/U_1khz/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.397        0.000                      0                   38        0.183        0.000                      0                   38        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.397        0.000                      0                   38        0.183        0.000                      0                   38        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.863ns (52.153%)  route 1.709ns (47.847%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_BTG/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.472    U_BTG/count_reg[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_BTG/count_next0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    U_BTG/count_next0_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.576 r  U_BTG/count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.849     8.424    U_BTG/data0[10]
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.303     8.727 r  U_BTG/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.727    U_BTG/count_next[10]
    SLICE_X4Y44          FDCE                                         r  U_BTG/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  U_BTG/count_reg_reg[10]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.029    15.125    U_BTG/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.889ns (52.803%)  route 1.688ns (47.197%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_BTG/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.472    U_BTG/count_reg[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_BTG/count_next0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    U_BTG/count_next0_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  U_BTG/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.356    U_BTG/count_next0_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.578 r  U_BTG/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.406    U_BTG/data0[13]
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.327     8.733 r  U_BTG/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.733    U_BTG/count_next[13]
    SLICE_X4Y44          FDCE                                         r  U_BTG/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  U_BTG/count_reg_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.075    15.171    U_BTG/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.749ns (50.576%)  route 1.709ns (49.424%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_BTG/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.472    U_BTG/count_reg[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_BTG/count_next0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.462 r  U_BTG/count_next0_carry__0/O[1]
                         net (fo=1, routed)           0.849     8.310    U_BTG/data0[6]
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.303     8.613 r  U_BTG/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.613    U_BTG/count_next[6]
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[6]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.029    15.125    U_BTG/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.511    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.775ns (51.250%)  route 1.688ns (48.750%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_BTG/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.472    U_BTG/count_reg[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_BTG/count_next0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    U_BTG/count_next0_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.464 r  U_BTG/count_next0_carry__1/O[0]
                         net (fo=1, routed)           0.828     8.292    U_BTG/data0[9]
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.327     8.619 r  U_BTG/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.619    U_BTG/count_next[9]
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[9]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.075    15.171    U_BTG/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.873ns (55.164%)  route 1.522ns (44.836%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_BTG/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.472    U_BTG/count_reg[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_BTG/count_next0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    U_BTG/count_next0_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.555 r  U_BTG/count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.217    U_BTG/data0[12]
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.334     8.551 r  U_BTG/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.551    U_BTG/count_next[12]
    SLICE_X4Y44          FDCE                                         r  U_BTG/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  U_BTG/count_reg_reg[12]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.075    15.171    U_BTG/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.661ns (49.698%)  route 1.681ns (50.302%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_BTG/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.472    U_BTG/count_reg[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_BTG/count_next0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.350 r  U_BTG/count_next0_carry__0/O[0]
                         net (fo=1, routed)           0.821     8.170    U_BTG/data0[5]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.327     8.497 r  U_BTG/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.497    U_BTG/count_next[5]
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516    14.857    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[5]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.075    15.195    U_BTG/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.702ns (52.340%)  route 1.550ns (47.660%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.638     5.159    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  U_Btn_DB/U_1khz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.373    U_Btn_DB/U_1khz/counter[4]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.873 r  U_Btn_DB/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.873    U_Btn_DB/U_1khz/counter0_carry_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.990 r  U_Btn_DB/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    U_Btn_DB/U_1khz/counter0_carry__0_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.313 r  U_Btn_DB/U_1khz/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.792     8.105    U_Btn_DB/U_1khz/counter0_carry__1_n_6
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.306     8.411 r  U_Btn_DB/U_1khz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.411    U_Btn_DB/U_1khz/counter_0[10]
    SLICE_X4Y45          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.031    15.114    U_Btn_DB/U_1khz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.759ns (53.606%)  route 1.522ns (46.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  U_BTG/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_BTG/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.472    U_BTG/count_reg[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.128 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_BTG/count_next0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.441 r  U_BTG/count_next0_carry__0/O[3]
                         net (fo=1, routed)           0.662     8.103    U_BTG/data0[8]
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.334     8.437 r  U_BTG/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.437    U_BTG/count_next[8]
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.517    14.858    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[8]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.075    15.171    U_BTG/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.812ns (56.382%)  route 1.402ns (43.618%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.638     5.159    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  U_Btn_DB/U_1khz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.373    U_Btn_DB/U_1khz/counter[4]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.873 r  U_Btn_DB/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.873    U_Btn_DB/U_1khz/counter0_carry_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.990 r  U_Btn_DB/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    U_Btn_DB/U_1khz/counter0_carry__0_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U_Btn_DB/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U_Btn_DB/U_1khz/counter0_carry__1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.422 r  U_Btn_DB/U_1khz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.644     8.066    U_Btn_DB/U_1khz/counter0_carry__2_n_4
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.307     8.373 r  U_Btn_DB/U_1khz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.373    U_Btn_DB/U_1khz/counter_0[16]
    SLICE_X3Y46          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519    14.860    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[16]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.031    15.130    U_Btn_DB/U_1khz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.704ns (54.140%)  route 1.443ns (45.860%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.638     5.159    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  U_Btn_DB/U_1khz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.373    U_Btn_DB/U_1khz/counter[4]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.873 r  U_Btn_DB/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.873    U_Btn_DB/U_1khz/counter0_carry_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.990 r  U_Btn_DB/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.990    U_Btn_DB/U_1khz/counter0_carry__0_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U_Btn_DB/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U_Btn_DB/U_1khz/counter0_carry__1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  U_Btn_DB/U_1khz/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.685     8.012    U_Btn_DB/U_1khz/counter0_carry__2_n_7
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.295     8.307 r  U_Btn_DB/U_1khz/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.307    U_Btn_DB/U_1khz/counter_0[13]
    SLICE_X3Y46          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519    14.860    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.029    15.128    U_Btn_DB/U_1khz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.773%)  route 0.112ns (44.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Tx/clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  U_Tx/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_Tx/state_reg[2]/Q
                         net (fo=7, routed)           0.112     1.731    U_Tx/state_reg_n_0_[2]
    SLICE_X0Y46          FDCE                                         r  U_Tx/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Tx/clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  U_Tx/state_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.070     1.548    U_Tx/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/tx_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.500%)  route 0.132ns (41.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Tx/clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  U_Tx/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  U_Tx/state_reg[2]/Q
                         net (fo=7, routed)           0.132     1.751    U_Tx/state_reg_n_0_[2]
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.796 r  U_Tx/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.796    U_Tx/tx_next
    SLICE_X1Y46          FDCE                                         r  U_Tx/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Tx/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  U_Tx/tx_reg_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.091     1.582    U_Tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/r_1khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  U_Btn_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.179     1.798    U_Btn_DB/U_1khz/counter[0]
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.042     1.840 r  U_Btn_DB/U_1khz/r_1khz_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_Btn_DB/U_1khz/r_1khz_1
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/r_1khz_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.107     1.585    U_Btn_DB/U_1khz/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.815%)  route 0.195ns (51.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Tx/clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  U_Tx/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_Tx/state_reg[2]/Q
                         net (fo=7, routed)           0.195     1.814    U_Tx/state_reg_n_0_[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  U_Tx/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_Tx/state[0]_i_1_n_0
    SLICE_X1Y45          FDCE                                         r  U_Tx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Tx/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  U_Tx/state_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.092     1.586    U_Tx/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.944%)  route 0.194ns (51.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Tx/clk_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  U_Tx/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  U_Tx/state_reg[2]/Q
                         net (fo=7, routed)           0.194     1.813    U_Tx/state_reg_n_0_[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  U_Tx/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U_Tx/state[1]_i_1_n_0
    SLICE_X1Y45          FDCE                                         r  U_Tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Tx/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  U_Tx/state_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.091     1.585    U_Tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  U_Btn_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.179     1.798    U_Btn_DB/U_1khz/counter[0]
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  U_Btn_DB/U_1khz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_Btn_DB/U_1khz/counter_0[0]
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.091     1.569    U_Btn_DB/U_1khz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_Btn_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.181     1.800    U_Btn_DB/U_1khz/counter[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  U_Btn_DB/U_1khz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_Btn_DB/U_1khz/counter_0[2]
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.092     1.570    U_Btn_DB/U_1khz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.860%)  route 0.238ns (56.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.595     1.478    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_Btn_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.238     1.857    U_Btn_DB/U_1khz/counter[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.902 r  U_Btn_DB/U_1khz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.902    U_Btn_DB/U_1khz/counter_0[7]
    SLICE_X3Y44          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[7]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.092     1.586    U_Btn_DB/U_1khz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U_BTG/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_BTG/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.255     1.872    U_BTG/count_reg[0]
    SLICE_X4Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  U_BTG/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    U_BTG/count_next[0]
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    U_BTG/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  U_BTG/count_reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.092     1.568    U_BTG/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 U_Btn_DB/U_1khz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB/U_1khz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.274%)  route 0.268ns (53.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  U_Btn_DB/U_1khz/counter_reg[15]/Q
                         net (fo=2, routed)           0.128     1.745    U_Btn_DB/U_1khz/counter[15]
    SLICE_X3Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.790 r  U_Btn_DB/U_1khz/counter[16]_i_3/O
                         net (fo=18, routed)          0.140     1.930    U_Btn_DB/U_1khz/counter[16]_i_3_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.045     1.975 r  U_Btn_DB/U_1khz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.975    U_Btn_DB/U_1khz/counter_0[16]
    SLICE_X3Y46          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    U_Btn_DB/U_1khz/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  U_Btn_DB/U_1khz/counter_reg[16]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092     1.607    U_Btn_DB/U_1khz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    U_BTG/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_BTG/count_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_BTG/count_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_BTG/count_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_BTG/count_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_BTG/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_BTG/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_BTG/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    U_BTG/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_BTG/count_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_BTG/count_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_BTG/count_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_BTG/count_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_BTG/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_BTG/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_BTG/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_BTG/count_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    U_Btn_DB/U_1khz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    U_Btn_DB/U_1khz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    U_Btn_DB/U_1khz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    U_Btn_DB/U_1khz/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    U_Btn_DB/U_1khz/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    U_Btn_DB/U_1khz/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_Btn_DB/U_1khz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    U_Btn_DB/U_1khz/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_Btn_DB/U_1khz/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_Btn_DB/U_1khz/counter_reg[4]/C



