<html><body><samp><pre>
<!@TC:1461158823>
#Build: Synplify Pro J-2015.03L-SP1, Build 123R, Aug 18 2015
#install: C:\lscc\diamond\3.6_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LUKAS_PC

#Implementation: LD3

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015</a>
@N: : <!@TM:1461158824> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015</a>
@N: : <!@TM:1461158824> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.6_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1461158824> | Setting time resolution to ns
@N: : <a href="C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd:8:7:8:17:@N::@XP_MSG">SchemaPLIS.vhd(8)</a><!@TM:1461158824> | Top entity is set to SCHEMAPLIS.
File C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd changed - recompiling
File C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\xp2.vhd changed - recompiling
File C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPostumis.vhd changed - recompiling
File C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd changed - recompiling
File C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPostumis.vhd changed - recompiling
File C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd:8:7:8:17:@N:CD630:@XP_MSG">SchemaPLIS.vhd(8)</a><!@TM:1461158824> | Synthesizing work.schemaplis.schematic 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\xp2.vhd:535:10:535:17:@N:CD630:@XP_MSG">xp2.vhd(535)</a><!@TM:1461158824> | Synthesizing work.fd1s3ax.syn_black_box 
Post processing for work.fd1s3ax.syn_black_box
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd:26:10:26:13:@W:CD638:@XP_MSG">SchemaPLIS.vhd(26)</a><!@TM:1461158824> | Signal gnd is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd:27:10:27:13:@W:CD638:@XP_MSG">SchemaPLIS.vhd(27)</a><!@TM:1461158824> | Signal vcc is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\xp2.vhd:1530:10:1530:13:@N:CD630:@XP_MSG">xp2.vhd(1530)</a><!@TM:1461158824> | Synthesizing work.vhi.syn_black_box 
Post processing for work.vhi.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\xp2.vhd:1033:10:1033:15:@N:CD630:@XP_MSG">xp2.vhd(1033)</a><!@TM:1461158824> | Synthesizing work.mux41.syn_black_box 
Post processing for work.mux41.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\xp2.vhd:913:10:913:13:@N:CD630:@XP_MSG">xp2.vhd(913)</a><!@TM:1461158824> | Synthesizing work.inv.syn_black_box 
Post processing for work.inv.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\xp2.vhd:1537:10:1537:13:@N:CD630:@XP_MSG">xp2.vhd(1537)</a><!@TM:1461158824> | Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\xp2.vhd:65:10:65:14:@N:CD630:@XP_MSG">xp2.vhd(65)</a><!@TM:1461158824> | Synthesizing work.and2.syn_black_box 
Post processing for work.and2.syn_black_box
Post processing for work.schemaplis.schematic

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 20 16:27:04 2016

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015</a>
@N: : <!@TM:1461158824> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 67MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 20 16:27:04 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 20 16:27:04 2016

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015</a>
@N: : <!@TM:1461158825> | Running in 64-bit mode 
File C:\Users\Z585\Desktop\LDtrecias\LD3\synwork\LD3_LD3_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 20 16:27:05 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\Z585\Desktop\LDtrecias\LD3\LD3_LD3_scck.rpt:@XP_FILE">LD3_LD3_scck.rpt</a>
Printing clock  summary report in "C:\Users\Z585\Desktop\LDtrecias\LD3\LD3_LD3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1461158826> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1461158826> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=9  set on top level netlist SCHEMAPLIS

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start                Requested     Requested     Clock        Clock                
Clock                Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------
SCHEMAPLIS|clock     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0
System               1.0 MHz       1000.000      system       system_clkgroup      
===================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\z585\desktop\ldtrecias\ld3\schemaplis.vhd:146:3:146:6:@W:MT529:@XP_MSG">schemaplis.vhd(146)</a><!@TM:1461158826> | Found inferred clock SCHEMAPLIS|clock which controls 0 sequential elements including I14. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 20 16:27:06 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1461158829> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1461158829> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1461158829> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1461158829> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clock@|E:I12@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock               port                   8          I12            
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 140MB)

Writing Analyst data base C:\Users\Z585\Desktop\LDtrecias\LD3\synwork\LD3_LD3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 140MB)

Writing EDIF Netlist and constraint files
J-2015.03L-SP1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1461158829> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 143MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1461158829> | Found inferred clock SCHEMAPLIS|clock with period 1000.00ns. Please declare a user-defined clock on object "p:clock"</font> 



<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Apr 20 16:27:08 2016
#


Top view:               SCHEMAPLIS
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1461158829> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1461158829> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: 998.358

                     Requested     Estimated       Requested     Estimated                 Clock        Clock                
Starting Clock       Frequency     Frequency       Period        Period        Slack       Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
SCHEMAPLIS|clock     1.0 MHz       608.9 MHz       1000.000      1.642         998.358     inferred     Autoconstr_clkgroup_0
System               1.0 MHz       10857.8 MHz     1000.000      0.092         999.908     system       system_clkgroup      
=============================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
System            SCHEMAPLIS|clock  |  1000.000    999.908  |  No paths    -      |  No paths    -      |  No paths    -    
SCHEMAPLIS|clock  System            |  1000.000    998.358  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: SCHEMAPLIS|clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

             Starting                                          Arrival            
Instance     Reference            Type        Pin     Net      Time        Slack  
             Clock                                                                
----------------------------------------------------------------------------------
I15          SCHEMAPLIS|clock     FD1S3AX     Q       N_18     1.067       998.358
I12          SCHEMAPLIS|clock     FD1S3AX     Q       N_4      1.035       998.390
I13          SCHEMAPLIS|clock     FD1S3AX     Q       N_7      1.035       998.390
I14          SCHEMAPLIS|clock     FD1S3AX     Q       N_37     1.035       998.390
I16          SCHEMAPLIS|clock     FD1S3AX     Q       N_8      1.035       998.390
I19          SCHEMAPLIS|clock     FD1S3AX     Q       N_5      1.035       998.390
I17          SCHEMAPLIS|clock     FD1S3AX     Q       N_9      0.994       998.431
I18          SCHEMAPLIS|clock     FD1S3AX     Q       N_10     0.994       998.431
==================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

             Starting                                       Required            
Instance     Reference            Type     Pin     Net      Time         Slack  
             Clock                                                              
--------------------------------------------------------------------------------
I35          SCHEMAPLIS|clock     AND2     A       N_19     1000.000     998.358
I36          SCHEMAPLIS|clock     AND2     A       N_22     1000.000     998.358
I42          SCHEMAPLIS|clock     AND2     A       N_34     1000.000     998.358
I37          SCHEMAPLIS|clock     AND2     A       N_24     1000.000     998.390
I38          SCHEMAPLIS|clock     AND2     A       N_26     1000.000     998.390
I39          SCHEMAPLIS|clock     AND2     A       N_31     1000.000     998.390
I40          SCHEMAPLIS|clock     AND2     A       N_32     1000.000     998.390
I41          SCHEMAPLIS|clock     AND2     A       N_33     1000.000     998.390
================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Z585\Desktop\LDtrecias\LD3\LD3_LD3.srr:srsfC:\Users\Z585\Desktop\LDtrecias\LD3\LD3_LD3.srs:fp:18510:19002:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     998.358

    Number of logic level(s):                1
    Starting point:                          I15 / Q
    Ending point:                            I36 / A
    The start point is clocked by            SCHEMAPLIS|clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
I15                FD1S3AX     Q        Out     1.067     1.067       -         
N_18               Net         -        -       -         -           5         
I22                MUX41       D3       In      0.000     1.067       -         
I22                MUX41       Z        Out     0.575     1.642       -         
N_22               Net         -        -       -         -           1         
I36                AND2        A        In      0.000     1.642       -         
================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

             Starting                                Arrival            
Instance     Reference     Type     Pin     Net      Time        Slack  
             Clock                                                      
------------------------------------------------------------------------
I35          System        AND2     Z       N_17     0.000       999.908
I36          System        AND2     Z       N_39     0.000       999.908
I37          System        AND2     Z       N_23     0.000       999.908
I38          System        AND2     Z       N_25     0.000       999.908
I39          System        AND2     Z       N_27     0.000       999.908
I40          System        AND2     Z       N_28     0.000       999.908
I41          System        AND2     Z       N_29     0.000       999.908
I42          System        AND2     Z       N_30     0.000       999.908
========================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

             Starting                                   Required            
Instance     Reference     Type        Pin     Net      Time         Slack  
             Clock                                                          
----------------------------------------------------------------------------
I12          System        FD1S3AX     D       N_25     999.908      999.908
I13          System        FD1S3AX     D       N_23     999.908      999.908
I14          System        FD1S3AX     D       N_39     999.908      999.908
I15          System        FD1S3AX     D       N_30     999.908      999.908
I16          System        FD1S3AX     D       N_27     999.908      999.908
I17          System        FD1S3AX     D       N_28     999.908      999.908
I18          System        FD1S3AX     D       N_29     999.908      999.908
I19          System        FD1S3AX     D       N_17     999.908      999.908
============================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\Z585\Desktop\LDtrecias\LD3\LD3_LD3.srr:srsfC:\Users\Z585\Desktop\LDtrecias\LD3\LD3_LD3.srs:fp:22414:22660:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.092
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.908

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 999.908

    Number of logic level(s):                0
    Starting point:                          I35 / Z
    Ending point:                            I19 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            SCHEMAPLIS|clock [rising] on pin CK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
I35                AND2        Z        Out     0.000     0.000       -         
N_17               Net         -        -       -         -           1         
I19                FD1S3AX     D        In      0.000     0.000       -         
================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 143MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lfxp2_5e-6

Register bits: 8 of 4752 (0%)
PIC Latch:       0
I/O cells:       12


Details:
AND2:           8
FD1S3AX:        8
GSR:            1
IB:             4
INV:            8
MUX41:          8
OB:             8
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 52MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Apr 20 16:27:09 2016

###########################################################]

</pre></samp></body></html>
