<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/test/testcases/ffdc.xml $                                 -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2016,2019                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<?xml version="1.0" encoding="UTF-8"?>
      <!--Collect FFDC -->
    <test>
    <subtest>
        <testcase>
            <simcmd>sbe-trace 0</simcmd>
        </testcase>
        <testcase>
            <simcmd>sbe-stack 0</simcmd>
        </testcase>
        <testcase>
            <simcmd>sbe-regffdc 0</simcmd>
        </testcase>
        <testcase>
            <simcmd>backplane0.dcm0.chip0.pib_cmp.sbe_ppe->ppe_state</simcmd>
        </testcase>
        <testcase>
            <simcmd>backplane0.dcm0.chip0.cfam_cmp.sbe_fifo->upstream_hw_fifo</simcmd>
        </testcase>
        <testcase>
            <simcmd>backplane0.dcm0.chip0.cfam_cmp.sbe_fifo->downstream_hw_fifo</simcmd>
        </testcase>
    </subtest>
    </test>
