|top
clk => pll:pll_inst.inclk0
clk => sync:sys_reset_sync.clk
clk => graphics_controller:gcntrl_inst.clk
clk => ps2_keyboard_controller:ps2_kbd_cntrl_inst.clk
clk => ps2_ascii:ps2_ascii_inst.clk
clk => fifo_1c1r1w:ascii_buffer.clk
clk => ascii_gcinstr:ascii_gcinstr_instr.clk
clk => seven_segment_display:seven_segment_display_instance.clk
clk => sync:sync_seven_segment.clk
clk => serial_port:serial_port_intz.clk
clk => ascii_gcinstr:ascii_gcinstr_instrKeyb.clk
clk => merge_fifo:merge_fifo_instance.clk
keys[0] => sync:sys_reset_sync.data_in
keys[0] => sync:display_reset_sync.data_in
keys[1] => ~NO_FANOUT~
keys[2] => sync:sync_seven_segment.data_in
keys[3] => ~NO_FANOUT~
switches[0] => ~NO_FANOUT~
switches[1] => ~NO_FANOUT~
switches[2] => ~NO_FANOUT~
switches[3] => ~NO_FANOUT~
switches[4] => ~NO_FANOUT~
switches[5] => ~NO_FANOUT~
switches[6] => ~NO_FANOUT~
switches[7] => ~NO_FANOUT~
switches[8] => ~NO_FANOUT~
switches[9] => ~NO_FANOUT~
switches[10] => ~NO_FANOUT~
switches[11] => ~NO_FANOUT~
switches[12] => ~NO_FANOUT~
switches[13] => ~NO_FANOUT~
switches[14] => ~NO_FANOUT~
switches[15] => ~NO_FANOUT~
switches[16] => ~NO_FANOUT~
switches[17] => ~NO_FANOUT~
hex0[0] << seven_segment_display:seven_segment_display_instance.hex0[0]
hex0[1] << seven_segment_display:seven_segment_display_instance.hex0[1]
hex0[2] << seven_segment_display:seven_segment_display_instance.hex0[2]
hex0[3] << seven_segment_display:seven_segment_display_instance.hex0[3]
hex0[4] << seven_segment_display:seven_segment_display_instance.hex0[4]
hex0[5] << seven_segment_display:seven_segment_display_instance.hex0[5]
hex0[6] << seven_segment_display:seven_segment_display_instance.hex0[6]
hex1[0] << seven_segment_display:seven_segment_display_instance.hex1[0]
hex1[1] << seven_segment_display:seven_segment_display_instance.hex1[1]
hex1[2] << seven_segment_display:seven_segment_display_instance.hex1[2]
hex1[3] << seven_segment_display:seven_segment_display_instance.hex1[3]
hex1[4] << seven_segment_display:seven_segment_display_instance.hex1[4]
hex1[5] << seven_segment_display:seven_segment_display_instance.hex1[5]
hex1[6] << seven_segment_display:seven_segment_display_instance.hex1[6]
hex2[0] << seven_segment_display:seven_segment_display_instance.hex2[0]
hex2[1] << seven_segment_display:seven_segment_display_instance.hex2[1]
hex2[2] << seven_segment_display:seven_segment_display_instance.hex2[2]
hex2[3] << seven_segment_display:seven_segment_display_instance.hex2[3]
hex2[4] << seven_segment_display:seven_segment_display_instance.hex2[4]
hex2[5] << seven_segment_display:seven_segment_display_instance.hex2[5]
hex2[6] << seven_segment_display:seven_segment_display_instance.hex2[6]
hex3[0] << seven_segment_display:seven_segment_display_instance.hex3[0]
hex3[1] << seven_segment_display:seven_segment_display_instance.hex3[1]
hex3[2] << seven_segment_display:seven_segment_display_instance.hex3[2]
hex3[3] << seven_segment_display:seven_segment_display_instance.hex3[3]
hex3[4] << seven_segment_display:seven_segment_display_instance.hex3[4]
hex3[5] << seven_segment_display:seven_segment_display_instance.hex3[5]
hex3[6] << seven_segment_display:seven_segment_display_instance.hex3[6]
hex4[0] << seven_segment_display:seven_segment_display_instance.hex4[0]
hex4[1] << seven_segment_display:seven_segment_display_instance.hex4[1]
hex4[2] << seven_segment_display:seven_segment_display_instance.hex4[2]
hex4[3] << seven_segment_display:seven_segment_display_instance.hex4[3]
hex4[4] << seven_segment_display:seven_segment_display_instance.hex4[4]
hex4[5] << seven_segment_display:seven_segment_display_instance.hex4[5]
hex4[6] << seven_segment_display:seven_segment_display_instance.hex4[6]
hex5[0] << seven_segment_display:seven_segment_display_instance.hex5[0]
hex5[1] << seven_segment_display:seven_segment_display_instance.hex5[1]
hex5[2] << seven_segment_display:seven_segment_display_instance.hex5[2]
hex5[3] << seven_segment_display:seven_segment_display_instance.hex5[3]
hex5[4] << seven_segment_display:seven_segment_display_instance.hex5[4]
hex5[5] << seven_segment_display:seven_segment_display_instance.hex5[5]
hex5[6] << seven_segment_display:seven_segment_display_instance.hex5[6]
hex6[0] << hex6[0].DB_MAX_OUTPUT_PORT_TYPE
hex6[1] << hex6[1].DB_MAX_OUTPUT_PORT_TYPE
hex6[2] << hex6[2].DB_MAX_OUTPUT_PORT_TYPE
hex6[3] << hex6[3].DB_MAX_OUTPUT_PORT_TYPE
hex6[4] << hex6[4].DB_MAX_OUTPUT_PORT_TYPE
hex6[5] << hex6[5].DB_MAX_OUTPUT_PORT_TYPE
hex6[6] << hex6[6].DB_MAX_OUTPUT_PORT_TYPE
hex7[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
hex7[1] << hex7[1].DB_MAX_OUTPUT_PORT_TYPE
hex7[2] << hex7[2].DB_MAX_OUTPUT_PORT_TYPE
hex7[3] << hex7[3].DB_MAX_OUTPUT_PORT_TYPE
hex7[4] << hex7[4].DB_MAX_OUTPUT_PORT_TYPE
hex7[5] << hex7[5].DB_MAX_OUTPUT_PORT_TYPE
hex7[6] << hex7[6].DB_MAX_OUTPUT_PORT_TYPE
ledg[0] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[0]
ledg[1] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[1]
ledg[2] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[2]
ledg[3] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[3]
ledg[4] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[4]
ledg[5] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[5]
ledg[6] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[6]
ledg[7] << ps2_keyboard_controller:ps2_kbd_cntrl_inst.scancode[7]
ledg[8] << <GND>
sram_dq[0] <> graphics_controller:gcntrl_inst.sram_dq[0]
sram_dq[1] <> graphics_controller:gcntrl_inst.sram_dq[1]
sram_dq[2] <> graphics_controller:gcntrl_inst.sram_dq[2]
sram_dq[3] <> graphics_controller:gcntrl_inst.sram_dq[3]
sram_dq[4] <> graphics_controller:gcntrl_inst.sram_dq[4]
sram_dq[5] <> graphics_controller:gcntrl_inst.sram_dq[5]
sram_dq[6] <> graphics_controller:gcntrl_inst.sram_dq[6]
sram_dq[7] <> graphics_controller:gcntrl_inst.sram_dq[7]
sram_dq[8] <> graphics_controller:gcntrl_inst.sram_dq[8]
sram_dq[9] <> graphics_controller:gcntrl_inst.sram_dq[9]
sram_dq[10] <> graphics_controller:gcntrl_inst.sram_dq[10]
sram_dq[11] <> graphics_controller:gcntrl_inst.sram_dq[11]
sram_dq[12] <> graphics_controller:gcntrl_inst.sram_dq[12]
sram_dq[13] <> graphics_controller:gcntrl_inst.sram_dq[13]
sram_dq[14] <> graphics_controller:gcntrl_inst.sram_dq[14]
sram_dq[15] <> graphics_controller:gcntrl_inst.sram_dq[15]
sram_addr[0] << graphics_controller:gcntrl_inst.sram_addr[0]
sram_addr[1] << graphics_controller:gcntrl_inst.sram_addr[1]
sram_addr[2] << graphics_controller:gcntrl_inst.sram_addr[2]
sram_addr[3] << graphics_controller:gcntrl_inst.sram_addr[3]
sram_addr[4] << graphics_controller:gcntrl_inst.sram_addr[4]
sram_addr[5] << graphics_controller:gcntrl_inst.sram_addr[5]
sram_addr[6] << graphics_controller:gcntrl_inst.sram_addr[6]
sram_addr[7] << graphics_controller:gcntrl_inst.sram_addr[7]
sram_addr[8] << graphics_controller:gcntrl_inst.sram_addr[8]
sram_addr[9] << graphics_controller:gcntrl_inst.sram_addr[9]
sram_addr[10] << graphics_controller:gcntrl_inst.sram_addr[10]
sram_addr[11] << graphics_controller:gcntrl_inst.sram_addr[11]
sram_addr[12] << graphics_controller:gcntrl_inst.sram_addr[12]
sram_addr[13] << graphics_controller:gcntrl_inst.sram_addr[13]
sram_addr[14] << graphics_controller:gcntrl_inst.sram_addr[14]
sram_addr[15] << graphics_controller:gcntrl_inst.sram_addr[15]
sram_addr[16] << graphics_controller:gcntrl_inst.sram_addr[16]
sram_addr[17] << graphics_controller:gcntrl_inst.sram_addr[17]
sram_addr[18] << graphics_controller:gcntrl_inst.sram_addr[18]
sram_addr[19] << graphics_controller:gcntrl_inst.sram_addr[19]
sram_ub_n << graphics_controller:gcntrl_inst.sram_ub_n
sram_lb_n << graphics_controller:gcntrl_inst.sram_lb_n
sram_we_n << graphics_controller:gcntrl_inst.sram_we_n
sram_ce_n << graphics_controller:gcntrl_inst.sram_ce_n
sram_oe_n << graphics_controller:gcntrl_inst.sram_oe_n
nclk << graphics_controller:gcntrl_inst.nclk
hd << graphics_controller:gcntrl_inst.hd
vd << graphics_controller:gcntrl_inst.vd
den << graphics_controller:gcntrl_inst.den
r[0] << graphics_controller:gcntrl_inst.r[0]
r[1] << graphics_controller:gcntrl_inst.r[1]
r[2] << graphics_controller:gcntrl_inst.r[2]
r[3] << graphics_controller:gcntrl_inst.r[3]
r[4] << graphics_controller:gcntrl_inst.r[4]
r[5] << graphics_controller:gcntrl_inst.r[5]
r[6] << graphics_controller:gcntrl_inst.r[6]
r[7] << graphics_controller:gcntrl_inst.r[7]
g[0] << graphics_controller:gcntrl_inst.g[0]
g[1] << graphics_controller:gcntrl_inst.g[1]
g[2] << graphics_controller:gcntrl_inst.g[2]
g[3] << graphics_controller:gcntrl_inst.g[3]
g[4] << graphics_controller:gcntrl_inst.g[4]
g[5] << graphics_controller:gcntrl_inst.g[5]
g[6] << graphics_controller:gcntrl_inst.g[6]
g[7] << graphics_controller:gcntrl_inst.g[7]
b[0] << graphics_controller:gcntrl_inst.b[0]
b[1] << graphics_controller:gcntrl_inst.b[1]
b[2] << graphics_controller:gcntrl_inst.b[2]
b[3] << graphics_controller:gcntrl_inst.b[3]
b[4] << graphics_controller:gcntrl_inst.b[4]
b[5] << graphics_controller:gcntrl_inst.b[5]
b[6] << graphics_controller:gcntrl_inst.b[6]
b[7] << graphics_controller:gcntrl_inst.b[7]
grest << graphics_controller:gcntrl_inst.grest
sda << graphics_controller:gcntrl_inst.sda
ps2_clk <> ps2_keyboard_controller:ps2_kbd_cntrl_inst.ps2_clk
ps2_data <> ps2_keyboard_controller:ps2_kbd_cntrl_inst.ps2_data
rx => serial_port:serial_port_intz.rx
tx << serial_port:serial_port_intz.tx


|top|pll:pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|top|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|sync:sys_reset_sync
clk => sync[2].CLK
clk => sync[1].CLK
res_n => sync[2].PRESET
res_n => sync[1].PRESET
data_in => sync[1].DATAIN
data_out <= sync[2].DB_MAX_OUTPUT_PORT_TYPE


|top|sync:display_reset_sync
clk => sync[2].CLK
clk => sync[1].CLK
res_n => sync[2].PRESET
res_n => sync[1].PRESET
data_in => sync[1].DATAIN
data_out <= sync[2].DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst
clk => rasterizer:rasterizer_inst.clk
clk => wb_arbiter:the_arbiter.clk
clk => sram_controller_wb:sram_cntrl.clk
clk => framereader:framereader_inst.clk
res_n => rasterizer:rasterizer_inst.res_n
res_n => wb_arbiter:the_arbiter.res_n
res_n => sram_controller_wb:sram_cntrl.res_n
res_n => framereader:framereader_inst.res_n
display_clk => framereader:framereader_inst.display_clk
display_clk => ltm_cntrl:ltm.clk
display_clk => nclk.DATAIN
display_res_n => ltm_cntrl:ltm.res_n
instr[0] => rasterizer:rasterizer_inst.instr[0]
instr[1] => rasterizer:rasterizer_inst.instr[1]
instr[2] => rasterizer:rasterizer_inst.instr[2]
instr[3] => rasterizer:rasterizer_inst.instr[3]
instr[4] => rasterizer:rasterizer_inst.instr[4]
instr[5] => rasterizer:rasterizer_inst.instr[5]
instr[6] => rasterizer:rasterizer_inst.instr[6]
instr[7] => rasterizer:rasterizer_inst.instr[7]
instr[8] => rasterizer:rasterizer_inst.instr[8]
instr[9] => rasterizer:rasterizer_inst.instr[9]
instr[10] => rasterizer:rasterizer_inst.instr[10]
instr[11] => rasterizer:rasterizer_inst.instr[11]
instr[12] => rasterizer:rasterizer_inst.instr[12]
instr[13] => rasterizer:rasterizer_inst.instr[13]
instr[14] => rasterizer:rasterizer_inst.instr[14]
instr[15] => rasterizer:rasterizer_inst.instr[15]
instr[16] => rasterizer:rasterizer_inst.instr[16]
instr[17] => rasterizer:rasterizer_inst.instr[17]
instr[18] => rasterizer:rasterizer_inst.instr[18]
instr[19] => rasterizer:rasterizer_inst.instr[19]
instr[20] => rasterizer:rasterizer_inst.instr[20]
instr[21] => rasterizer:rasterizer_inst.instr[21]
instr[22] => rasterizer:rasterizer_inst.instr[22]
instr[23] => rasterizer:rasterizer_inst.instr[23]
instr[24] => rasterizer:rasterizer_inst.instr[24]
instr[25] => rasterizer:rasterizer_inst.instr[25]
instr[26] => rasterizer:rasterizer_inst.instr[26]
instr[27] => rasterizer:rasterizer_inst.instr[27]
instr[28] => rasterizer:rasterizer_inst.instr[28]
instr[29] => rasterizer:rasterizer_inst.instr[29]
instr[30] => rasterizer:rasterizer_inst.instr[30]
instr[31] => rasterizer:rasterizer_inst.instr[31]
instr[32] => rasterizer:rasterizer_inst.instr[32]
instr[33] => rasterizer:rasterizer_inst.instr[33]
instr[34] => rasterizer:rasterizer_inst.instr[34]
instr[35] => rasterizer:rasterizer_inst.instr[35]
instr[36] => rasterizer:rasterizer_inst.instr[36]
instr[37] => rasterizer:rasterizer_inst.instr[37]
instr[38] => rasterizer:rasterizer_inst.instr[38]
instr[39] => rasterizer:rasterizer_inst.instr[39]
instr[40] => rasterizer:rasterizer_inst.instr[40]
instr[41] => rasterizer:rasterizer_inst.instr[41]
instr[42] => rasterizer:rasterizer_inst.instr[42]
instr[43] => rasterizer:rasterizer_inst.instr[43]
instr[44] => rasterizer:rasterizer_inst.instr[44]
instr[45] => rasterizer:rasterizer_inst.instr[45]
instr[46] => rasterizer:rasterizer_inst.instr[46]
instr[47] => rasterizer:rasterizer_inst.instr[47]
instr[48] => rasterizer:rasterizer_inst.instr[48]
instr[49] => rasterizer:rasterizer_inst.instr[49]
instr[50] => rasterizer:rasterizer_inst.instr[50]
instr[51] => rasterizer:rasterizer_inst.instr[51]
instr[52] => rasterizer:rasterizer_inst.instr[52]
instr[53] => rasterizer:rasterizer_inst.instr[53]
instr[54] => rasterizer:rasterizer_inst.instr[54]
instr[55] => rasterizer:rasterizer_inst.instr[55]
instr_wr => rasterizer:rasterizer_inst.instr_wr
instr_full <= rasterizer:rasterizer_inst.instr_full
current_color[0] <= rasterizer:rasterizer_inst.current_color[0]
current_color[1] <= rasterizer:rasterizer_inst.current_color[1]
current_color[2] <= rasterizer:rasterizer_inst.current_color[2]
current_color[3] <= rasterizer:rasterizer_inst.current_color[3]
current_color[4] <= rasterizer:rasterizer_inst.current_color[4]
current_color[5] <= rasterizer:rasterizer_inst.current_color[5]
current_color[6] <= rasterizer:rasterizer_inst.current_color[6]
current_color[7] <= rasterizer:rasterizer_inst.current_color[7]
current_color[8] <= rasterizer:rasterizer_inst.current_color[8]
current_color[9] <= rasterizer:rasterizer_inst.current_color[9]
current_color[10] <= rasterizer:rasterizer_inst.current_color[10]
current_color[11] <= rasterizer:rasterizer_inst.current_color[11]
current_color[12] <= rasterizer:rasterizer_inst.current_color[12]
current_color[13] <= rasterizer:rasterizer_inst.current_color[13]
current_color[14] <= rasterizer:rasterizer_inst.current_color[14]
current_color[15] <= rasterizer:rasterizer_inst.current_color[15]
sram_dq[0] <> sram_controller_wb:sram_cntrl.sram_dq[0]
sram_dq[1] <> sram_controller_wb:sram_cntrl.sram_dq[1]
sram_dq[2] <> sram_controller_wb:sram_cntrl.sram_dq[2]
sram_dq[3] <> sram_controller_wb:sram_cntrl.sram_dq[3]
sram_dq[4] <> sram_controller_wb:sram_cntrl.sram_dq[4]
sram_dq[5] <> sram_controller_wb:sram_cntrl.sram_dq[5]
sram_dq[6] <> sram_controller_wb:sram_cntrl.sram_dq[6]
sram_dq[7] <> sram_controller_wb:sram_cntrl.sram_dq[7]
sram_dq[8] <> sram_controller_wb:sram_cntrl.sram_dq[8]
sram_dq[9] <> sram_controller_wb:sram_cntrl.sram_dq[9]
sram_dq[10] <> sram_controller_wb:sram_cntrl.sram_dq[10]
sram_dq[11] <> sram_controller_wb:sram_cntrl.sram_dq[11]
sram_dq[12] <> sram_controller_wb:sram_cntrl.sram_dq[12]
sram_dq[13] <> sram_controller_wb:sram_cntrl.sram_dq[13]
sram_dq[14] <> sram_controller_wb:sram_cntrl.sram_dq[14]
sram_dq[15] <> sram_controller_wb:sram_cntrl.sram_dq[15]
sram_addr[0] <= sram_controller_wb:sram_cntrl.sram_addr[0]
sram_addr[1] <= sram_controller_wb:sram_cntrl.sram_addr[1]
sram_addr[2] <= sram_controller_wb:sram_cntrl.sram_addr[2]
sram_addr[3] <= sram_controller_wb:sram_cntrl.sram_addr[3]
sram_addr[4] <= sram_controller_wb:sram_cntrl.sram_addr[4]
sram_addr[5] <= sram_controller_wb:sram_cntrl.sram_addr[5]
sram_addr[6] <= sram_controller_wb:sram_cntrl.sram_addr[6]
sram_addr[7] <= sram_controller_wb:sram_cntrl.sram_addr[7]
sram_addr[8] <= sram_controller_wb:sram_cntrl.sram_addr[8]
sram_addr[9] <= sram_controller_wb:sram_cntrl.sram_addr[9]
sram_addr[10] <= sram_controller_wb:sram_cntrl.sram_addr[10]
sram_addr[11] <= sram_controller_wb:sram_cntrl.sram_addr[11]
sram_addr[12] <= sram_controller_wb:sram_cntrl.sram_addr[12]
sram_addr[13] <= sram_controller_wb:sram_cntrl.sram_addr[13]
sram_addr[14] <= sram_controller_wb:sram_cntrl.sram_addr[14]
sram_addr[15] <= sram_controller_wb:sram_cntrl.sram_addr[15]
sram_addr[16] <= sram_controller_wb:sram_cntrl.sram_addr[16]
sram_addr[17] <= sram_controller_wb:sram_cntrl.sram_addr[17]
sram_addr[18] <= sram_controller_wb:sram_cntrl.sram_addr[18]
sram_addr[19] <= sram_controller_wb:sram_cntrl.sram_addr[19]
sram_ub_n <= sram_controller_wb:sram_cntrl.sram_ub_n
sram_lb_n <= sram_controller_wb:sram_cntrl.sram_lb_n
sram_we_n <= sram_controller_wb:sram_cntrl.sram_we_n
sram_ce_n <= sram_controller_wb:sram_cntrl.sram_ce_n
sram_oe_n <= sram_controller_wb:sram_cntrl.sram_oe_n
nclk <= display_clk.DB_MAX_OUTPUT_PORT_TYPE
hd <= ltm_cntrl:ltm.hd
vd <= ltm_cntrl:ltm.vd
den <= ltm_cntrl:ltm.den
r[0] <= ltm_cntrl:ltm.r[0]
r[1] <= ltm_cntrl:ltm.r[1]
r[2] <= ltm_cntrl:ltm.r[2]
r[3] <= ltm_cntrl:ltm.r[3]
r[4] <= ltm_cntrl:ltm.r[4]
r[5] <= ltm_cntrl:ltm.r[5]
r[6] <= ltm_cntrl:ltm.r[6]
r[7] <= ltm_cntrl:ltm.r[7]
g[0] <= ltm_cntrl:ltm.g[0]
g[1] <= ltm_cntrl:ltm.g[1]
g[2] <= ltm_cntrl:ltm.g[2]
g[3] <= ltm_cntrl:ltm.g[3]
g[4] <= ltm_cntrl:ltm.g[4]
g[5] <= ltm_cntrl:ltm.g[5]
g[6] <= ltm_cntrl:ltm.g[6]
g[7] <= ltm_cntrl:ltm.g[7]
b[0] <= ltm_cntrl:ltm.b[0]
b[1] <= ltm_cntrl:ltm.b[1]
b[2] <= ltm_cntrl:ltm.b[2]
b[3] <= ltm_cntrl:ltm.b[3]
b[4] <= ltm_cntrl:ltm.b[4]
b[5] <= ltm_cntrl:ltm.b[5]
b[6] <= ltm_cntrl:ltm.b[6]
b[7] <= ltm_cntrl:ltm.b[7]
grest <= ltm_cntrl:ltm.grest
sda <= <GND>


|top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst
clk => fifo_1c1r1w:instruction_fifo.clk
clk => rasterizer_fsm:rasterizer_unit.clk
clk => fb_writer:wb_mem_cntrl_inst.clk
res_n => fifo_1c1r1w:instruction_fifo.res_n
res_n => rasterizer_fsm:rasterizer_unit.res_n
res_n => fb_writer:wb_mem_cntrl_inst.res_n
wb_cyc_o <= fb_writer:wb_mem_cntrl_inst.wb_cyc_o
wb_stb_o <= fb_writer:wb_mem_cntrl_inst.wb_stb_o
wb_we_o <= fb_writer:wb_mem_cntrl_inst.wb_we_o
wb_ack_i => fb_writer:wb_mem_cntrl_inst.wb_ack_i
wb_stall_i => fb_writer:wb_mem_cntrl_inst.wb_stall_i
wb_addr_o[0] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[0]
wb_addr_o[1] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[1]
wb_addr_o[2] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[2]
wb_addr_o[3] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[3]
wb_addr_o[4] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[4]
wb_addr_o[5] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[5]
wb_addr_o[6] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[6]
wb_addr_o[7] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[7]
wb_addr_o[8] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[8]
wb_addr_o[9] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[9]
wb_addr_o[10] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[10]
wb_addr_o[11] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[11]
wb_addr_o[12] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[12]
wb_addr_o[13] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[13]
wb_addr_o[14] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[14]
wb_addr_o[15] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[15]
wb_addr_o[16] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[16]
wb_addr_o[17] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[17]
wb_addr_o[18] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[18]
wb_addr_o[19] <= fb_writer:wb_mem_cntrl_inst.wb_addr_o[19]
wb_data_o[0] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[0]
wb_data_o[1] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[1]
wb_data_o[2] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[2]
wb_data_o[3] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[3]
wb_data_o[4] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[4]
wb_data_o[5] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[5]
wb_data_o[6] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[6]
wb_data_o[7] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[7]
wb_data_o[8] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[8]
wb_data_o[9] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[9]
wb_data_o[10] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[10]
wb_data_o[11] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[11]
wb_data_o[12] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[12]
wb_data_o[13] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[13]
wb_data_o[14] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[14]
wb_data_o[15] <= fb_writer:wb_mem_cntrl_inst.wb_data_o[15]
wb_data_i[0] => fb_writer:wb_mem_cntrl_inst.wb_data_i[0]
wb_data_i[1] => fb_writer:wb_mem_cntrl_inst.wb_data_i[1]
wb_data_i[2] => fb_writer:wb_mem_cntrl_inst.wb_data_i[2]
wb_data_i[3] => fb_writer:wb_mem_cntrl_inst.wb_data_i[3]
wb_data_i[4] => fb_writer:wb_mem_cntrl_inst.wb_data_i[4]
wb_data_i[5] => fb_writer:wb_mem_cntrl_inst.wb_data_i[5]
wb_data_i[6] => fb_writer:wb_mem_cntrl_inst.wb_data_i[6]
wb_data_i[7] => fb_writer:wb_mem_cntrl_inst.wb_data_i[7]
wb_data_i[8] => fb_writer:wb_mem_cntrl_inst.wb_data_i[8]
wb_data_i[9] => fb_writer:wb_mem_cntrl_inst.wb_data_i[9]
wb_data_i[10] => fb_writer:wb_mem_cntrl_inst.wb_data_i[10]
wb_data_i[11] => fb_writer:wb_mem_cntrl_inst.wb_data_i[11]
wb_data_i[12] => fb_writer:wb_mem_cntrl_inst.wb_data_i[12]
wb_data_i[13] => fb_writer:wb_mem_cntrl_inst.wb_data_i[13]
wb_data_i[14] => fb_writer:wb_mem_cntrl_inst.wb_data_i[14]
wb_data_i[15] => fb_writer:wb_mem_cntrl_inst.wb_data_i[15]
wb_sel_o[0] <= fb_writer:wb_mem_cntrl_inst.wb_sel_o[0]
wb_sel_o[1] <= fb_writer:wb_mem_cntrl_inst.wb_sel_o[1]
current_color[0] <= rasterizer_fsm:rasterizer_unit.current_color[0]
current_color[1] <= rasterizer_fsm:rasterizer_unit.current_color[1]
current_color[2] <= rasterizer_fsm:rasterizer_unit.current_color[2]
current_color[3] <= rasterizer_fsm:rasterizer_unit.current_color[3]
current_color[4] <= rasterizer_fsm:rasterizer_unit.current_color[4]
current_color[5] <= rasterizer_fsm:rasterizer_unit.current_color[5]
current_color[6] <= rasterizer_fsm:rasterizer_unit.current_color[6]
current_color[7] <= rasterizer_fsm:rasterizer_unit.current_color[7]
current_color[8] <= rasterizer_fsm:rasterizer_unit.current_color[8]
current_color[9] <= rasterizer_fsm:rasterizer_unit.current_color[9]
current_color[10] <= rasterizer_fsm:rasterizer_unit.current_color[10]
current_color[11] <= rasterizer_fsm:rasterizer_unit.current_color[11]
current_color[12] <= rasterizer_fsm:rasterizer_unit.current_color[12]
current_color[13] <= rasterizer_fsm:rasterizer_unit.current_color[13]
current_color[14] <= rasterizer_fsm:rasterizer_unit.current_color[14]
current_color[15] <= rasterizer_fsm:rasterizer_unit.current_color[15]
instr[0] => fifo_1c1r1w:instruction_fifo.wr_data[0]
instr[1] => fifo_1c1r1w:instruction_fifo.wr_data[1]
instr[2] => fifo_1c1r1w:instruction_fifo.wr_data[2]
instr[3] => fifo_1c1r1w:instruction_fifo.wr_data[3]
instr[4] => fifo_1c1r1w:instruction_fifo.wr_data[4]
instr[5] => fifo_1c1r1w:instruction_fifo.wr_data[5]
instr[6] => fifo_1c1r1w:instruction_fifo.wr_data[6]
instr[7] => fifo_1c1r1w:instruction_fifo.wr_data[7]
instr[8] => fifo_1c1r1w:instruction_fifo.wr_data[8]
instr[9] => fifo_1c1r1w:instruction_fifo.wr_data[9]
instr[10] => fifo_1c1r1w:instruction_fifo.wr_data[10]
instr[11] => fifo_1c1r1w:instruction_fifo.wr_data[11]
instr[12] => fifo_1c1r1w:instruction_fifo.wr_data[12]
instr[13] => fifo_1c1r1w:instruction_fifo.wr_data[13]
instr[14] => fifo_1c1r1w:instruction_fifo.wr_data[14]
instr[15] => fifo_1c1r1w:instruction_fifo.wr_data[15]
instr[16] => fifo_1c1r1w:instruction_fifo.wr_data[16]
instr[17] => fifo_1c1r1w:instruction_fifo.wr_data[17]
instr[18] => fifo_1c1r1w:instruction_fifo.wr_data[18]
instr[19] => fifo_1c1r1w:instruction_fifo.wr_data[19]
instr[20] => fifo_1c1r1w:instruction_fifo.wr_data[20]
instr[21] => fifo_1c1r1w:instruction_fifo.wr_data[21]
instr[22] => fifo_1c1r1w:instruction_fifo.wr_data[22]
instr[23] => fifo_1c1r1w:instruction_fifo.wr_data[23]
instr[24] => fifo_1c1r1w:instruction_fifo.wr_data[24]
instr[25] => fifo_1c1r1w:instruction_fifo.wr_data[25]
instr[26] => fifo_1c1r1w:instruction_fifo.wr_data[26]
instr[27] => fifo_1c1r1w:instruction_fifo.wr_data[27]
instr[28] => fifo_1c1r1w:instruction_fifo.wr_data[28]
instr[29] => fifo_1c1r1w:instruction_fifo.wr_data[29]
instr[30] => fifo_1c1r1w:instruction_fifo.wr_data[30]
instr[31] => fifo_1c1r1w:instruction_fifo.wr_data[31]
instr[32] => fifo_1c1r1w:instruction_fifo.wr_data[32]
instr[33] => fifo_1c1r1w:instruction_fifo.wr_data[33]
instr[34] => fifo_1c1r1w:instruction_fifo.wr_data[34]
instr[35] => fifo_1c1r1w:instruction_fifo.wr_data[35]
instr[36] => fifo_1c1r1w:instruction_fifo.wr_data[36]
instr[37] => fifo_1c1r1w:instruction_fifo.wr_data[37]
instr[38] => fifo_1c1r1w:instruction_fifo.wr_data[38]
instr[39] => fifo_1c1r1w:instruction_fifo.wr_data[39]
instr[40] => fifo_1c1r1w:instruction_fifo.wr_data[40]
instr[41] => fifo_1c1r1w:instruction_fifo.wr_data[41]
instr[42] => fifo_1c1r1w:instruction_fifo.wr_data[42]
instr[43] => fifo_1c1r1w:instruction_fifo.wr_data[43]
instr[44] => fifo_1c1r1w:instruction_fifo.wr_data[44]
instr[45] => fifo_1c1r1w:instruction_fifo.wr_data[45]
instr[46] => fifo_1c1r1w:instruction_fifo.wr_data[46]
instr[47] => fifo_1c1r1w:instruction_fifo.wr_data[47]
instr[48] => fifo_1c1r1w:instruction_fifo.wr_data[48]
instr[49] => fifo_1c1r1w:instruction_fifo.wr_data[49]
instr[50] => fifo_1c1r1w:instruction_fifo.wr_data[50]
instr[51] => fifo_1c1r1w:instruction_fifo.wr_data[51]
instr[52] => fifo_1c1r1w:instruction_fifo.wr_data[52]
instr[53] => fifo_1c1r1w:instruction_fifo.wr_data[53]
instr[54] => fifo_1c1r1w:instruction_fifo.wr_data[54]
instr[55] => fifo_1c1r1w:instruction_fifo.wr_data[55]
instr_wr => fifo_1c1r1w:instruction_fifo.wr
instr_full <= fifo_1c1r1w:instruction_fifo.full


|top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo
clk => dp_ram_1c1r1w:memory_inst.clk
clk => empty_int.CLK
clk => full_int.CLK
clk => write_address[0].CLK
clk => write_address[1].CLK
clk => write_address[2].CLK
clk => write_address[3].CLK
clk => write_address[4].CLK
clk => write_address[5].CLK
clk => read_address[0].CLK
clk => read_address[1].CLK
clk => read_address[2].CLK
clk => read_address[3].CLK
clk => read_address[4].CLK
clk => read_address[5].CLK
res_n => empty_int.PRESET
res_n => full_int.ACLR
res_n => write_address[0].ACLR
res_n => write_address[1].ACLR
res_n => write_address[2].ACLR
res_n => write_address[3].ACLR
res_n => write_address[4].ACLR
res_n => write_address[5].ACLR
res_n => read_address[0].ACLR
res_n => read_address[1].ACLR
res_n => read_address[2].ACLR
res_n => read_address[3].ACLR
res_n => read_address[4].ACLR
res_n => read_address[5].ACLR
rd_data[0] <= dp_ram_1c1r1w:memory_inst.rd1_data[0]
rd_data[1] <= dp_ram_1c1r1w:memory_inst.rd1_data[1]
rd_data[2] <= dp_ram_1c1r1w:memory_inst.rd1_data[2]
rd_data[3] <= dp_ram_1c1r1w:memory_inst.rd1_data[3]
rd_data[4] <= dp_ram_1c1r1w:memory_inst.rd1_data[4]
rd_data[5] <= dp_ram_1c1r1w:memory_inst.rd1_data[5]
rd_data[6] <= dp_ram_1c1r1w:memory_inst.rd1_data[6]
rd_data[7] <= dp_ram_1c1r1w:memory_inst.rd1_data[7]
rd_data[8] <= dp_ram_1c1r1w:memory_inst.rd1_data[8]
rd_data[9] <= dp_ram_1c1r1w:memory_inst.rd1_data[9]
rd_data[10] <= dp_ram_1c1r1w:memory_inst.rd1_data[10]
rd_data[11] <= dp_ram_1c1r1w:memory_inst.rd1_data[11]
rd_data[12] <= dp_ram_1c1r1w:memory_inst.rd1_data[12]
rd_data[13] <= dp_ram_1c1r1w:memory_inst.rd1_data[13]
rd_data[14] <= dp_ram_1c1r1w:memory_inst.rd1_data[14]
rd_data[15] <= dp_ram_1c1r1w:memory_inst.rd1_data[15]
rd_data[16] <= dp_ram_1c1r1w:memory_inst.rd1_data[16]
rd_data[17] <= dp_ram_1c1r1w:memory_inst.rd1_data[17]
rd_data[18] <= dp_ram_1c1r1w:memory_inst.rd1_data[18]
rd_data[19] <= dp_ram_1c1r1w:memory_inst.rd1_data[19]
rd_data[20] <= dp_ram_1c1r1w:memory_inst.rd1_data[20]
rd_data[21] <= dp_ram_1c1r1w:memory_inst.rd1_data[21]
rd_data[22] <= dp_ram_1c1r1w:memory_inst.rd1_data[22]
rd_data[23] <= dp_ram_1c1r1w:memory_inst.rd1_data[23]
rd_data[24] <= dp_ram_1c1r1w:memory_inst.rd1_data[24]
rd_data[25] <= dp_ram_1c1r1w:memory_inst.rd1_data[25]
rd_data[26] <= dp_ram_1c1r1w:memory_inst.rd1_data[26]
rd_data[27] <= dp_ram_1c1r1w:memory_inst.rd1_data[27]
rd_data[28] <= dp_ram_1c1r1w:memory_inst.rd1_data[28]
rd_data[29] <= dp_ram_1c1r1w:memory_inst.rd1_data[29]
rd_data[30] <= dp_ram_1c1r1w:memory_inst.rd1_data[30]
rd_data[31] <= dp_ram_1c1r1w:memory_inst.rd1_data[31]
rd_data[32] <= dp_ram_1c1r1w:memory_inst.rd1_data[32]
rd_data[33] <= dp_ram_1c1r1w:memory_inst.rd1_data[33]
rd_data[34] <= dp_ram_1c1r1w:memory_inst.rd1_data[34]
rd_data[35] <= dp_ram_1c1r1w:memory_inst.rd1_data[35]
rd_data[36] <= dp_ram_1c1r1w:memory_inst.rd1_data[36]
rd_data[37] <= dp_ram_1c1r1w:memory_inst.rd1_data[37]
rd_data[38] <= dp_ram_1c1r1w:memory_inst.rd1_data[38]
rd_data[39] <= dp_ram_1c1r1w:memory_inst.rd1_data[39]
rd_data[40] <= dp_ram_1c1r1w:memory_inst.rd1_data[40]
rd_data[41] <= dp_ram_1c1r1w:memory_inst.rd1_data[41]
rd_data[42] <= dp_ram_1c1r1w:memory_inst.rd1_data[42]
rd_data[43] <= dp_ram_1c1r1w:memory_inst.rd1_data[43]
rd_data[44] <= dp_ram_1c1r1w:memory_inst.rd1_data[44]
rd_data[45] <= dp_ram_1c1r1w:memory_inst.rd1_data[45]
rd_data[46] <= dp_ram_1c1r1w:memory_inst.rd1_data[46]
rd_data[47] <= dp_ram_1c1r1w:memory_inst.rd1_data[47]
rd_data[48] <= dp_ram_1c1r1w:memory_inst.rd1_data[48]
rd_data[49] <= dp_ram_1c1r1w:memory_inst.rd1_data[49]
rd_data[50] <= dp_ram_1c1r1w:memory_inst.rd1_data[50]
rd_data[51] <= dp_ram_1c1r1w:memory_inst.rd1_data[51]
rd_data[52] <= dp_ram_1c1r1w:memory_inst.rd1_data[52]
rd_data[53] <= dp_ram_1c1r1w:memory_inst.rd1_data[53]
rd_data[54] <= dp_ram_1c1r1w:memory_inst.rd1_data[54]
rd_data[55] <= dp_ram_1c1r1w:memory_inst.rd1_data[55]
rd => rd_int.IN1
rd => full_next.OUTPUTSELECT
rd => empty_next.OUTPUTSELECT
wr_data[0] => dp_ram_1c1r1w:memory_inst.wr2_data[0]
wr_data[1] => dp_ram_1c1r1w:memory_inst.wr2_data[1]
wr_data[2] => dp_ram_1c1r1w:memory_inst.wr2_data[2]
wr_data[3] => dp_ram_1c1r1w:memory_inst.wr2_data[3]
wr_data[4] => dp_ram_1c1r1w:memory_inst.wr2_data[4]
wr_data[5] => dp_ram_1c1r1w:memory_inst.wr2_data[5]
wr_data[6] => dp_ram_1c1r1w:memory_inst.wr2_data[6]
wr_data[7] => dp_ram_1c1r1w:memory_inst.wr2_data[7]
wr_data[8] => dp_ram_1c1r1w:memory_inst.wr2_data[8]
wr_data[9] => dp_ram_1c1r1w:memory_inst.wr2_data[9]
wr_data[10] => dp_ram_1c1r1w:memory_inst.wr2_data[10]
wr_data[11] => dp_ram_1c1r1w:memory_inst.wr2_data[11]
wr_data[12] => dp_ram_1c1r1w:memory_inst.wr2_data[12]
wr_data[13] => dp_ram_1c1r1w:memory_inst.wr2_data[13]
wr_data[14] => dp_ram_1c1r1w:memory_inst.wr2_data[14]
wr_data[15] => dp_ram_1c1r1w:memory_inst.wr2_data[15]
wr_data[16] => dp_ram_1c1r1w:memory_inst.wr2_data[16]
wr_data[17] => dp_ram_1c1r1w:memory_inst.wr2_data[17]
wr_data[18] => dp_ram_1c1r1w:memory_inst.wr2_data[18]
wr_data[19] => dp_ram_1c1r1w:memory_inst.wr2_data[19]
wr_data[20] => dp_ram_1c1r1w:memory_inst.wr2_data[20]
wr_data[21] => dp_ram_1c1r1w:memory_inst.wr2_data[21]
wr_data[22] => dp_ram_1c1r1w:memory_inst.wr2_data[22]
wr_data[23] => dp_ram_1c1r1w:memory_inst.wr2_data[23]
wr_data[24] => dp_ram_1c1r1w:memory_inst.wr2_data[24]
wr_data[25] => dp_ram_1c1r1w:memory_inst.wr2_data[25]
wr_data[26] => dp_ram_1c1r1w:memory_inst.wr2_data[26]
wr_data[27] => dp_ram_1c1r1w:memory_inst.wr2_data[27]
wr_data[28] => dp_ram_1c1r1w:memory_inst.wr2_data[28]
wr_data[29] => dp_ram_1c1r1w:memory_inst.wr2_data[29]
wr_data[30] => dp_ram_1c1r1w:memory_inst.wr2_data[30]
wr_data[31] => dp_ram_1c1r1w:memory_inst.wr2_data[31]
wr_data[32] => dp_ram_1c1r1w:memory_inst.wr2_data[32]
wr_data[33] => dp_ram_1c1r1w:memory_inst.wr2_data[33]
wr_data[34] => dp_ram_1c1r1w:memory_inst.wr2_data[34]
wr_data[35] => dp_ram_1c1r1w:memory_inst.wr2_data[35]
wr_data[36] => dp_ram_1c1r1w:memory_inst.wr2_data[36]
wr_data[37] => dp_ram_1c1r1w:memory_inst.wr2_data[37]
wr_data[38] => dp_ram_1c1r1w:memory_inst.wr2_data[38]
wr_data[39] => dp_ram_1c1r1w:memory_inst.wr2_data[39]
wr_data[40] => dp_ram_1c1r1w:memory_inst.wr2_data[40]
wr_data[41] => dp_ram_1c1r1w:memory_inst.wr2_data[41]
wr_data[42] => dp_ram_1c1r1w:memory_inst.wr2_data[42]
wr_data[43] => dp_ram_1c1r1w:memory_inst.wr2_data[43]
wr_data[44] => dp_ram_1c1r1w:memory_inst.wr2_data[44]
wr_data[45] => dp_ram_1c1r1w:memory_inst.wr2_data[45]
wr_data[46] => dp_ram_1c1r1w:memory_inst.wr2_data[46]
wr_data[47] => dp_ram_1c1r1w:memory_inst.wr2_data[47]
wr_data[48] => dp_ram_1c1r1w:memory_inst.wr2_data[48]
wr_data[49] => dp_ram_1c1r1w:memory_inst.wr2_data[49]
wr_data[50] => dp_ram_1c1r1w:memory_inst.wr2_data[50]
wr_data[51] => dp_ram_1c1r1w:memory_inst.wr2_data[51]
wr_data[52] => dp_ram_1c1r1w:memory_inst.wr2_data[52]
wr_data[53] => dp_ram_1c1r1w:memory_inst.wr2_data[53]
wr_data[54] => dp_ram_1c1r1w:memory_inst.wr2_data[54]
wr_data[55] => dp_ram_1c1r1w:memory_inst.wr2_data[55]
wr => wr_int.IN1
wr => empty_next.OUTPUTSELECT
wr => full_next.OUTPUTSELECT
empty <= empty_int.DB_MAX_OUTPUT_PORT_TYPE
full <= full_int.DB_MAX_OUTPUT_PORT_TYPE
fill_level[0] <= <GND>
fill_level[1] <= <GND>
fill_level[2] <= <GND>
fill_level[3] <= <GND>
fill_level[4] <= <GND>
fill_level[5] <= <GND>


|top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fifo_1c1r1w:instruction_fifo|dp_ram_1c1r1w:memory_inst
clk => ram~62.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => rd1_data[0]~reg0.CLK
clk => rd1_data[1]~reg0.CLK
clk => rd1_data[2]~reg0.CLK
clk => rd1_data[3]~reg0.CLK
clk => rd1_data[4]~reg0.CLK
clk => rd1_data[5]~reg0.CLK
clk => rd1_data[6]~reg0.CLK
clk => rd1_data[7]~reg0.CLK
clk => rd1_data[8]~reg0.CLK
clk => rd1_data[9]~reg0.CLK
clk => rd1_data[10]~reg0.CLK
clk => rd1_data[11]~reg0.CLK
clk => rd1_data[12]~reg0.CLK
clk => rd1_data[13]~reg0.CLK
clk => rd1_data[14]~reg0.CLK
clk => rd1_data[15]~reg0.CLK
clk => rd1_data[16]~reg0.CLK
clk => rd1_data[17]~reg0.CLK
clk => rd1_data[18]~reg0.CLK
clk => rd1_data[19]~reg0.CLK
clk => rd1_data[20]~reg0.CLK
clk => rd1_data[21]~reg0.CLK
clk => rd1_data[22]~reg0.CLK
clk => rd1_data[23]~reg0.CLK
clk => rd1_data[24]~reg0.CLK
clk => rd1_data[25]~reg0.CLK
clk => rd1_data[26]~reg0.CLK
clk => rd1_data[27]~reg0.CLK
clk => rd1_data[28]~reg0.CLK
clk => rd1_data[29]~reg0.CLK
clk => rd1_data[30]~reg0.CLK
clk => rd1_data[31]~reg0.CLK
clk => rd1_data[32]~reg0.CLK
clk => rd1_data[33]~reg0.CLK
clk => rd1_data[34]~reg0.CLK
clk => rd1_data[35]~reg0.CLK
clk => rd1_data[36]~reg0.CLK
clk => rd1_data[37]~reg0.CLK
clk => rd1_data[38]~reg0.CLK
clk => rd1_data[39]~reg0.CLK
clk => rd1_data[40]~reg0.CLK
clk => rd1_data[41]~reg0.CLK
clk => rd1_data[42]~reg0.CLK
clk => rd1_data[43]~reg0.CLK
clk => rd1_data[44]~reg0.CLK
clk => rd1_data[45]~reg0.CLK
clk => rd1_data[46]~reg0.CLK
clk => rd1_data[47]~reg0.CLK
clk => rd1_data[48]~reg0.CLK
clk => rd1_data[49]~reg0.CLK
clk => rd1_data[50]~reg0.CLK
clk => rd1_data[51]~reg0.CLK
clk => rd1_data[52]~reg0.CLK
clk => rd1_data[53]~reg0.CLK
clk => rd1_data[54]~reg0.CLK
clk => rd1_data[55]~reg0.CLK
clk => ram.CLK0
rd1_addr[0] => ram.RADDR
rd1_addr[1] => ram.RADDR1
rd1_addr[2] => ram.RADDR2
rd1_addr[3] => ram.RADDR3
rd1_addr[4] => ram.RADDR4
rd1_addr[5] => ram.RADDR5
rd1_data[0] <= rd1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[1] <= rd1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[2] <= rd1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[3] <= rd1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[4] <= rd1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[5] <= rd1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[6] <= rd1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[7] <= rd1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[8] <= rd1_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[9] <= rd1_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[10] <= rd1_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[11] <= rd1_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[12] <= rd1_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[13] <= rd1_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[14] <= rd1_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[15] <= rd1_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[16] <= rd1_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[17] <= rd1_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[18] <= rd1_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[19] <= rd1_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[20] <= rd1_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[21] <= rd1_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[22] <= rd1_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[23] <= rd1_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[24] <= rd1_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[25] <= rd1_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[26] <= rd1_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[27] <= rd1_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[28] <= rd1_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[29] <= rd1_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[30] <= rd1_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[31] <= rd1_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[32] <= rd1_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[33] <= rd1_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[34] <= rd1_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[35] <= rd1_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[36] <= rd1_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[37] <= rd1_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[38] <= rd1_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[39] <= rd1_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[40] <= rd1_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[41] <= rd1_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[42] <= rd1_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[43] <= rd1_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[44] <= rd1_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[45] <= rd1_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[46] <= rd1_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[47] <= rd1_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[48] <= rd1_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[49] <= rd1_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[50] <= rd1_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[51] <= rd1_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[52] <= rd1_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[53] <= rd1_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[54] <= rd1_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[55] <= rd1_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1 => rd1_data[0]~reg0.ENA
rd1 => rd1_data[1]~reg0.ENA
rd1 => rd1_data[2]~reg0.ENA
rd1 => rd1_data[3]~reg0.ENA
rd1 => rd1_data[4]~reg0.ENA
rd1 => rd1_data[5]~reg0.ENA
rd1 => rd1_data[6]~reg0.ENA
rd1 => rd1_data[7]~reg0.ENA
rd1 => rd1_data[8]~reg0.ENA
rd1 => rd1_data[9]~reg0.ENA
rd1 => rd1_data[10]~reg0.ENA
rd1 => rd1_data[11]~reg0.ENA
rd1 => rd1_data[12]~reg0.ENA
rd1 => rd1_data[13]~reg0.ENA
rd1 => rd1_data[14]~reg0.ENA
rd1 => rd1_data[15]~reg0.ENA
rd1 => rd1_data[16]~reg0.ENA
rd1 => rd1_data[17]~reg0.ENA
rd1 => rd1_data[18]~reg0.ENA
rd1 => rd1_data[19]~reg0.ENA
rd1 => rd1_data[20]~reg0.ENA
rd1 => rd1_data[21]~reg0.ENA
rd1 => rd1_data[22]~reg0.ENA
rd1 => rd1_data[23]~reg0.ENA
rd1 => rd1_data[24]~reg0.ENA
rd1 => rd1_data[25]~reg0.ENA
rd1 => rd1_data[26]~reg0.ENA
rd1 => rd1_data[27]~reg0.ENA
rd1 => rd1_data[28]~reg0.ENA
rd1 => rd1_data[29]~reg0.ENA
rd1 => rd1_data[30]~reg0.ENA
rd1 => rd1_data[31]~reg0.ENA
rd1 => rd1_data[32]~reg0.ENA
rd1 => rd1_data[33]~reg0.ENA
rd1 => rd1_data[34]~reg0.ENA
rd1 => rd1_data[35]~reg0.ENA
rd1 => rd1_data[36]~reg0.ENA
rd1 => rd1_data[37]~reg0.ENA
rd1 => rd1_data[38]~reg0.ENA
rd1 => rd1_data[39]~reg0.ENA
rd1 => rd1_data[40]~reg0.ENA
rd1 => rd1_data[41]~reg0.ENA
rd1 => rd1_data[42]~reg0.ENA
rd1 => rd1_data[43]~reg0.ENA
rd1 => rd1_data[44]~reg0.ENA
rd1 => rd1_data[45]~reg0.ENA
rd1 => rd1_data[46]~reg0.ENA
rd1 => rd1_data[47]~reg0.ENA
rd1 => rd1_data[48]~reg0.ENA
rd1 => rd1_data[49]~reg0.ENA
rd1 => rd1_data[50]~reg0.ENA
rd1 => rd1_data[51]~reg0.ENA
rd1 => rd1_data[52]~reg0.ENA
rd1 => rd1_data[53]~reg0.ENA
rd1 => rd1_data[54]~reg0.ENA
rd1 => rd1_data[55]~reg0.ENA
wr2_addr[0] => ram~5.DATAIN
wr2_addr[0] => ram.WADDR
wr2_addr[1] => ram~4.DATAIN
wr2_addr[1] => ram.WADDR1
wr2_addr[2] => ram~3.DATAIN
wr2_addr[2] => ram.WADDR2
wr2_addr[3] => ram~2.DATAIN
wr2_addr[3] => ram.WADDR3
wr2_addr[4] => ram~1.DATAIN
wr2_addr[4] => ram.WADDR4
wr2_addr[5] => ram~0.DATAIN
wr2_addr[5] => ram.WADDR5
wr2_data[0] => ram~61.DATAIN
wr2_data[0] => ram.DATAIN
wr2_data[1] => ram~60.DATAIN
wr2_data[1] => ram.DATAIN1
wr2_data[2] => ram~59.DATAIN
wr2_data[2] => ram.DATAIN2
wr2_data[3] => ram~58.DATAIN
wr2_data[3] => ram.DATAIN3
wr2_data[4] => ram~57.DATAIN
wr2_data[4] => ram.DATAIN4
wr2_data[5] => ram~56.DATAIN
wr2_data[5] => ram.DATAIN5
wr2_data[6] => ram~55.DATAIN
wr2_data[6] => ram.DATAIN6
wr2_data[7] => ram~54.DATAIN
wr2_data[7] => ram.DATAIN7
wr2_data[8] => ram~53.DATAIN
wr2_data[8] => ram.DATAIN8
wr2_data[9] => ram~52.DATAIN
wr2_data[9] => ram.DATAIN9
wr2_data[10] => ram~51.DATAIN
wr2_data[10] => ram.DATAIN10
wr2_data[11] => ram~50.DATAIN
wr2_data[11] => ram.DATAIN11
wr2_data[12] => ram~49.DATAIN
wr2_data[12] => ram.DATAIN12
wr2_data[13] => ram~48.DATAIN
wr2_data[13] => ram.DATAIN13
wr2_data[14] => ram~47.DATAIN
wr2_data[14] => ram.DATAIN14
wr2_data[15] => ram~46.DATAIN
wr2_data[15] => ram.DATAIN15
wr2_data[16] => ram~45.DATAIN
wr2_data[16] => ram.DATAIN16
wr2_data[17] => ram~44.DATAIN
wr2_data[17] => ram.DATAIN17
wr2_data[18] => ram~43.DATAIN
wr2_data[18] => ram.DATAIN18
wr2_data[19] => ram~42.DATAIN
wr2_data[19] => ram.DATAIN19
wr2_data[20] => ram~41.DATAIN
wr2_data[20] => ram.DATAIN20
wr2_data[21] => ram~40.DATAIN
wr2_data[21] => ram.DATAIN21
wr2_data[22] => ram~39.DATAIN
wr2_data[22] => ram.DATAIN22
wr2_data[23] => ram~38.DATAIN
wr2_data[23] => ram.DATAIN23
wr2_data[24] => ram~37.DATAIN
wr2_data[24] => ram.DATAIN24
wr2_data[25] => ram~36.DATAIN
wr2_data[25] => ram.DATAIN25
wr2_data[26] => ram~35.DATAIN
wr2_data[26] => ram.DATAIN26
wr2_data[27] => ram~34.DATAIN
wr2_data[27] => ram.DATAIN27
wr2_data[28] => ram~33.DATAIN
wr2_data[28] => ram.DATAIN28
wr2_data[29] => ram~32.DATAIN
wr2_data[29] => ram.DATAIN29
wr2_data[30] => ram~31.DATAIN
wr2_data[30] => ram.DATAIN30
wr2_data[31] => ram~30.DATAIN
wr2_data[31] => ram.DATAIN31
wr2_data[32] => ram~29.DATAIN
wr2_data[32] => ram.DATAIN32
wr2_data[33] => ram~28.DATAIN
wr2_data[33] => ram.DATAIN33
wr2_data[34] => ram~27.DATAIN
wr2_data[34] => ram.DATAIN34
wr2_data[35] => ram~26.DATAIN
wr2_data[35] => ram.DATAIN35
wr2_data[36] => ram~25.DATAIN
wr2_data[36] => ram.DATAIN36
wr2_data[37] => ram~24.DATAIN
wr2_data[37] => ram.DATAIN37
wr2_data[38] => ram~23.DATAIN
wr2_data[38] => ram.DATAIN38
wr2_data[39] => ram~22.DATAIN
wr2_data[39] => ram.DATAIN39
wr2_data[40] => ram~21.DATAIN
wr2_data[40] => ram.DATAIN40
wr2_data[41] => ram~20.DATAIN
wr2_data[41] => ram.DATAIN41
wr2_data[42] => ram~19.DATAIN
wr2_data[42] => ram.DATAIN42
wr2_data[43] => ram~18.DATAIN
wr2_data[43] => ram.DATAIN43
wr2_data[44] => ram~17.DATAIN
wr2_data[44] => ram.DATAIN44
wr2_data[45] => ram~16.DATAIN
wr2_data[45] => ram.DATAIN45
wr2_data[46] => ram~15.DATAIN
wr2_data[46] => ram.DATAIN46
wr2_data[47] => ram~14.DATAIN
wr2_data[47] => ram.DATAIN47
wr2_data[48] => ram~13.DATAIN
wr2_data[48] => ram.DATAIN48
wr2_data[49] => ram~12.DATAIN
wr2_data[49] => ram.DATAIN49
wr2_data[50] => ram~11.DATAIN
wr2_data[50] => ram.DATAIN50
wr2_data[51] => ram~10.DATAIN
wr2_data[51] => ram.DATAIN51
wr2_data[52] => ram~9.DATAIN
wr2_data[52] => ram.DATAIN52
wr2_data[53] => ram~8.DATAIN
wr2_data[53] => ram.DATAIN53
wr2_data[54] => ram~7.DATAIN
wr2_data[54] => ram.DATAIN54
wr2_data[55] => ram~6.DATAIN
wr2_data[55] => ram.DATAIN55
wr2 => ram~62.DATAIN
wr2 => ram.WE


|top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|rasterizer_fsm:rasterizer_unit
clk => \address_generator:pixel_addr_stage2[0].CLK
clk => \address_generator:pixel_addr_stage2[1].CLK
clk => \address_generator:pixel_addr_stage2[2].CLK
clk => \address_generator:pixel_addr_stage2[3].CLK
clk => \address_generator:pixel_addr_stage2[4].CLK
clk => \address_generator:pixel_addr_stage2[5].CLK
clk => \address_generator:pixel_addr_stage2[6].CLK
clk => \address_generator:pixel_addr_stage2[7].CLK
clk => \address_generator:pixel_addr_stage2[8].CLK
clk => \address_generator:pixel_addr_stage2[9].CLK
clk => \address_generator:pixel_addr_stage2[10].CLK
clk => \address_generator:pixel_addr_stage2[11].CLK
clk => \address_generator:pixel_addr_stage2[12].CLK
clk => \address_generator:pixel_addr_stage2[13].CLK
clk => \address_generator:pixel_addr_stage2[14].CLK
clk => \address_generator:pixel_addr_stage2[15].CLK
clk => \address_generator:pixel_addr_stage2[16].CLK
clk => \address_generator:pixel_addr_stage2[17].CLK
clk => \address_generator:pixel_addr_stage2[18].CLK
clk => \address_generator:pixel_color_stage2[0].CLK
clk => \address_generator:pixel_color_stage2[1].CLK
clk => \address_generator:pixel_color_stage2[2].CLK
clk => \address_generator:pixel_color_stage2[3].CLK
clk => \address_generator:pixel_color_stage2[4].CLK
clk => \address_generator:pixel_color_stage2[5].CLK
clk => \address_generator:pixel_color_stage2[6].CLK
clk => \address_generator:pixel_color_stage2[7].CLK
clk => \address_generator:pixel_color_stage2[8].CLK
clk => \address_generator:pixel_color_stage2[9].CLK
clk => \address_generator:pixel_color_stage2[10].CLK
clk => \address_generator:pixel_color_stage2[11].CLK
clk => \address_generator:pixel_color_stage2[12].CLK
clk => \address_generator:pixel_color_stage2[13].CLK
clk => \address_generator:pixel_color_stage2[14].CLK
clk => \address_generator:pixel_color_stage2[15].CLK
clk => \address_generator:pixel_wr_stage2.CLK
clk => \address_generator:pixel_wr_stage1.CLK
clk => \address_generator:pixel_y_stage1[0].CLK
clk => \address_generator:pixel_y_stage1[1].CLK
clk => \address_generator:pixel_y_stage1[2].CLK
clk => \address_generator:pixel_y_stage1[3].CLK
clk => \address_generator:pixel_y_stage1[4].CLK
clk => \address_generator:pixel_y_stage1[5].CLK
clk => \address_generator:pixel_y_stage1[6].CLK
clk => \address_generator:pixel_y_stage1[7].CLK
clk => \address_generator:pixel_y_stage1[8].CLK
clk => \address_generator:pixel_y_stage1[9].CLK
clk => \address_generator:pixel_x_stage1[0].CLK
clk => \address_generator:pixel_x_stage1[1].CLK
clk => \address_generator:pixel_x_stage1[2].CLK
clk => \address_generator:pixel_x_stage1[3].CLK
clk => \address_generator:pixel_x_stage1[4].CLK
clk => \address_generator:pixel_x_stage1[5].CLK
clk => \address_generator:pixel_x_stage1[6].CLK
clk => \address_generator:pixel_x_stage1[7].CLK
clk => \address_generator:pixel_x_stage1[8].CLK
clk => \address_generator:pixel_x_stage1[9].CLK
clk => \address_generator:pixel_color_stage1[0].CLK
clk => \address_generator:pixel_color_stage1[1].CLK
clk => \address_generator:pixel_color_stage1[2].CLK
clk => \address_generator:pixel_color_stage1[3].CLK
clk => \address_generator:pixel_color_stage1[4].CLK
clk => \address_generator:pixel_color_stage1[5].CLK
clk => \address_generator:pixel_color_stage1[6].CLK
clk => \address_generator:pixel_color_stage1[7].CLK
clk => \address_generator:pixel_color_stage1[8].CLK
clk => \address_generator:pixel_color_stage1[9].CLK
clk => \address_generator:pixel_color_stage1[10].CLK
clk => \address_generator:pixel_color_stage1[11].CLK
clk => \address_generator:pixel_color_stage1[12].CLK
clk => \address_generator:pixel_color_stage1[13].CLK
clk => \address_generator:pixel_color_stage1[14].CLK
clk => \address_generator:pixel_color_stage1[15].CLK
clk => circle_yoff[0].CLK
clk => circle_yoff[1].CLK
clk => circle_yoff[2].CLK
clk => circle_yoff[3].CLK
clk => circle_yoff[4].CLK
clk => circle_yoff[5].CLK
clk => circle_yoff[6].CLK
clk => circle_yoff[7].CLK
clk => circle_yoff[8].CLK
clk => circle_yoff[9].CLK
clk => circle_yoff[10].CLK
clk => walk_y[0].CLK
clk => walk_y[1].CLK
clk => walk_x[0].CLK
clk => walk_x[1].CLK
clk => gp9u_2[0].CLK
clk => gp9u_2[1].CLK
clk => gp9u_2[2].CLK
clk => gp9u_2[3].CLK
clk => gp9u_2[4].CLK
clk => gp9u_2[5].CLK
clk => gp9u_2[6].CLK
clk => gp9u_2[7].CLK
clk => gp9u_2[8].CLK
clk => gp12s[0].CLK
clk => gp12s[1].CLK
clk => gp12s[2].CLK
clk => gp12s[3].CLK
clk => gp12s[4].CLK
clk => gp12s[5].CLK
clk => gp12s[6].CLK
clk => gp12s[7].CLK
clk => gp12s[8].CLK
clk => gp12s[9].CLK
clk => gp12s[10].CLK
clk => gp12s[11].CLK
clk => sy[0].CLK
clk => sy[1].CLK
clk => sx[0].CLK
clk => sx[1].CLK
clk => dy[0].CLK
clk => dy[1].CLK
clk => dy[2].CLK
clk => dy[3].CLK
clk => dy[4].CLK
clk => dy[5].CLK
clk => dy[6].CLK
clk => dy[7].CLK
clk => dy[8].CLK
clk => dy[9].CLK
clk => gp10u_2[0].CLK
clk => gp10u_2[1].CLK
clk => gp10u_2[2].CLK
clk => gp10u_2[3].CLK
clk => gp10u_2[4].CLK
clk => gp10u_2[5].CLK
clk => gp10u_2[6].CLK
clk => gp10u_2[7].CLK
clk => gp10u_2[8].CLK
clk => gp10u_2[9].CLK
clk => bresenham_y0[0].CLK
clk => bresenham_y0[1].CLK
clk => bresenham_y0[2].CLK
clk => bresenham_y0[3].CLK
clk => bresenham_y0[4].CLK
clk => bresenham_y0[5].CLK
clk => bresenham_y0[6].CLK
clk => bresenham_y0[7].CLK
clk => bresenham_y0[8].CLK
clk => bresenham_y0[9].CLK
clk => bresenham_y0[10].CLK
clk => bresenham_x0[0].CLK
clk => bresenham_x0[1].CLK
clk => bresenham_x0[2].CLK
clk => bresenham_x0[3].CLK
clk => bresenham_x0[4].CLK
clk => bresenham_x0[5].CLK
clk => bresenham_x0[6].CLK
clk => bresenham_x0[7].CLK
clk => bresenham_x0[8].CLK
clk => bresenham_x0[9].CLK
clk => bresenham_x0[10].CLK
clk => circle_set_pixel_counter[0].CLK
clk => circle_set_pixel_counter[1].CLK
clk => circle_set_pixel_counter[2].CLK
clk => march_to_origin.CLK
clk => color[0].CLK
clk => color[1].CLK
clk => color[2].CLK
clk => color[3].CLK
clk => color[4].CLK
clk => color[5].CLK
clk => color[6].CLK
clk => color[7].CLK
clk => color[8].CLK
clk => color[9].CLK
clk => color[10].CLK
clk => color[11].CLK
clk => color[12].CLK
clk => color[13].CLK
clk => color[14].CLK
clk => color[15].CLK
clk => rasterizer_state~1.DATAIN
res_n => circle_set_pixel_counter[0].ACLR
res_n => circle_set_pixel_counter[1].ACLR
res_n => circle_set_pixel_counter[2].ACLR
res_n => march_to_origin.ACLR
res_n => color[0].ACLR
res_n => color[1].PRESET
res_n => color[2].ACLR
res_n => color[3].PRESET
res_n => color[4].ACLR
res_n => color[5].PRESET
res_n => color[6].ACLR
res_n => color[7].PRESET
res_n => color[8].ACLR
res_n => color[9].PRESET
res_n => color[10].ACLR
res_n => color[11].PRESET
res_n => color[12].ACLR
res_n => color[13].PRESET
res_n => color[14].ACLR
res_n => color[15].PRESET
res_n => \address_generator:pixel_addr_stage2[0].ACLR
res_n => \address_generator:pixel_addr_stage2[1].ACLR
res_n => \address_generator:pixel_addr_stage2[2].ACLR
res_n => \address_generator:pixel_addr_stage2[3].ACLR
res_n => \address_generator:pixel_addr_stage2[4].ACLR
res_n => \address_generator:pixel_addr_stage2[5].ACLR
res_n => \address_generator:pixel_addr_stage2[6].ACLR
res_n => \address_generator:pixel_addr_stage2[7].ACLR
res_n => \address_generator:pixel_addr_stage2[8].ACLR
res_n => \address_generator:pixel_addr_stage2[9].ACLR
res_n => \address_generator:pixel_addr_stage2[10].ACLR
res_n => \address_generator:pixel_addr_stage2[11].ACLR
res_n => \address_generator:pixel_addr_stage2[12].ACLR
res_n => \address_generator:pixel_addr_stage2[13].ACLR
res_n => \address_generator:pixel_addr_stage2[14].ACLR
res_n => \address_generator:pixel_addr_stage2[15].ACLR
res_n => \address_generator:pixel_addr_stage2[16].ACLR
res_n => \address_generator:pixel_addr_stage2[17].ACLR
res_n => \address_generator:pixel_addr_stage2[18].ACLR
res_n => \address_generator:pixel_color_stage2[0].ACLR
res_n => \address_generator:pixel_color_stage2[1].ACLR
res_n => \address_generator:pixel_color_stage2[2].ACLR
res_n => \address_generator:pixel_color_stage2[3].ACLR
res_n => \address_generator:pixel_color_stage2[4].ACLR
res_n => \address_generator:pixel_color_stage2[5].ACLR
res_n => \address_generator:pixel_color_stage2[6].ACLR
res_n => \address_generator:pixel_color_stage2[7].ACLR
res_n => \address_generator:pixel_color_stage2[8].ACLR
res_n => \address_generator:pixel_color_stage2[9].ACLR
res_n => \address_generator:pixel_color_stage2[10].ACLR
res_n => \address_generator:pixel_color_stage2[11].ACLR
res_n => \address_generator:pixel_color_stage2[12].ACLR
res_n => \address_generator:pixel_color_stage2[13].ACLR
res_n => \address_generator:pixel_color_stage2[14].ACLR
res_n => \address_generator:pixel_color_stage2[15].ACLR
res_n => \address_generator:pixel_wr_stage2.ACLR
res_n => \address_generator:pixel_wr_stage1.ACLR
res_n => \address_generator:pixel_y_stage1[0].ACLR
res_n => \address_generator:pixel_y_stage1[1].ACLR
res_n => \address_generator:pixel_y_stage1[2].ACLR
res_n => \address_generator:pixel_y_stage1[3].ACLR
res_n => \address_generator:pixel_y_stage1[4].ACLR
res_n => \address_generator:pixel_y_stage1[5].ACLR
res_n => \address_generator:pixel_y_stage1[6].ACLR
res_n => \address_generator:pixel_y_stage1[7].ACLR
res_n => \address_generator:pixel_y_stage1[8].ACLR
res_n => \address_generator:pixel_y_stage1[9].ACLR
res_n => \address_generator:pixel_x_stage1[0].ACLR
res_n => \address_generator:pixel_x_stage1[1].ACLR
res_n => \address_generator:pixel_x_stage1[2].ACLR
res_n => \address_generator:pixel_x_stage1[3].ACLR
res_n => \address_generator:pixel_x_stage1[4].ACLR
res_n => \address_generator:pixel_x_stage1[5].ACLR
res_n => \address_generator:pixel_x_stage1[6].ACLR
res_n => \address_generator:pixel_x_stage1[7].ACLR
res_n => \address_generator:pixel_x_stage1[8].ACLR
res_n => \address_generator:pixel_x_stage1[9].ACLR
res_n => \address_generator:pixel_color_stage1[0].ACLR
res_n => \address_generator:pixel_color_stage1[1].ACLR
res_n => \address_generator:pixel_color_stage1[2].ACLR
res_n => \address_generator:pixel_color_stage1[3].ACLR
res_n => \address_generator:pixel_color_stage1[4].ACLR
res_n => \address_generator:pixel_color_stage1[5].ACLR
res_n => \address_generator:pixel_color_stage1[6].ACLR
res_n => \address_generator:pixel_color_stage1[7].ACLR
res_n => \address_generator:pixel_color_stage1[8].ACLR
res_n => \address_generator:pixel_color_stage1[9].ACLR
res_n => \address_generator:pixel_color_stage1[10].ACLR
res_n => \address_generator:pixel_color_stage1[11].ACLR
res_n => \address_generator:pixel_color_stage1[12].ACLR
res_n => \address_generator:pixel_color_stage1[13].ACLR
res_n => \address_generator:pixel_color_stage1[14].ACLR
res_n => \address_generator:pixel_color_stage1[15].ACLR
res_n => rasterizer_state~3.DATAIN
res_n => bresenham_x0[10].ENA
res_n => bresenham_x0[9].ENA
res_n => bresenham_x0[8].ENA
res_n => bresenham_x0[7].ENA
res_n => bresenham_x0[6].ENA
res_n => bresenham_x0[5].ENA
res_n => bresenham_x0[4].ENA
res_n => bresenham_x0[3].ENA
res_n => bresenham_x0[2].ENA
res_n => bresenham_x0[1].ENA
res_n => bresenham_x0[0].ENA
res_n => bresenham_y0[10].ENA
res_n => bresenham_y0[9].ENA
res_n => bresenham_y0[8].ENA
res_n => bresenham_y0[7].ENA
res_n => bresenham_y0[6].ENA
res_n => bresenham_y0[5].ENA
res_n => bresenham_y0[4].ENA
res_n => bresenham_y0[3].ENA
res_n => bresenham_y0[2].ENA
res_n => bresenham_y0[1].ENA
res_n => bresenham_y0[0].ENA
res_n => gp10u_2[9].ENA
res_n => gp10u_2[8].ENA
res_n => gp10u_2[7].ENA
res_n => gp10u_2[6].ENA
res_n => gp10u_2[5].ENA
res_n => gp10u_2[4].ENA
res_n => gp10u_2[3].ENA
res_n => gp10u_2[2].ENA
res_n => gp10u_2[1].ENA
res_n => gp10u_2[0].ENA
res_n => dy[9].ENA
res_n => dy[8].ENA
res_n => dy[7].ENA
res_n => dy[6].ENA
res_n => dy[5].ENA
res_n => dy[4].ENA
res_n => dy[3].ENA
res_n => dy[2].ENA
res_n => dy[1].ENA
res_n => dy[0].ENA
res_n => sx[1].ENA
res_n => sx[0].ENA
res_n => sy[1].ENA
res_n => sy[0].ENA
res_n => gp12s[11].ENA
res_n => gp12s[10].ENA
res_n => gp12s[9].ENA
res_n => gp12s[8].ENA
res_n => gp12s[7].ENA
res_n => gp12s[6].ENA
res_n => gp12s[5].ENA
res_n => gp12s[4].ENA
res_n => gp12s[3].ENA
res_n => gp12s[2].ENA
res_n => gp12s[1].ENA
res_n => gp12s[0].ENA
res_n => gp9u_2[8].ENA
res_n => gp9u_2[7].ENA
res_n => gp9u_2[6].ENA
res_n => gp9u_2[5].ENA
res_n => gp9u_2[4].ENA
res_n => gp9u_2[3].ENA
res_n => gp9u_2[2].ENA
res_n => gp9u_2[1].ENA
res_n => gp9u_2[0].ENA
res_n => walk_x[1].ENA
res_n => walk_x[0].ENA
res_n => walk_y[1].ENA
res_n => walk_y[0].ENA
res_n => circle_yoff[10].ENA
res_n => circle_yoff[9].ENA
res_n => circle_yoff[8].ENA
res_n => circle_yoff[7].ENA
res_n => circle_yoff[6].ENA
res_n => circle_yoff[5].ENA
res_n => circle_yoff[4].ENA
res_n => circle_yoff[3].ENA
res_n => circle_yoff[2].ENA
res_n => circle_yoff[1].ENA
res_n => circle_yoff[0].ENA
fb_addr[0] <= \address_generator:pixel_addr_stage2[0].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[1] <= \address_generator:pixel_addr_stage2[1].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[2] <= \address_generator:pixel_addr_stage2[2].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[3] <= \address_generator:pixel_addr_stage2[3].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[4] <= \address_generator:pixel_addr_stage2[4].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[5] <= \address_generator:pixel_addr_stage2[5].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[6] <= \address_generator:pixel_addr_stage2[6].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[7] <= \address_generator:pixel_addr_stage2[7].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[8] <= \address_generator:pixel_addr_stage2[8].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[9] <= \address_generator:pixel_addr_stage2[9].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[10] <= \address_generator:pixel_addr_stage2[10].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[11] <= \address_generator:pixel_addr_stage2[11].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[12] <= \address_generator:pixel_addr_stage2[12].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[13] <= \address_generator:pixel_addr_stage2[13].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[14] <= \address_generator:pixel_addr_stage2[14].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[15] <= \address_generator:pixel_addr_stage2[15].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[16] <= \address_generator:pixel_addr_stage2[16].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[17] <= \address_generator:pixel_addr_stage2[17].DB_MAX_OUTPUT_PORT_TYPE
fb_addr[18] <= \address_generator:pixel_addr_stage2[18].DB_MAX_OUTPUT_PORT_TYPE
fb_data[0] <= \address_generator:pixel_color_stage2[0].DB_MAX_OUTPUT_PORT_TYPE
fb_data[1] <= \address_generator:pixel_color_stage2[1].DB_MAX_OUTPUT_PORT_TYPE
fb_data[2] <= \address_generator:pixel_color_stage2[2].DB_MAX_OUTPUT_PORT_TYPE
fb_data[3] <= \address_generator:pixel_color_stage2[3].DB_MAX_OUTPUT_PORT_TYPE
fb_data[4] <= \address_generator:pixel_color_stage2[4].DB_MAX_OUTPUT_PORT_TYPE
fb_data[5] <= \address_generator:pixel_color_stage2[5].DB_MAX_OUTPUT_PORT_TYPE
fb_data[6] <= \address_generator:pixel_color_stage2[6].DB_MAX_OUTPUT_PORT_TYPE
fb_data[7] <= \address_generator:pixel_color_stage2[7].DB_MAX_OUTPUT_PORT_TYPE
fb_data[8] <= \address_generator:pixel_color_stage2[8].DB_MAX_OUTPUT_PORT_TYPE
fb_data[9] <= \address_generator:pixel_color_stage2[9].DB_MAX_OUTPUT_PORT_TYPE
fb_data[10] <= \address_generator:pixel_color_stage2[10].DB_MAX_OUTPUT_PORT_TYPE
fb_data[11] <= \address_generator:pixel_color_stage2[11].DB_MAX_OUTPUT_PORT_TYPE
fb_data[12] <= \address_generator:pixel_color_stage2[12].DB_MAX_OUTPUT_PORT_TYPE
fb_data[13] <= \address_generator:pixel_color_stage2[13].DB_MAX_OUTPUT_PORT_TYPE
fb_data[14] <= \address_generator:pixel_color_stage2[14].DB_MAX_OUTPUT_PORT_TYPE
fb_data[15] <= \address_generator:pixel_color_stage2[15].DB_MAX_OUTPUT_PORT_TYPE
fb_wr <= fb_wr.DB_MAX_OUTPUT_PORT_TYPE
fb_stall => fb_wr.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => rasterizer_state_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => march_to_origin_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => gp9u_2_next.OUTPUTSELECT
fb_stall => Selector69.IN3
fb_stall => circle_set_pixel_counter_next.OUTPUTSELECT
fb_stall => circle_set_pixel_counter_next.OUTPUTSELECT
fb_stall => circle_set_pixel_counter_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => gp10u_2_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => circle_yoff_next.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_wr.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => Selector69.IN4
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_x0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => bresenham_y0_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => gp12s_next.OUTPUTSELECT
fb_stall => Selector69.IN5
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_color.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_y.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => pixel_x.OUTPUTSELECT
fb_stall => Selector69.IN6
fb_stall => \address_generator:pixel_addr_stage2[0].ENA
fb_stall => \address_generator:pixel_color_stage1[15].ENA
fb_stall => \address_generator:pixel_color_stage1[14].ENA
fb_stall => \address_generator:pixel_color_stage1[13].ENA
fb_stall => \address_generator:pixel_color_stage1[12].ENA
fb_stall => \address_generator:pixel_color_stage1[11].ENA
fb_stall => \address_generator:pixel_color_stage1[10].ENA
fb_stall => \address_generator:pixel_color_stage1[9].ENA
fb_stall => \address_generator:pixel_color_stage1[8].ENA
fb_stall => \address_generator:pixel_color_stage1[7].ENA
fb_stall => \address_generator:pixel_color_stage1[6].ENA
fb_stall => \address_generator:pixel_color_stage1[5].ENA
fb_stall => \address_generator:pixel_color_stage1[4].ENA
fb_stall => \address_generator:pixel_color_stage1[3].ENA
fb_stall => \address_generator:pixel_color_stage1[2].ENA
fb_stall => \address_generator:pixel_color_stage1[1].ENA
fb_stall => \address_generator:pixel_color_stage1[0].ENA
fb_stall => \address_generator:pixel_x_stage1[9].ENA
fb_stall => \address_generator:pixel_x_stage1[8].ENA
fb_stall => \address_generator:pixel_x_stage1[7].ENA
fb_stall => \address_generator:pixel_x_stage1[6].ENA
fb_stall => \address_generator:pixel_x_stage1[5].ENA
fb_stall => \address_generator:pixel_x_stage1[4].ENA
fb_stall => \address_generator:pixel_x_stage1[3].ENA
fb_stall => \address_generator:pixel_x_stage1[2].ENA
fb_stall => \address_generator:pixel_x_stage1[1].ENA
fb_stall => \address_generator:pixel_x_stage1[0].ENA
fb_stall => \address_generator:pixel_y_stage1[9].ENA
fb_stall => \address_generator:pixel_y_stage1[8].ENA
fb_stall => \address_generator:pixel_y_stage1[7].ENA
fb_stall => \address_generator:pixel_y_stage1[6].ENA
fb_stall => \address_generator:pixel_y_stage1[5].ENA
fb_stall => \address_generator:pixel_y_stage1[4].ENA
fb_stall => \address_generator:pixel_y_stage1[3].ENA
fb_stall => \address_generator:pixel_y_stage1[2].ENA
fb_stall => \address_generator:pixel_y_stage1[1].ENA
fb_stall => \address_generator:pixel_y_stage1[0].ENA
fb_stall => \address_generator:pixel_wr_stage1.ENA
fb_stall => \address_generator:pixel_wr_stage2.ENA
fb_stall => \address_generator:pixel_color_stage2[15].ENA
fb_stall => \address_generator:pixel_color_stage2[14].ENA
fb_stall => \address_generator:pixel_color_stage2[13].ENA
fb_stall => \address_generator:pixel_color_stage2[12].ENA
fb_stall => \address_generator:pixel_color_stage2[11].ENA
fb_stall => \address_generator:pixel_color_stage2[10].ENA
fb_stall => \address_generator:pixel_color_stage2[9].ENA
fb_stall => \address_generator:pixel_color_stage2[8].ENA
fb_stall => \address_generator:pixel_color_stage2[7].ENA
fb_stall => \address_generator:pixel_color_stage2[6].ENA
fb_stall => \address_generator:pixel_color_stage2[5].ENA
fb_stall => \address_generator:pixel_color_stage2[4].ENA
fb_stall => \address_generator:pixel_color_stage2[3].ENA
fb_stall => \address_generator:pixel_color_stage2[2].ENA
fb_stall => \address_generator:pixel_color_stage2[1].ENA
fb_stall => \address_generator:pixel_color_stage2[0].ENA
fb_stall => \address_generator:pixel_addr_stage2[18].ENA
fb_stall => \address_generator:pixel_addr_stage2[17].ENA
fb_stall => \address_generator:pixel_addr_stage2[16].ENA
fb_stall => \address_generator:pixel_addr_stage2[15].ENA
fb_stall => \address_generator:pixel_addr_stage2[14].ENA
fb_stall => \address_generator:pixel_addr_stage2[13].ENA
fb_stall => \address_generator:pixel_addr_stage2[12].ENA
fb_stall => \address_generator:pixel_addr_stage2[11].ENA
fb_stall => \address_generator:pixel_addr_stage2[10].ENA
fb_stall => \address_generator:pixel_addr_stage2[9].ENA
fb_stall => \address_generator:pixel_addr_stage2[8].ENA
fb_stall => \address_generator:pixel_addr_stage2[7].ENA
fb_stall => \address_generator:pixel_addr_stage2[6].ENA
fb_stall => \address_generator:pixel_addr_stage2[5].ENA
fb_stall => \address_generator:pixel_addr_stage2[4].ENA
fb_stall => \address_generator:pixel_addr_stage2[3].ENA
fb_stall => \address_generator:pixel_addr_stage2[2].ENA
fb_stall => \address_generator:pixel_addr_stage2[1].ENA
instr[0] => Mux0.IN263
instr[0] => Mux1.IN263
instr[0] => Mux2.IN263
instr[0] => Mux3.IN263
instr[0] => Mux4.IN263
instr[0] => Mux5.IN263
instr[0] => Mux6.IN263
instr[0] => Mux7.IN8
instr[0] => Mux8.IN8
instr[0] => Mux9.IN8
instr[0] => Mux10.IN8
instr[0] => Mux11.IN8
instr[0] => Mux12.IN8
instr[0] => Mux13.IN8
instr[0] => Mux14.IN8
instr[0] => Mux15.IN8
instr[0] => Mux16.IN8
instr[0] => Mux17.IN8
instr[0] => Mux18.IN8
instr[0] => Mux19.IN8
instr[0] => Mux20.IN8
instr[0] => Mux21.IN8
instr[0] => Mux22.IN8
instr[0] => Mux23.IN8
instr[0] => Mux24.IN8
instr[0] => Mux25.IN8
instr[0] => Mux26.IN8
instr[0] => Mux27.IN8
instr[0] => Mux28.IN8
instr[1] => Mux0.IN262
instr[1] => Mux1.IN262
instr[1] => Mux2.IN262
instr[1] => Mux3.IN262
instr[1] => Mux4.IN262
instr[1] => Mux5.IN262
instr[1] => Mux6.IN262
instr[1] => Mux7.IN7
instr[1] => Mux8.IN7
instr[1] => Mux9.IN7
instr[1] => Mux10.IN7
instr[1] => Mux11.IN7
instr[1] => Mux12.IN7
instr[1] => Mux13.IN7
instr[1] => Mux14.IN7
instr[1] => Mux15.IN7
instr[1] => Mux16.IN7
instr[1] => Mux17.IN7
instr[1] => Mux18.IN7
instr[1] => Mux19.IN7
instr[1] => Mux20.IN7
instr[1] => Mux21.IN7
instr[1] => Mux22.IN7
instr[1] => Mux23.IN7
instr[1] => Mux24.IN7
instr[1] => Mux25.IN7
instr[1] => Mux26.IN7
instr[1] => Mux27.IN7
instr[1] => Mux28.IN7
instr[2] => Mux0.IN261
instr[2] => Mux1.IN261
instr[2] => Mux2.IN261
instr[2] => Mux3.IN261
instr[2] => Mux4.IN261
instr[2] => Mux5.IN261
instr[2] => Mux6.IN261
instr[2] => Mux7.IN6
instr[2] => Mux8.IN6
instr[2] => Mux9.IN6
instr[2] => Mux10.IN6
instr[2] => Mux11.IN6
instr[2] => Mux12.IN6
instr[2] => Mux13.IN6
instr[2] => Mux14.IN6
instr[2] => Mux15.IN6
instr[2] => Mux16.IN6
instr[2] => Mux17.IN6
instr[2] => Mux18.IN6
instr[2] => Mux19.IN6
instr[2] => Mux20.IN6
instr[2] => Mux21.IN6
instr[2] => Mux22.IN6
instr[2] => Mux23.IN6
instr[2] => Mux24.IN6
instr[2] => Mux25.IN6
instr[2] => Mux26.IN6
instr[2] => Mux27.IN6
instr[2] => Mux28.IN6
instr[3] => Mux0.IN260
instr[3] => Mux1.IN260
instr[3] => Mux2.IN260
instr[3] => Mux3.IN260
instr[3] => Mux4.IN260
instr[3] => Mux5.IN260
instr[3] => Mux6.IN260
instr[3] => Mux7.IN5
instr[3] => Mux8.IN5
instr[3] => Mux9.IN5
instr[3] => Mux10.IN5
instr[3] => Mux11.IN5
instr[3] => Mux12.IN5
instr[3] => Mux13.IN5
instr[3] => Mux14.IN5
instr[3] => Mux15.IN5
instr[3] => Mux16.IN5
instr[3] => Mux17.IN5
instr[3] => Mux18.IN5
instr[3] => Mux19.IN5
instr[3] => Mux20.IN5
instr[3] => Mux21.IN5
instr[3] => Mux22.IN5
instr[3] => Mux23.IN5
instr[3] => Mux24.IN5
instr[3] => Mux25.IN5
instr[3] => Mux26.IN5
instr[3] => Mux27.IN5
instr[3] => Mux28.IN5
instr[4] => Mux0.IN259
instr[4] => Mux1.IN259
instr[4] => Mux2.IN259
instr[4] => Mux3.IN259
instr[4] => Mux4.IN259
instr[4] => Mux5.IN259
instr[4] => Mux6.IN259
instr[4] => Mux7.IN4
instr[4] => Mux8.IN4
instr[4] => Mux9.IN4
instr[4] => Mux10.IN4
instr[4] => Mux11.IN4
instr[4] => Mux12.IN4
instr[4] => Mux13.IN4
instr[4] => Mux14.IN4
instr[4] => Mux15.IN4
instr[4] => Mux16.IN4
instr[4] => Mux17.IN4
instr[4] => Mux18.IN4
instr[4] => Mux19.IN4
instr[4] => Mux20.IN4
instr[4] => Mux21.IN4
instr[4] => Mux22.IN4
instr[4] => Mux23.IN4
instr[4] => Mux24.IN4
instr[4] => Mux25.IN4
instr[4] => Mux26.IN4
instr[4] => Mux27.IN4
instr[4] => Mux28.IN4
instr[5] => Mux0.IN258
instr[5] => Mux1.IN258
instr[5] => Mux2.IN258
instr[5] => Mux3.IN258
instr[5] => Mux4.IN258
instr[5] => Mux5.IN258
instr[5] => Mux6.IN258
instr[5] => Mux7.IN3
instr[5] => Mux8.IN3
instr[5] => Mux9.IN3
instr[5] => Mux10.IN3
instr[5] => Mux11.IN3
instr[5] => Mux12.IN3
instr[5] => Mux13.IN3
instr[5] => Mux14.IN3
instr[5] => Mux15.IN3
instr[5] => Mux16.IN3
instr[5] => Mux17.IN3
instr[5] => Mux18.IN3
instr[5] => Mux19.IN3
instr[5] => Mux20.IN3
instr[5] => Mux21.IN3
instr[5] => Mux22.IN3
instr[5] => Mux23.IN3
instr[5] => Mux24.IN3
instr[5] => Mux25.IN3
instr[5] => Mux26.IN3
instr[5] => Mux27.IN3
instr[5] => Mux28.IN3
instr[6] => Mux0.IN257
instr[6] => Mux1.IN257
instr[6] => Mux2.IN257
instr[6] => Mux3.IN257
instr[6] => Mux4.IN257
instr[6] => Mux5.IN257
instr[6] => Mux6.IN257
instr[6] => Mux7.IN2
instr[6] => Mux8.IN2
instr[6] => Mux9.IN2
instr[6] => Mux10.IN2
instr[6] => Mux11.IN2
instr[6] => Mux12.IN2
instr[6] => Mux13.IN2
instr[6] => Mux14.IN2
instr[6] => Mux15.IN2
instr[6] => Mux16.IN2
instr[6] => Mux17.IN2
instr[6] => Mux18.IN2
instr[6] => Mux19.IN2
instr[6] => Mux20.IN2
instr[6] => Mux21.IN2
instr[6] => Mux22.IN2
instr[6] => Mux23.IN2
instr[6] => Mux24.IN2
instr[6] => Mux25.IN2
instr[6] => Mux26.IN2
instr[6] => Mux27.IN2
instr[6] => Mux28.IN2
instr[7] => Mux0.IN256
instr[7] => Mux1.IN256
instr[7] => Mux2.IN256
instr[7] => Mux3.IN256
instr[7] => Mux4.IN256
instr[7] => Mux5.IN256
instr[7] => Mux6.IN256
instr[7] => Mux7.IN1
instr[7] => Mux8.IN1
instr[7] => Mux9.IN1
instr[7] => Mux10.IN1
instr[7] => Mux11.IN1
instr[7] => Mux12.IN1
instr[7] => Mux13.IN1
instr[7] => Mux14.IN1
instr[7] => Mux15.IN1
instr[7] => Mux16.IN1
instr[7] => Mux17.IN1
instr[7] => Mux18.IN1
instr[7] => Mux19.IN1
instr[7] => Mux20.IN1
instr[7] => Mux21.IN1
instr[7] => Mux22.IN1
instr[7] => Mux23.IN1
instr[7] => Mux24.IN1
instr[7] => Mux25.IN1
instr[7] => Mux26.IN1
instr[7] => Mux27.IN1
instr[7] => Mux28.IN1
instr[8] => LessThan2.IN24
instr[8] => pixel_x.DATAB
instr[8] => Selector21.IN6
instr[8] => Selector79.IN5
instr[8] => Add2.IN12
instr[8] => color[0].DATAIN
instr[9] => LessThan2.IN23
instr[9] => pixel_x.DATAB
instr[9] => Selector20.IN6
instr[9] => Selector78.IN5
instr[9] => Add2.IN11
instr[9] => color[1].DATAIN
instr[10] => LessThan2.IN22
instr[10] => pixel_x.DATAB
instr[10] => Selector19.IN6
instr[10] => Selector77.IN5
instr[10] => Add2.IN10
instr[10] => color[2].DATAIN
instr[11] => LessThan2.IN21
instr[11] => pixel_x.DATAB
instr[11] => Selector18.IN6
instr[11] => Selector76.IN5
instr[11] => Add2.IN9
instr[11] => color[3].DATAIN
instr[12] => LessThan2.IN20
instr[12] => pixel_x.DATAB
instr[12] => Selector17.IN6
instr[12] => Selector75.IN5
instr[12] => Add2.IN8
instr[12] => color[4].DATAIN
instr[13] => LessThan2.IN19
instr[13] => pixel_x.DATAB
instr[13] => Selector16.IN6
instr[13] => Selector74.IN5
instr[13] => Add2.IN7
instr[13] => color[5].DATAIN
instr[14] => LessThan2.IN18
instr[14] => pixel_x.DATAB
instr[14] => Selector15.IN6
instr[14] => Selector73.IN5
instr[14] => Add2.IN6
instr[14] => color[6].DATAIN
instr[15] => LessThan2.IN17
instr[15] => pixel_x.DATAB
instr[15] => Selector14.IN6
instr[15] => Selector72.IN5
instr[15] => Add2.IN5
instr[15] => color[7].DATAIN
instr[16] => LessThan2.IN16
instr[16] => pixel_x.DATAB
instr[16] => Selector13.IN6
instr[16] => Selector71.IN5
instr[16] => Add2.IN4
instr[16] => color[8].DATAIN
instr[17] => LessThan2.IN15
instr[17] => pixel_x.DATAB
instr[17] => Selector12.IN6
instr[17] => Selector70.IN5
instr[17] => Add2.IN3
instr[17] => color[9].DATAIN
instr[18] => LessThan2.IN14
instr[18] => Selector11.IN6
instr[18] => Add2.IN2
instr[18] => color[10].DATAIN
instr[19] => LessThan2.IN13
instr[19] => Add2.IN1
instr[19] => color[11].DATAIN
instr[20] => LessThan3.IN24
instr[20] => pixel_y.DATAB
instr[20] => Selector32.IN6
instr[20] => Selector100.IN2
instr[20] => Add4.IN12
instr[20] => color[12].DATAIN
instr[21] => LessThan3.IN23
instr[21] => pixel_y.DATAB
instr[21] => Selector31.IN6
instr[21] => Selector99.IN2
instr[21] => Add4.IN11
instr[21] => color[13].DATAIN
instr[22] => LessThan3.IN22
instr[22] => pixel_y.DATAB
instr[22] => Selector30.IN6
instr[22] => Selector98.IN2
instr[22] => Add4.IN10
instr[22] => color[14].DATAIN
instr[23] => LessThan3.IN21
instr[23] => pixel_y.DATAB
instr[23] => Selector29.IN6
instr[23] => Selector97.IN2
instr[23] => Add4.IN9
instr[23] => color[15].DATAIN
instr[24] => LessThan3.IN20
instr[24] => pixel_y.DATAB
instr[24] => Selector28.IN6
instr[24] => Selector96.IN2
instr[24] => Add4.IN8
instr[25] => LessThan3.IN19
instr[25] => pixel_y.DATAB
instr[25] => Selector27.IN6
instr[25] => Selector95.IN2
instr[25] => Add4.IN7
instr[26] => LessThan3.IN18
instr[26] => pixel_y.DATAB
instr[26] => Selector26.IN6
instr[26] => Selector94.IN2
instr[26] => Add4.IN6
instr[27] => LessThan3.IN17
instr[27] => pixel_y.DATAB
instr[27] => Selector25.IN6
instr[27] => Selector93.IN2
instr[27] => Add4.IN5
instr[28] => LessThan3.IN16
instr[28] => pixel_y.DATAB
instr[28] => Selector24.IN6
instr[28] => Selector92.IN2
instr[28] => Add4.IN4
instr[29] => LessThan3.IN15
instr[29] => pixel_y.DATAB
instr[29] => Selector23.IN6
instr[29] => Add4.IN3
instr[30] => LessThan3.IN14
instr[30] => Selector22.IN6
instr[30] => Add4.IN2
instr[31] => LessThan3.IN13
instr[31] => Add4.IN1
instr[32] => Equal0.IN12
instr[32] => Equal2.IN15
instr[32] => Add2.IN24
instr[32] => LessThan2.IN12
instr[32] => gp10u_2_next.DATAA
instr[32] => Selector114.IN2
instr[32] => Add16.IN24
instr[33] => Equal0.IN11
instr[33] => Equal2.IN14
instr[33] => Add2.IN23
instr[33] => LessThan2.IN11
instr[33] => gp10u_2_next.DATAA
instr[33] => Selector113.IN2
instr[33] => Add16.IN23
instr[34] => Equal0.IN10
instr[34] => Equal2.IN13
instr[34] => Add2.IN22
instr[34] => LessThan2.IN10
instr[34] => gp10u_2_next.DATAA
instr[34] => Selector112.IN2
instr[34] => Add16.IN22
instr[35] => Equal0.IN9
instr[35] => Equal2.IN12
instr[35] => Add2.IN21
instr[35] => LessThan2.IN9
instr[35] => gp10u_2_next.DATAA
instr[35] => Selector111.IN2
instr[35] => Add16.IN21
instr[36] => Equal0.IN8
instr[36] => Equal2.IN11
instr[36] => Add2.IN20
instr[36] => LessThan2.IN8
instr[36] => gp10u_2_next.DATAA
instr[36] => Selector110.IN2
instr[36] => Add16.IN20
instr[37] => Equal0.IN7
instr[37] => Equal2.IN10
instr[37] => Add2.IN19
instr[37] => LessThan2.IN7
instr[37] => gp10u_2_next.DATAA
instr[37] => Selector109.IN2
instr[37] => Add16.IN19
instr[38] => Equal0.IN6
instr[38] => Equal2.IN9
instr[38] => Add2.IN18
instr[38] => LessThan2.IN6
instr[38] => gp10u_2_next.DATAA
instr[38] => Selector108.IN2
instr[38] => Add16.IN18
instr[39] => Equal0.IN5
instr[39] => Equal2.IN8
instr[39] => Add2.IN17
instr[39] => LessThan2.IN5
instr[39] => gp10u_2_next.DATAA
instr[39] => Selector107.IN2
instr[39] => Add16.IN17
instr[40] => Equal0.IN4
instr[40] => Equal2.IN7
instr[40] => Add2.IN16
instr[40] => LessThan2.IN4
instr[40] => gp10u_2_next.DATAA
instr[40] => Selector106.IN2
instr[40] => Add16.IN16
instr[41] => Equal0.IN3
instr[41] => Equal2.IN6
instr[41] => Add2.IN15
instr[41] => LessThan2.IN3
instr[41] => gp10u_2_next.DATAA
instr[41] => Selector105.IN2
instr[41] => Add16.IN15
instr[42] => Equal0.IN2
instr[42] => Add2.IN14
instr[42] => LessThan2.IN2
instr[42] => Selector104.IN2
instr[42] => Equal2.IN2
instr[42] => Add16.IN14
instr[43] => Equal0.IN1
instr[43] => Add2.IN13
instr[43] => LessThan2.IN1
instr[43] => Equal2.IN1
instr[43] => Add16.IN13
instr[44] => Equal1.IN12
instr[44] => Equal3.IN16
instr[44] => Add4.IN24
instr[44] => LessThan3.IN12
instr[44] => gp9u_2_next.DATAA
instr[45] => Equal1.IN11
instr[45] => Equal3.IN15
instr[45] => Add4.IN23
instr[45] => LessThan3.IN11
instr[45] => gp9u_2_next.DATAA
instr[46] => Equal1.IN10
instr[46] => Equal3.IN14
instr[46] => Add4.IN22
instr[46] => LessThan3.IN10
instr[46] => gp9u_2_next.DATAA
instr[47] => Equal1.IN9
instr[47] => Equal3.IN13
instr[47] => Add4.IN21
instr[47] => LessThan3.IN9
instr[47] => gp9u_2_next.DATAA
instr[48] => Equal1.IN8
instr[48] => Equal3.IN12
instr[48] => Add4.IN20
instr[48] => LessThan3.IN8
instr[48] => gp9u_2_next.DATAA
instr[49] => Equal1.IN7
instr[49] => Equal3.IN11
instr[49] => Add4.IN19
instr[49] => LessThan3.IN7
instr[49] => gp9u_2_next.DATAA
instr[50] => Equal1.IN6
instr[50] => Equal3.IN10
instr[50] => Add4.IN18
instr[50] => LessThan3.IN6
instr[50] => gp9u_2_next.DATAA
instr[51] => Equal1.IN5
instr[51] => Equal3.IN9
instr[51] => Add4.IN17
instr[51] => LessThan3.IN5
instr[51] => gp9u_2_next.DATAA
instr[52] => Equal1.IN4
instr[52] => Equal3.IN8
instr[52] => Add4.IN16
instr[52] => LessThan3.IN4
instr[52] => gp9u_2_next.DATAA
instr[53] => Equal1.IN3
instr[53] => Add4.IN15
instr[53] => LessThan3.IN3
instr[53] => Equal3.IN3
instr[54] => Equal1.IN2
instr[54] => Add4.IN14
instr[54] => LessThan3.IN2
instr[54] => Equal3.IN2
instr[55] => Equal1.IN1
instr[55] => Add4.IN13
instr[55] => LessThan3.IN1
instr[55] => Equal3.IN1
instr_rd <= instr_rd.DB_MAX_OUTPUT_PORT_TYPE
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => rasterizer_state_next.OUTPUTSELECT
instr_empty => instr_rd.DATAB
current_color[0] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
current_color[1] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
current_color[2] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
current_color[3] <= color[3].DB_MAX_OUTPUT_PORT_TYPE
current_color[4] <= color[4].DB_MAX_OUTPUT_PORT_TYPE
current_color[5] <= color[5].DB_MAX_OUTPUT_PORT_TYPE
current_color[6] <= color[6].DB_MAX_OUTPUT_PORT_TYPE
current_color[7] <= color[7].DB_MAX_OUTPUT_PORT_TYPE
current_color[8] <= color[8].DB_MAX_OUTPUT_PORT_TYPE
current_color[9] <= color[9].DB_MAX_OUTPUT_PORT_TYPE
current_color[10] <= color[10].DB_MAX_OUTPUT_PORT_TYPE
current_color[11] <= color[11].DB_MAX_OUTPUT_PORT_TYPE
current_color[12] <= color[12].DB_MAX_OUTPUT_PORT_TYPE
current_color[13] <= color[13].DB_MAX_OUTPUT_PORT_TYPE
current_color[14] <= color[14].DB_MAX_OUTPUT_PORT_TYPE
current_color[15] <= color[15].DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst
clk => fifo_1c1r1w:framebuffer_fifo.clk
clk => ack_cnt[0].CLK
clk => ack_cnt[1].CLK
clk => req_cnt[0].CLK
clk => req_cnt[1].CLK
clk => state~1.DATAIN
res_n => fifo_1c1r1w:framebuffer_fifo.res_n
res_n => ack_cnt[0].ACLR
res_n => ack_cnt[1].ACLR
res_n => req_cnt[0].ACLR
res_n => req_cnt[1].ACLR
res_n => state~3.DATAIN
fb_addr[0] => fifo_1c1r1w:framebuffer_fifo.wr_data[16]
fb_addr[1] => fifo_1c1r1w:framebuffer_fifo.wr_data[17]
fb_addr[2] => fifo_1c1r1w:framebuffer_fifo.wr_data[18]
fb_addr[3] => fifo_1c1r1w:framebuffer_fifo.wr_data[19]
fb_addr[4] => fifo_1c1r1w:framebuffer_fifo.wr_data[20]
fb_addr[5] => fifo_1c1r1w:framebuffer_fifo.wr_data[21]
fb_addr[6] => fifo_1c1r1w:framebuffer_fifo.wr_data[22]
fb_addr[7] => fifo_1c1r1w:framebuffer_fifo.wr_data[23]
fb_addr[8] => fifo_1c1r1w:framebuffer_fifo.wr_data[24]
fb_addr[9] => fifo_1c1r1w:framebuffer_fifo.wr_data[25]
fb_addr[10] => fifo_1c1r1w:framebuffer_fifo.wr_data[26]
fb_addr[11] => fifo_1c1r1w:framebuffer_fifo.wr_data[27]
fb_addr[12] => fifo_1c1r1w:framebuffer_fifo.wr_data[28]
fb_addr[13] => fifo_1c1r1w:framebuffer_fifo.wr_data[29]
fb_addr[14] => fifo_1c1r1w:framebuffer_fifo.wr_data[30]
fb_addr[15] => fifo_1c1r1w:framebuffer_fifo.wr_data[31]
fb_addr[16] => fifo_1c1r1w:framebuffer_fifo.wr_data[32]
fb_addr[17] => fifo_1c1r1w:framebuffer_fifo.wr_data[33]
fb_addr[18] => fifo_1c1r1w:framebuffer_fifo.wr_data[34]
fb_data[0] => fifo_1c1r1w:framebuffer_fifo.wr_data[0]
fb_data[1] => fifo_1c1r1w:framebuffer_fifo.wr_data[1]
fb_data[2] => fifo_1c1r1w:framebuffer_fifo.wr_data[2]
fb_data[3] => fifo_1c1r1w:framebuffer_fifo.wr_data[3]
fb_data[4] => fifo_1c1r1w:framebuffer_fifo.wr_data[4]
fb_data[5] => fifo_1c1r1w:framebuffer_fifo.wr_data[5]
fb_data[6] => fifo_1c1r1w:framebuffer_fifo.wr_data[6]
fb_data[7] => fifo_1c1r1w:framebuffer_fifo.wr_data[7]
fb_data[8] => fifo_1c1r1w:framebuffer_fifo.wr_data[8]
fb_data[9] => fifo_1c1r1w:framebuffer_fifo.wr_data[9]
fb_data[10] => fifo_1c1r1w:framebuffer_fifo.wr_data[10]
fb_data[11] => fifo_1c1r1w:framebuffer_fifo.wr_data[11]
fb_data[12] => fifo_1c1r1w:framebuffer_fifo.wr_data[12]
fb_data[13] => fifo_1c1r1w:framebuffer_fifo.wr_data[13]
fb_data[14] => fifo_1c1r1w:framebuffer_fifo.wr_data[14]
fb_data[15] => fifo_1c1r1w:framebuffer_fifo.wr_data[15]
fb_stall <= fifo_1c1r1w:framebuffer_fifo.full
fb_wr => fifo_1c1r1w:framebuffer_fifo.wr
wb_cyc_o <= wb_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wb_stb_o <= wb_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wb_we_o <= wb_we_o.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_i => state_next.OUTPUTSELECT
wb_ack_i => state_next.OUTPUTSELECT
wb_ack_i => state_next.OUTPUTSELECT
wb_ack_i => state_next.OUTPUTSELECT
wb_ack_i => req_cnt_next.OUTPUTSELECT
wb_ack_i => req_cnt_next.OUTPUTSELECT
wb_ack_i => ack_cnt_next.OUTPUTSELECT
wb_ack_i => ack_cnt_next.OUTPUTSELECT
wb_ack_i => ack_cnt_next.OUTPUTSELECT
wb_ack_i => ack_cnt_next.OUTPUTSELECT
wb_stall_i => fifo_rd.OUTPUTSELECT
wb_stall_i => req_cnt_next.OUTPUTSELECT
wb_stall_i => req_cnt_next.OUTPUTSELECT
wb_stall_i => state_next.OUTPUTSELECT
wb_stall_i => state_next.OUTPUTSELECT
wb_stall_i => state_next.OUTPUTSELECT
wb_stall_i => state_next.OUTPUTSELECT
wb_addr_o[0] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[1] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[2] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[3] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[4] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[5] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[6] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[7] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[8] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[9] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[10] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[11] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[12] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[13] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[14] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[15] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[16] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[17] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[18] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[19] <= <GND>
wb_data_o[0] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[1] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[2] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[3] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[4] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[5] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[6] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[7] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[8] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[9] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[10] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[11] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[12] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[13] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[14] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[15] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_i[0] => ~NO_FANOUT~
wb_data_i[1] => ~NO_FANOUT~
wb_data_i[2] => ~NO_FANOUT~
wb_data_i[3] => ~NO_FANOUT~
wb_data_i[4] => ~NO_FANOUT~
wb_data_i[5] => ~NO_FANOUT~
wb_data_i[6] => ~NO_FANOUT~
wb_data_i[7] => ~NO_FANOUT~
wb_data_i[8] => ~NO_FANOUT~
wb_data_i[9] => ~NO_FANOUT~
wb_data_i[10] => ~NO_FANOUT~
wb_data_i[11] => ~NO_FANOUT~
wb_data_i[12] => ~NO_FANOUT~
wb_data_i[13] => ~NO_FANOUT~
wb_data_i[14] => ~NO_FANOUT~
wb_data_i[15] => ~NO_FANOUT~
wb_sel_o[0] <= <VCC>
wb_sel_o[1] <= <VCC>


|top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo
clk => dp_ram_1c1r1w:memory_inst.clk
clk => empty_int.CLK
clk => full_int.CLK
clk => write_address[0].CLK
clk => write_address[1].CLK
clk => write_address[2].CLK
clk => write_address[3].CLK
clk => write_address[4].CLK
clk => write_address[5].CLK
clk => read_address[0].CLK
clk => read_address[1].CLK
clk => read_address[2].CLK
clk => read_address[3].CLK
clk => read_address[4].CLK
clk => read_address[5].CLK
res_n => empty_int.PRESET
res_n => full_int.ACLR
res_n => write_address[0].ACLR
res_n => write_address[1].ACLR
res_n => write_address[2].ACLR
res_n => write_address[3].ACLR
res_n => write_address[4].ACLR
res_n => write_address[5].ACLR
res_n => read_address[0].ACLR
res_n => read_address[1].ACLR
res_n => read_address[2].ACLR
res_n => read_address[3].ACLR
res_n => read_address[4].ACLR
res_n => read_address[5].ACLR
rd_data[0] <= dp_ram_1c1r1w:memory_inst.rd1_data[0]
rd_data[1] <= dp_ram_1c1r1w:memory_inst.rd1_data[1]
rd_data[2] <= dp_ram_1c1r1w:memory_inst.rd1_data[2]
rd_data[3] <= dp_ram_1c1r1w:memory_inst.rd1_data[3]
rd_data[4] <= dp_ram_1c1r1w:memory_inst.rd1_data[4]
rd_data[5] <= dp_ram_1c1r1w:memory_inst.rd1_data[5]
rd_data[6] <= dp_ram_1c1r1w:memory_inst.rd1_data[6]
rd_data[7] <= dp_ram_1c1r1w:memory_inst.rd1_data[7]
rd_data[8] <= dp_ram_1c1r1w:memory_inst.rd1_data[8]
rd_data[9] <= dp_ram_1c1r1w:memory_inst.rd1_data[9]
rd_data[10] <= dp_ram_1c1r1w:memory_inst.rd1_data[10]
rd_data[11] <= dp_ram_1c1r1w:memory_inst.rd1_data[11]
rd_data[12] <= dp_ram_1c1r1w:memory_inst.rd1_data[12]
rd_data[13] <= dp_ram_1c1r1w:memory_inst.rd1_data[13]
rd_data[14] <= dp_ram_1c1r1w:memory_inst.rd1_data[14]
rd_data[15] <= dp_ram_1c1r1w:memory_inst.rd1_data[15]
rd_data[16] <= dp_ram_1c1r1w:memory_inst.rd1_data[16]
rd_data[17] <= dp_ram_1c1r1w:memory_inst.rd1_data[17]
rd_data[18] <= dp_ram_1c1r1w:memory_inst.rd1_data[18]
rd_data[19] <= dp_ram_1c1r1w:memory_inst.rd1_data[19]
rd_data[20] <= dp_ram_1c1r1w:memory_inst.rd1_data[20]
rd_data[21] <= dp_ram_1c1r1w:memory_inst.rd1_data[21]
rd_data[22] <= dp_ram_1c1r1w:memory_inst.rd1_data[22]
rd_data[23] <= dp_ram_1c1r1w:memory_inst.rd1_data[23]
rd_data[24] <= dp_ram_1c1r1w:memory_inst.rd1_data[24]
rd_data[25] <= dp_ram_1c1r1w:memory_inst.rd1_data[25]
rd_data[26] <= dp_ram_1c1r1w:memory_inst.rd1_data[26]
rd_data[27] <= dp_ram_1c1r1w:memory_inst.rd1_data[27]
rd_data[28] <= dp_ram_1c1r1w:memory_inst.rd1_data[28]
rd_data[29] <= dp_ram_1c1r1w:memory_inst.rd1_data[29]
rd_data[30] <= dp_ram_1c1r1w:memory_inst.rd1_data[30]
rd_data[31] <= dp_ram_1c1r1w:memory_inst.rd1_data[31]
rd_data[32] <= dp_ram_1c1r1w:memory_inst.rd1_data[32]
rd_data[33] <= dp_ram_1c1r1w:memory_inst.rd1_data[33]
rd_data[34] <= dp_ram_1c1r1w:memory_inst.rd1_data[34]
rd => rd_int.IN1
rd => full_next.OUTPUTSELECT
rd => empty_next.OUTPUTSELECT
wr_data[0] => dp_ram_1c1r1w:memory_inst.wr2_data[0]
wr_data[1] => dp_ram_1c1r1w:memory_inst.wr2_data[1]
wr_data[2] => dp_ram_1c1r1w:memory_inst.wr2_data[2]
wr_data[3] => dp_ram_1c1r1w:memory_inst.wr2_data[3]
wr_data[4] => dp_ram_1c1r1w:memory_inst.wr2_data[4]
wr_data[5] => dp_ram_1c1r1w:memory_inst.wr2_data[5]
wr_data[6] => dp_ram_1c1r1w:memory_inst.wr2_data[6]
wr_data[7] => dp_ram_1c1r1w:memory_inst.wr2_data[7]
wr_data[8] => dp_ram_1c1r1w:memory_inst.wr2_data[8]
wr_data[9] => dp_ram_1c1r1w:memory_inst.wr2_data[9]
wr_data[10] => dp_ram_1c1r1w:memory_inst.wr2_data[10]
wr_data[11] => dp_ram_1c1r1w:memory_inst.wr2_data[11]
wr_data[12] => dp_ram_1c1r1w:memory_inst.wr2_data[12]
wr_data[13] => dp_ram_1c1r1w:memory_inst.wr2_data[13]
wr_data[14] => dp_ram_1c1r1w:memory_inst.wr2_data[14]
wr_data[15] => dp_ram_1c1r1w:memory_inst.wr2_data[15]
wr_data[16] => dp_ram_1c1r1w:memory_inst.wr2_data[16]
wr_data[17] => dp_ram_1c1r1w:memory_inst.wr2_data[17]
wr_data[18] => dp_ram_1c1r1w:memory_inst.wr2_data[18]
wr_data[19] => dp_ram_1c1r1w:memory_inst.wr2_data[19]
wr_data[20] => dp_ram_1c1r1w:memory_inst.wr2_data[20]
wr_data[21] => dp_ram_1c1r1w:memory_inst.wr2_data[21]
wr_data[22] => dp_ram_1c1r1w:memory_inst.wr2_data[22]
wr_data[23] => dp_ram_1c1r1w:memory_inst.wr2_data[23]
wr_data[24] => dp_ram_1c1r1w:memory_inst.wr2_data[24]
wr_data[25] => dp_ram_1c1r1w:memory_inst.wr2_data[25]
wr_data[26] => dp_ram_1c1r1w:memory_inst.wr2_data[26]
wr_data[27] => dp_ram_1c1r1w:memory_inst.wr2_data[27]
wr_data[28] => dp_ram_1c1r1w:memory_inst.wr2_data[28]
wr_data[29] => dp_ram_1c1r1w:memory_inst.wr2_data[29]
wr_data[30] => dp_ram_1c1r1w:memory_inst.wr2_data[30]
wr_data[31] => dp_ram_1c1r1w:memory_inst.wr2_data[31]
wr_data[32] => dp_ram_1c1r1w:memory_inst.wr2_data[32]
wr_data[33] => dp_ram_1c1r1w:memory_inst.wr2_data[33]
wr_data[34] => dp_ram_1c1r1w:memory_inst.wr2_data[34]
wr => wr_int.IN1
wr => empty_next.OUTPUTSELECT
wr => full_next.OUTPUTSELECT
empty <= empty_int.DB_MAX_OUTPUT_PORT_TYPE
full <= full_int.DB_MAX_OUTPUT_PORT_TYPE
fill_level[0] <= <GND>
fill_level[1] <= <GND>
fill_level[2] <= <GND>
fill_level[3] <= <GND>
fill_level[4] <= <GND>
fill_level[5] <= <GND>


|top|graphics_controller:gcntrl_inst|rasterizer:rasterizer_inst|fb_writer:wb_mem_cntrl_inst|fifo_1c1r1w:framebuffer_fifo|dp_ram_1c1r1w:memory_inst
clk => ram~41.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => rd1_data[0]~reg0.CLK
clk => rd1_data[1]~reg0.CLK
clk => rd1_data[2]~reg0.CLK
clk => rd1_data[3]~reg0.CLK
clk => rd1_data[4]~reg0.CLK
clk => rd1_data[5]~reg0.CLK
clk => rd1_data[6]~reg0.CLK
clk => rd1_data[7]~reg0.CLK
clk => rd1_data[8]~reg0.CLK
clk => rd1_data[9]~reg0.CLK
clk => rd1_data[10]~reg0.CLK
clk => rd1_data[11]~reg0.CLK
clk => rd1_data[12]~reg0.CLK
clk => rd1_data[13]~reg0.CLK
clk => rd1_data[14]~reg0.CLK
clk => rd1_data[15]~reg0.CLK
clk => rd1_data[16]~reg0.CLK
clk => rd1_data[17]~reg0.CLK
clk => rd1_data[18]~reg0.CLK
clk => rd1_data[19]~reg0.CLK
clk => rd1_data[20]~reg0.CLK
clk => rd1_data[21]~reg0.CLK
clk => rd1_data[22]~reg0.CLK
clk => rd1_data[23]~reg0.CLK
clk => rd1_data[24]~reg0.CLK
clk => rd1_data[25]~reg0.CLK
clk => rd1_data[26]~reg0.CLK
clk => rd1_data[27]~reg0.CLK
clk => rd1_data[28]~reg0.CLK
clk => rd1_data[29]~reg0.CLK
clk => rd1_data[30]~reg0.CLK
clk => rd1_data[31]~reg0.CLK
clk => rd1_data[32]~reg0.CLK
clk => rd1_data[33]~reg0.CLK
clk => rd1_data[34]~reg0.CLK
clk => ram.CLK0
rd1_addr[0] => ram.RADDR
rd1_addr[1] => ram.RADDR1
rd1_addr[2] => ram.RADDR2
rd1_addr[3] => ram.RADDR3
rd1_addr[4] => ram.RADDR4
rd1_addr[5] => ram.RADDR5
rd1_data[0] <= rd1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[1] <= rd1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[2] <= rd1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[3] <= rd1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[4] <= rd1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[5] <= rd1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[6] <= rd1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[7] <= rd1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[8] <= rd1_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[9] <= rd1_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[10] <= rd1_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[11] <= rd1_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[12] <= rd1_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[13] <= rd1_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[14] <= rd1_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[15] <= rd1_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[16] <= rd1_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[17] <= rd1_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[18] <= rd1_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[19] <= rd1_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[20] <= rd1_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[21] <= rd1_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[22] <= rd1_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[23] <= rd1_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[24] <= rd1_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[25] <= rd1_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[26] <= rd1_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[27] <= rd1_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[28] <= rd1_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[29] <= rd1_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[30] <= rd1_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[31] <= rd1_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[32] <= rd1_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[33] <= rd1_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[34] <= rd1_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1 => rd1_data[0]~reg0.ENA
rd1 => rd1_data[1]~reg0.ENA
rd1 => rd1_data[2]~reg0.ENA
rd1 => rd1_data[3]~reg0.ENA
rd1 => rd1_data[4]~reg0.ENA
rd1 => rd1_data[5]~reg0.ENA
rd1 => rd1_data[6]~reg0.ENA
rd1 => rd1_data[7]~reg0.ENA
rd1 => rd1_data[8]~reg0.ENA
rd1 => rd1_data[9]~reg0.ENA
rd1 => rd1_data[10]~reg0.ENA
rd1 => rd1_data[11]~reg0.ENA
rd1 => rd1_data[12]~reg0.ENA
rd1 => rd1_data[13]~reg0.ENA
rd1 => rd1_data[14]~reg0.ENA
rd1 => rd1_data[15]~reg0.ENA
rd1 => rd1_data[16]~reg0.ENA
rd1 => rd1_data[17]~reg0.ENA
rd1 => rd1_data[18]~reg0.ENA
rd1 => rd1_data[19]~reg0.ENA
rd1 => rd1_data[20]~reg0.ENA
rd1 => rd1_data[21]~reg0.ENA
rd1 => rd1_data[22]~reg0.ENA
rd1 => rd1_data[23]~reg0.ENA
rd1 => rd1_data[24]~reg0.ENA
rd1 => rd1_data[25]~reg0.ENA
rd1 => rd1_data[26]~reg0.ENA
rd1 => rd1_data[27]~reg0.ENA
rd1 => rd1_data[28]~reg0.ENA
rd1 => rd1_data[29]~reg0.ENA
rd1 => rd1_data[30]~reg0.ENA
rd1 => rd1_data[31]~reg0.ENA
rd1 => rd1_data[32]~reg0.ENA
rd1 => rd1_data[33]~reg0.ENA
rd1 => rd1_data[34]~reg0.ENA
wr2_addr[0] => ram~5.DATAIN
wr2_addr[0] => ram.WADDR
wr2_addr[1] => ram~4.DATAIN
wr2_addr[1] => ram.WADDR1
wr2_addr[2] => ram~3.DATAIN
wr2_addr[2] => ram.WADDR2
wr2_addr[3] => ram~2.DATAIN
wr2_addr[3] => ram.WADDR3
wr2_addr[4] => ram~1.DATAIN
wr2_addr[4] => ram.WADDR4
wr2_addr[5] => ram~0.DATAIN
wr2_addr[5] => ram.WADDR5
wr2_data[0] => ram~40.DATAIN
wr2_data[0] => ram.DATAIN
wr2_data[1] => ram~39.DATAIN
wr2_data[1] => ram.DATAIN1
wr2_data[2] => ram~38.DATAIN
wr2_data[2] => ram.DATAIN2
wr2_data[3] => ram~37.DATAIN
wr2_data[3] => ram.DATAIN3
wr2_data[4] => ram~36.DATAIN
wr2_data[4] => ram.DATAIN4
wr2_data[5] => ram~35.DATAIN
wr2_data[5] => ram.DATAIN5
wr2_data[6] => ram~34.DATAIN
wr2_data[6] => ram.DATAIN6
wr2_data[7] => ram~33.DATAIN
wr2_data[7] => ram.DATAIN7
wr2_data[8] => ram~32.DATAIN
wr2_data[8] => ram.DATAIN8
wr2_data[9] => ram~31.DATAIN
wr2_data[9] => ram.DATAIN9
wr2_data[10] => ram~30.DATAIN
wr2_data[10] => ram.DATAIN10
wr2_data[11] => ram~29.DATAIN
wr2_data[11] => ram.DATAIN11
wr2_data[12] => ram~28.DATAIN
wr2_data[12] => ram.DATAIN12
wr2_data[13] => ram~27.DATAIN
wr2_data[13] => ram.DATAIN13
wr2_data[14] => ram~26.DATAIN
wr2_data[14] => ram.DATAIN14
wr2_data[15] => ram~25.DATAIN
wr2_data[15] => ram.DATAIN15
wr2_data[16] => ram~24.DATAIN
wr2_data[16] => ram.DATAIN16
wr2_data[17] => ram~23.DATAIN
wr2_data[17] => ram.DATAIN17
wr2_data[18] => ram~22.DATAIN
wr2_data[18] => ram.DATAIN18
wr2_data[19] => ram~21.DATAIN
wr2_data[19] => ram.DATAIN19
wr2_data[20] => ram~20.DATAIN
wr2_data[20] => ram.DATAIN20
wr2_data[21] => ram~19.DATAIN
wr2_data[21] => ram.DATAIN21
wr2_data[22] => ram~18.DATAIN
wr2_data[22] => ram.DATAIN22
wr2_data[23] => ram~17.DATAIN
wr2_data[23] => ram.DATAIN23
wr2_data[24] => ram~16.DATAIN
wr2_data[24] => ram.DATAIN24
wr2_data[25] => ram~15.DATAIN
wr2_data[25] => ram.DATAIN25
wr2_data[26] => ram~14.DATAIN
wr2_data[26] => ram.DATAIN26
wr2_data[27] => ram~13.DATAIN
wr2_data[27] => ram.DATAIN27
wr2_data[28] => ram~12.DATAIN
wr2_data[28] => ram.DATAIN28
wr2_data[29] => ram~11.DATAIN
wr2_data[29] => ram.DATAIN29
wr2_data[30] => ram~10.DATAIN
wr2_data[30] => ram.DATAIN30
wr2_data[31] => ram~9.DATAIN
wr2_data[31] => ram.DATAIN31
wr2_data[32] => ram~8.DATAIN
wr2_data[32] => ram.DATAIN32
wr2_data[33] => ram~7.DATAIN
wr2_data[33] => ram.DATAIN33
wr2_data[34] => ram~6.DATAIN
wr2_data[34] => ram.DATAIN34
wr2 => ram~41.DATAIN
wr2 => ram.WE


|top|graphics_controller:gcntrl_inst|wb_arbiter:the_arbiter
clk => selected_node.CLK
res_n => selected_node.ACLR
wb_addr_o[0] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[1] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[2] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[3] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[4] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[5] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[6] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[7] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[8] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[9] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[10] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[11] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[12] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[13] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[14] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[15] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[16] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[17] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[18] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[19] <= wb_addr_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[0] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[1] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[2] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[3] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[4] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[5] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[6] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[7] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[8] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[9] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[10] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[11] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[12] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[13] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[14] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[15] <= wb_data_o.DB_MAX_OUTPUT_PORT_TYPE
wb_data_i[0] => wb_node_data_o[0].DATAIN
wb_data_i[1] => wb_node_data_o[1].DATAIN
wb_data_i[2] => wb_node_data_o[2].DATAIN
wb_data_i[3] => wb_node_data_o[3].DATAIN
wb_data_i[4] => wb_node_data_o[4].DATAIN
wb_data_i[5] => wb_node_data_o[5].DATAIN
wb_data_i[6] => wb_node_data_o[6].DATAIN
wb_data_i[7] => wb_node_data_o[7].DATAIN
wb_data_i[8] => wb_node_data_o[8].DATAIN
wb_data_i[9] => wb_node_data_o[9].DATAIN
wb_data_i[10] => wb_node_data_o[10].DATAIN
wb_data_i[11] => wb_node_data_o[11].DATAIN
wb_data_i[12] => wb_node_data_o[12].DATAIN
wb_data_i[13] => wb_node_data_o[13].DATAIN
wb_data_i[14] => wb_node_data_o[14].DATAIN
wb_data_i[15] => wb_node_data_o[15].DATAIN
wb_sel_o[0] <= wb_sel_o.DB_MAX_OUTPUT_PORT_TYPE
wb_sel_o[1] <= wb_sel_o.DB_MAX_OUTPUT_PORT_TYPE
wb_cyc_o <= wb_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wb_stb_o <= wb_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wb_we_o <= wb_we_o.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_i => wb_node_ack_o.DATAB
wb_ack_i => wb_node_ack_o.DATAB
wb_stall_i => wb_node_stall_o.DATAB
wb_stall_i => wb_node_stall_o.DATAB
wb_node_addr_i[0] => wb_addr_o.DATAA
wb_node_addr_i[1] => wb_addr_o.DATAA
wb_node_addr_i[2] => wb_addr_o.DATAA
wb_node_addr_i[3] => wb_addr_o.DATAA
wb_node_addr_i[4] => wb_addr_o.DATAA
wb_node_addr_i[5] => wb_addr_o.DATAA
wb_node_addr_i[6] => wb_addr_o.DATAA
wb_node_addr_i[7] => wb_addr_o.DATAA
wb_node_addr_i[8] => wb_addr_o.DATAA
wb_node_addr_i[9] => wb_addr_o.DATAA
wb_node_addr_i[10] => wb_addr_o.DATAA
wb_node_addr_i[11] => wb_addr_o.DATAA
wb_node_addr_i[12] => wb_addr_o.DATAA
wb_node_addr_i[13] => wb_addr_o.DATAA
wb_node_addr_i[14] => wb_addr_o.DATAA
wb_node_addr_i[15] => wb_addr_o.DATAA
wb_node_addr_i[16] => wb_addr_o.DATAA
wb_node_addr_i[17] => wb_addr_o.DATAA
wb_node_addr_i[18] => wb_addr_o.DATAA
wb_node_addr_i[19] => wb_addr_o.DATAA
wb_node_addr_i[20] => wb_addr_o.DATAB
wb_node_addr_i[21] => wb_addr_o.DATAB
wb_node_addr_i[22] => wb_addr_o.DATAB
wb_node_addr_i[23] => wb_addr_o.DATAB
wb_node_addr_i[24] => wb_addr_o.DATAB
wb_node_addr_i[25] => wb_addr_o.DATAB
wb_node_addr_i[26] => wb_addr_o.DATAB
wb_node_addr_i[27] => wb_addr_o.DATAB
wb_node_addr_i[28] => wb_addr_o.DATAB
wb_node_addr_i[29] => wb_addr_o.DATAB
wb_node_addr_i[30] => wb_addr_o.DATAB
wb_node_addr_i[31] => wb_addr_o.DATAB
wb_node_addr_i[32] => wb_addr_o.DATAB
wb_node_addr_i[33] => wb_addr_o.DATAB
wb_node_addr_i[34] => wb_addr_o.DATAB
wb_node_addr_i[35] => wb_addr_o.DATAB
wb_node_addr_i[36] => wb_addr_o.DATAB
wb_node_addr_i[37] => wb_addr_o.DATAB
wb_node_addr_i[38] => wb_addr_o.DATAB
wb_node_addr_i[39] => wb_addr_o.DATAB
wb_node_data_i[0] => wb_data_o.DATAA
wb_node_data_i[1] => wb_data_o.DATAA
wb_node_data_i[2] => wb_data_o.DATAA
wb_node_data_i[3] => wb_data_o.DATAA
wb_node_data_i[4] => wb_data_o.DATAA
wb_node_data_i[5] => wb_data_o.DATAA
wb_node_data_i[6] => wb_data_o.DATAA
wb_node_data_i[7] => wb_data_o.DATAA
wb_node_data_i[8] => wb_data_o.DATAA
wb_node_data_i[9] => wb_data_o.DATAA
wb_node_data_i[10] => wb_data_o.DATAA
wb_node_data_i[11] => wb_data_o.DATAA
wb_node_data_i[12] => wb_data_o.DATAA
wb_node_data_i[13] => wb_data_o.DATAA
wb_node_data_i[14] => wb_data_o.DATAA
wb_node_data_i[15] => wb_data_o.DATAA
wb_node_data_i[16] => wb_data_o.DATAB
wb_node_data_i[17] => wb_data_o.DATAB
wb_node_data_i[18] => wb_data_o.DATAB
wb_node_data_i[19] => wb_data_o.DATAB
wb_node_data_i[20] => wb_data_o.DATAB
wb_node_data_i[21] => wb_data_o.DATAB
wb_node_data_i[22] => wb_data_o.DATAB
wb_node_data_i[23] => wb_data_o.DATAB
wb_node_data_i[24] => wb_data_o.DATAB
wb_node_data_i[25] => wb_data_o.DATAB
wb_node_data_i[26] => wb_data_o.DATAB
wb_node_data_i[27] => wb_data_o.DATAB
wb_node_data_i[28] => wb_data_o.DATAB
wb_node_data_i[29] => wb_data_o.DATAB
wb_node_data_i[30] => wb_data_o.DATAB
wb_node_data_i[31] => wb_data_o.DATAB
wb_node_data_o[0] <= wb_data_i[0].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[1] <= wb_data_i[1].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[2] <= wb_data_i[2].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[3] <= wb_data_i[3].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[4] <= wb_data_i[4].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[5] <= wb_data_i[5].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[6] <= wb_data_i[6].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[7] <= wb_data_i[7].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[8] <= wb_data_i[8].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[9] <= wb_data_i[9].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[10] <= wb_data_i[10].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[11] <= wb_data_i[11].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[12] <= wb_data_i[12].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[13] <= wb_data_i[13].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[14] <= wb_data_i[14].DB_MAX_OUTPUT_PORT_TYPE
wb_node_data_o[15] <= wb_data_i[15].DB_MAX_OUTPUT_PORT_TYPE
wb_node_sel_i[0] => wb_sel_o.DATAA
wb_node_sel_i[1] => wb_sel_o.DATAA
wb_node_sel_i[2] => wb_sel_o.DATAB
wb_node_sel_i[3] => wb_sel_o.DATAB
wb_node_cyc_i[0] => arbiter.DATAA
wb_node_cyc_i[0] => selected_node_temp.OUTPUTSELECT
wb_node_cyc_i[0] => wb_cyc_o.DATAA
wb_node_cyc_i[1] => arbiter.DATAB
wb_node_cyc_i[1] => selected_node_temp.OUTPUTSELECT
wb_node_cyc_i[1] => wb_cyc_o.DATAB
wb_node_stb_i[0] => wb_stb_o.DATAA
wb_node_stb_i[1] => wb_stb_o.DATAB
wb_node_we_i[0] => wb_we_o.DATAA
wb_node_we_i[1] => wb_we_o.DATAB
wb_node_ack_o[0] <= wb_node_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wb_node_ack_o[1] <= wb_node_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wb_node_stall_o[0] <= wb_node_stall_o.DB_MAX_OUTPUT_PORT_TYPE
wb_node_stall_o[1] <= wb_node_stall_o.DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|sram_controller_wb:sram_cntrl
clk => sram_ce_n~reg0.CLK
clk => pipe_we_n.CLK
clk => pipe_data_out[0].CLK
clk => pipe_data_out[1].CLK
clk => pipe_data_out[2].CLK
clk => pipe_data_out[3].CLK
clk => pipe_data_out[4].CLK
clk => pipe_data_out[5].CLK
clk => pipe_data_out[6].CLK
clk => pipe_data_out[7].CLK
clk => pipe_data_out[8].CLK
clk => pipe_data_out[9].CLK
clk => pipe_data_out[10].CLK
clk => pipe_data_out[11].CLK
clk => pipe_data_out[12].CLK
clk => pipe_data_out[13].CLK
clk => pipe_data_out[14].CLK
clk => pipe_data_out[15].CLK
clk => pipe_ack.CLK
clk => pipe_data[0].CLK
clk => pipe_data[1].CLK
clk => pipe_data[2].CLK
clk => pipe_data[3].CLK
clk => pipe_data[4].CLK
clk => pipe_data[5].CLK
clk => pipe_data[6].CLK
clk => pipe_data[7].CLK
clk => pipe_data[8].CLK
clk => pipe_data[9].CLK
clk => pipe_data[10].CLK
clk => pipe_data[11].CLK
clk => pipe_data[12].CLK
clk => pipe_data[13].CLK
clk => pipe_data[14].CLK
clk => pipe_data[15].CLK
clk => pipe_oe_n.CLK
clk => pipe_sel_n[0].CLK
clk => pipe_sel_n[1].CLK
clk => pipe_addr[0].CLK
clk => pipe_addr[1].CLK
clk => pipe_addr[2].CLK
clk => pipe_addr[3].CLK
clk => pipe_addr[4].CLK
clk => pipe_addr[5].CLK
clk => pipe_addr[6].CLK
clk => pipe_addr[7].CLK
clk => pipe_addr[8].CLK
clk => pipe_addr[9].CLK
clk => pipe_addr[10].CLK
clk => pipe_addr[11].CLK
clk => pipe_addr[12].CLK
clk => pipe_addr[13].CLK
clk => pipe_addr[14].CLK
clk => pipe_addr[15].CLK
clk => pipe_addr[16].CLK
clk => pipe_addr[17].CLK
clk => pipe_addr[18].CLK
clk => pipe_addr[19].CLK
clk => drive_output.CLK
clk => sram_cntrl_state~1.DATAIN
res_n => pipe_we_n.PRESET
res_n => pipe_data_out[0].ACLR
res_n => pipe_data_out[1].ACLR
res_n => pipe_data_out[2].ACLR
res_n => pipe_data_out[3].ACLR
res_n => pipe_data_out[4].ACLR
res_n => pipe_data_out[5].ACLR
res_n => pipe_data_out[6].ACLR
res_n => pipe_data_out[7].ACLR
res_n => pipe_data_out[8].ACLR
res_n => pipe_data_out[9].ACLR
res_n => pipe_data_out[10].ACLR
res_n => pipe_data_out[11].ACLR
res_n => pipe_data_out[12].ACLR
res_n => pipe_data_out[13].ACLR
res_n => pipe_data_out[14].ACLR
res_n => pipe_data_out[15].ACLR
res_n => pipe_ack.ACLR
res_n => pipe_data[0].ACLR
res_n => pipe_data[1].ACLR
res_n => pipe_data[2].ACLR
res_n => pipe_data[3].ACLR
res_n => pipe_data[4].ACLR
res_n => pipe_data[5].ACLR
res_n => pipe_data[6].ACLR
res_n => pipe_data[7].ACLR
res_n => pipe_data[8].ACLR
res_n => pipe_data[9].ACLR
res_n => pipe_data[10].ACLR
res_n => pipe_data[11].ACLR
res_n => pipe_data[12].ACLR
res_n => pipe_data[13].ACLR
res_n => pipe_data[14].ACLR
res_n => pipe_data[15].ACLR
res_n => pipe_oe_n.PRESET
res_n => pipe_sel_n[0].PRESET
res_n => pipe_sel_n[1].PRESET
res_n => pipe_addr[0].ACLR
res_n => pipe_addr[1].ACLR
res_n => pipe_addr[2].ACLR
res_n => pipe_addr[3].ACLR
res_n => pipe_addr[4].ACLR
res_n => pipe_addr[5].ACLR
res_n => pipe_addr[6].ACLR
res_n => pipe_addr[7].ACLR
res_n => pipe_addr[8].ACLR
res_n => pipe_addr[9].ACLR
res_n => pipe_addr[10].ACLR
res_n => pipe_addr[11].ACLR
res_n => pipe_addr[12].ACLR
res_n => pipe_addr[13].ACLR
res_n => pipe_addr[14].ACLR
res_n => pipe_addr[15].ACLR
res_n => pipe_addr[16].ACLR
res_n => pipe_addr[17].ACLR
res_n => pipe_addr[18].ACLR
res_n => pipe_addr[19].ACLR
res_n => drive_output.ACLR
res_n => sram_ce_n~reg0.PRESET
res_n => sram_cntrl_state~3.DATAIN
wb_cyc_i => ~NO_FANOUT~
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_sel_n_next.OUTPUTSELECT
wb_stb_i => pipe_sel_n_next.OUTPUTSELECT
wb_stb_i => pipe_oe_n_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_data_out_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_addr_next.OUTPUTSELECT
wb_stb_i => pipe_sel_n_next.OUTPUTSELECT
wb_stb_i => pipe_sel_n_next.OUTPUTSELECT
wb_stb_i => wb_stall_o.OUTPUTSELECT
wb_stb_i => sram_cntrl_state_next.OUTPUTSELECT
wb_stb_i => sram_cntrl_state_next.OUTPUTSELECT
wb_stb_i => sram_cntrl_state_next.OUTPUTSELECT
wb_stb_i => sram_cntrl_state_next.OUTPUTSELECT
wb_stb_i => next_state.IN0
wb_stb_i => next_state.IN1
wb_we_i => pipe_oe_n_next.DATAB
wb_we_i => wb_stall_o.DATAB
wb_we_i => sram_cntrl_state_next.DATAB
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_addr_next.OUTPUTSELECT
wb_we_i => pipe_sel_n_next.OUTPUTSELECT
wb_we_i => pipe_sel_n_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => pipe_data_out_next.OUTPUTSELECT
wb_we_i => next_state.IN1
wb_we_i => sram_cntrl_state_next.DATAB
wb_addr_i[0] => pipe_addr_next.DATAB
wb_addr_i[0] => pipe_addr_next.DATAB
wb_addr_i[1] => pipe_addr_next.DATAB
wb_addr_i[1] => pipe_addr_next.DATAB
wb_addr_i[2] => pipe_addr_next.DATAB
wb_addr_i[2] => pipe_addr_next.DATAB
wb_addr_i[3] => pipe_addr_next.DATAB
wb_addr_i[3] => pipe_addr_next.DATAB
wb_addr_i[4] => pipe_addr_next.DATAB
wb_addr_i[4] => pipe_addr_next.DATAB
wb_addr_i[5] => pipe_addr_next.DATAB
wb_addr_i[5] => pipe_addr_next.DATAB
wb_addr_i[6] => pipe_addr_next.DATAB
wb_addr_i[6] => pipe_addr_next.DATAB
wb_addr_i[7] => pipe_addr_next.DATAB
wb_addr_i[7] => pipe_addr_next.DATAB
wb_addr_i[8] => pipe_addr_next.DATAB
wb_addr_i[8] => pipe_addr_next.DATAB
wb_addr_i[9] => pipe_addr_next.DATAB
wb_addr_i[9] => pipe_addr_next.DATAB
wb_addr_i[10] => pipe_addr_next.DATAB
wb_addr_i[10] => pipe_addr_next.DATAB
wb_addr_i[11] => pipe_addr_next.DATAB
wb_addr_i[11] => pipe_addr_next.DATAB
wb_addr_i[12] => pipe_addr_next.DATAB
wb_addr_i[12] => pipe_addr_next.DATAB
wb_addr_i[13] => pipe_addr_next.DATAB
wb_addr_i[13] => pipe_addr_next.DATAB
wb_addr_i[14] => pipe_addr_next.DATAB
wb_addr_i[14] => pipe_addr_next.DATAB
wb_addr_i[15] => pipe_addr_next.DATAB
wb_addr_i[15] => pipe_addr_next.DATAB
wb_addr_i[16] => pipe_addr_next.DATAB
wb_addr_i[16] => pipe_addr_next.DATAB
wb_addr_i[17] => pipe_addr_next.DATAB
wb_addr_i[17] => pipe_addr_next.DATAB
wb_addr_i[18] => pipe_addr_next.DATAB
wb_addr_i[18] => pipe_addr_next.DATAB
wb_addr_i[19] => pipe_addr_next.DATAB
wb_addr_i[19] => pipe_addr_next.DATAB
wb_data_i[0] => pipe_data_out_next.DATAA
wb_data_i[1] => pipe_data_out_next.DATAA
wb_data_i[2] => pipe_data_out_next.DATAA
wb_data_i[3] => pipe_data_out_next.DATAA
wb_data_i[4] => pipe_data_out_next.DATAA
wb_data_i[5] => pipe_data_out_next.DATAA
wb_data_i[6] => pipe_data_out_next.DATAA
wb_data_i[7] => pipe_data_out_next.DATAA
wb_data_i[8] => pipe_data_out_next.DATAA
wb_data_i[9] => pipe_data_out_next.DATAA
wb_data_i[10] => pipe_data_out_next.DATAA
wb_data_i[11] => pipe_data_out_next.DATAA
wb_data_i[12] => pipe_data_out_next.DATAA
wb_data_i[13] => pipe_data_out_next.DATAA
wb_data_i[14] => pipe_data_out_next.DATAA
wb_data_i[15] => pipe_data_out_next.DATAA
wb_data_o[0] <= pipe_data[0].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[1] <= pipe_data[1].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[2] <= pipe_data[2].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[3] <= pipe_data[3].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[4] <= pipe_data[4].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[5] <= pipe_data[5].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[6] <= pipe_data[6].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[7] <= pipe_data[7].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[8] <= pipe_data[8].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[9] <= pipe_data[9].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[10] <= pipe_data[10].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[11] <= pipe_data[11].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[12] <= pipe_data[12].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[13] <= pipe_data[13].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[14] <= pipe_data[14].DB_MAX_OUTPUT_PORT_TYPE
wb_data_o[15] <= pipe_data[15].DB_MAX_OUTPUT_PORT_TYPE
wb_sel_i[0] => pipe_sel_n_next.DATAB
wb_sel_i[0] => pipe_sel_n_next.DATAB
wb_sel_i[1] => pipe_sel_n_next.DATAB
wb_sel_i[1] => pipe_sel_n_next.DATAB
wb_ack_o <= pipe_ack.DB_MAX_OUTPUT_PORT_TYPE
wb_stall_o <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
sram_dq[0] <> sram_dq[0]
sram_dq[1] <> sram_dq[1]
sram_dq[2] <> sram_dq[2]
sram_dq[3] <> sram_dq[3]
sram_dq[4] <> sram_dq[4]
sram_dq[5] <> sram_dq[5]
sram_dq[6] <> sram_dq[6]
sram_dq[7] <> sram_dq[7]
sram_dq[8] <> sram_dq[8]
sram_dq[9] <> sram_dq[9]
sram_dq[10] <> sram_dq[10]
sram_dq[11] <> sram_dq[11]
sram_dq[12] <> sram_dq[12]
sram_dq[13] <> sram_dq[13]
sram_dq[14] <> sram_dq[14]
sram_dq[15] <> sram_dq[15]
sram_addr[0] <= pipe_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[1] <= pipe_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[2] <= pipe_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[3] <= pipe_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[4] <= pipe_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[5] <= pipe_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[6] <= pipe_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[7] <= pipe_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[8] <= pipe_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[9] <= pipe_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[10] <= pipe_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[11] <= pipe_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[12] <= pipe_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[13] <= pipe_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[14] <= pipe_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[15] <= pipe_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[16] <= pipe_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[17] <= pipe_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[18] <= pipe_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sram_addr[19] <= pipe_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sram_ub_n <= pipe_sel_n[1].DB_MAX_OUTPUT_PORT_TYPE
sram_lb_n <= pipe_sel_n[0].DB_MAX_OUTPUT_PORT_TYPE
sram_we_n <= pipe_we_n.DB_MAX_OUTPUT_PORT_TYPE
sram_ce_n <= sram_ce_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_oe_n <= pipe_oe_n.DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst
clk => fifo_1c1r1w:fifo.clk
clk => addr_counter_max[0].CLK
clk => addr_counter_max[1].CLK
clk => addr_counter_max[2].CLK
clk => addr_counter_max[3].CLK
clk => addr_counter_max[4].CLK
clk => addr_counter_max[5].CLK
clk => addr_counter_max[6].CLK
clk => addr_counter_max[7].CLK
clk => addr_counter_max[8].CLK
clk => addr_counter_max[9].CLK
clk => addr_counter_max[10].CLK
clk => addr_counter_max[11].CLK
clk => addr_counter_max[12].CLK
clk => addr_counter_max[13].CLK
clk => addr_counter_max[14].CLK
clk => addr_counter_max[15].CLK
clk => addr_counter_max[16].CLK
clk => addr_counter_max[17].CLK
clk => addr_counter_max[18].CLK
clk => addr_counter_max[19].CLK
clk => addr_counter[0].CLK
clk => addr_counter[1].CLK
clk => addr_counter[2].CLK
clk => addr_counter[3].CLK
clk => addr_counter[4].CLK
clk => addr_counter[5].CLK
clk => addr_counter[6].CLK
clk => addr_counter[7].CLK
clk => addr_counter[8].CLK
clk => addr_counter[9].CLK
clk => addr_counter[10].CLK
clk => addr_counter[11].CLK
clk => addr_counter[12].CLK
clk => addr_counter[13].CLK
clk => addr_counter[14].CLK
clk => addr_counter[15].CLK
clk => addr_counter[16].CLK
clk => addr_counter[17].CLK
clk => addr_counter[18].CLK
clk => addr_counter[19].CLK
clk => dcfifo:dcfifo_component.wrclk
clk => fc_fsm_state~1.DATAIN
clk => dfu_state~1.DATAIN
res_n => fifo_1c1r1w:fifo.res_n
res_n => dcfifo:dcfifo_component.aclr
res_n => addr_counter_max[0].ACLR
res_n => addr_counter_max[1].ACLR
res_n => addr_counter_max[2].ACLR
res_n => addr_counter_max[3].ACLR
res_n => addr_counter_max[4].ACLR
res_n => addr_counter_max[5].ACLR
res_n => addr_counter_max[6].ACLR
res_n => addr_counter_max[7].ACLR
res_n => addr_counter_max[8].ACLR
res_n => addr_counter_max[9].ACLR
res_n => addr_counter_max[10].ACLR
res_n => addr_counter_max[11].ACLR
res_n => addr_counter_max[12].ACLR
res_n => addr_counter_max[13].ACLR
res_n => addr_counter_max[14].ACLR
res_n => addr_counter_max[15].ACLR
res_n => addr_counter_max[16].ACLR
res_n => addr_counter_max[17].ACLR
res_n => addr_counter_max[18].ACLR
res_n => addr_counter_max[19].ACLR
res_n => addr_counter[0].ACLR
res_n => addr_counter[1].ACLR
res_n => addr_counter[2].ACLR
res_n => addr_counter[3].ACLR
res_n => addr_counter[4].ACLR
res_n => addr_counter[5].ACLR
res_n => addr_counter[6].ACLR
res_n => addr_counter[7].ACLR
res_n => addr_counter[8].ACLR
res_n => addr_counter[9].ACLR
res_n => addr_counter[10].ACLR
res_n => addr_counter[11].ACLR
res_n => addr_counter[12].ACLR
res_n => addr_counter[13].ACLR
res_n => addr_counter[14].ACLR
res_n => addr_counter[15].ACLR
res_n => addr_counter[16].ACLR
res_n => addr_counter[17].ACLR
res_n => addr_counter[18].ACLR
res_n => addr_counter[19].ACLR
res_n => fc_fsm_state~3.DATAIN
res_n => dfu_state~3.DATAIN
display_clk => dcfifo:dcfifo_component.rdclk
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_8BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => addr_counter_max_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_16BIT => fc_fsm_state_next.OUTPUTSELECT
color_depth.COLOR_DEPTH_24BIT => ~NO_FANOUT~
framebuffer_addr[0] => addr_counter_max_next.DATAB
framebuffer_addr[0] => addr_counter_max_next.DATAB
framebuffer_addr[0] => Selector24.IN2
framebuffer_addr[1] => addr_counter_max_next.DATAB
framebuffer_addr[1] => addr_counter_max_next.DATAB
framebuffer_addr[1] => Selector23.IN2
framebuffer_addr[2] => addr_counter_max_next.DATAB
framebuffer_addr[2] => addr_counter_max_next.DATAB
framebuffer_addr[2] => Selector22.IN2
framebuffer_addr[3] => addr_counter_max_next.DATAB
framebuffer_addr[3] => addr_counter_max_next.DATAB
framebuffer_addr[3] => Selector21.IN2
framebuffer_addr[4] => addr_counter_max_next.DATAB
framebuffer_addr[4] => addr_counter_max_next.DATAB
framebuffer_addr[4] => Selector20.IN2
framebuffer_addr[5] => addr_counter_max_next.DATAB
framebuffer_addr[5] => addr_counter_max_next.DATAB
framebuffer_addr[5] => Selector19.IN2
framebuffer_addr[6] => addr_counter_max_next.DATAB
framebuffer_addr[6] => addr_counter_max_next.DATAB
framebuffer_addr[6] => Selector18.IN2
framebuffer_addr[7] => addr_counter_max_next.DATAB
framebuffer_addr[7] => addr_counter_max_next.DATAB
framebuffer_addr[7] => Selector17.IN2
framebuffer_addr[8] => addr_counter_max_next.DATAB
framebuffer_addr[8] => addr_counter_max_next.DATAB
framebuffer_addr[8] => Selector16.IN2
framebuffer_addr[9] => Add0.IN22
framebuffer_addr[9] => addr_counter_max_next.DATAB
framebuffer_addr[9] => Selector15.IN2
framebuffer_addr[10] => Add0.IN21
framebuffer_addr[10] => Add1.IN20
framebuffer_addr[10] => Selector14.IN2
framebuffer_addr[11] => Add0.IN20
framebuffer_addr[11] => Add1.IN19
framebuffer_addr[11] => Selector13.IN2
framebuffer_addr[12] => Add0.IN19
framebuffer_addr[12] => Add1.IN18
framebuffer_addr[12] => Selector12.IN2
framebuffer_addr[13] => Add0.IN18
framebuffer_addr[13] => Add1.IN17
framebuffer_addr[13] => Selector11.IN2
framebuffer_addr[14] => Add0.IN17
framebuffer_addr[14] => Add1.IN16
framebuffer_addr[14] => Selector10.IN2
framebuffer_addr[15] => Add0.IN16
framebuffer_addr[15] => Add1.IN15
framebuffer_addr[15] => Selector9.IN2
framebuffer_addr[16] => Add0.IN15
framebuffer_addr[16] => Add1.IN14
framebuffer_addr[16] => Selector8.IN2
framebuffer_addr[17] => Add0.IN14
framebuffer_addr[17] => Add1.IN13
framebuffer_addr[17] => Selector7.IN2
framebuffer_addr[18] => Add0.IN13
framebuffer_addr[18] => Add1.IN12
framebuffer_addr[18] => Selector6.IN2
framebuffer_addr[19] => Add0.IN12
framebuffer_addr[19] => Add1.IN11
framebuffer_addr[19] => Selector5.IN2
frame_begin <= frame_begin.DB_MAX_OUTPUT_PORT_TYPE
wb_cyc_o <= wb_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wb_stb_o <= wb_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wb_we_o <= <GND>
wb_ack_i => Selector3.IN4
wb_ack_i => fifo_1c1r1w:fifo.wr
wb_ack_i => Selector4.IN3
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_stall_i => addr_counter_next.OUTPUTSELECT
wb_addr_o[0] <= addr_counter[0].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[1] <= addr_counter[1].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[2] <= addr_counter[2].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[3] <= addr_counter[3].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[4] <= addr_counter[4].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[5] <= addr_counter[5].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[6] <= addr_counter[6].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[7] <= addr_counter[7].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[8] <= addr_counter[8].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[9] <= addr_counter[9].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[10] <= addr_counter[10].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[11] <= addr_counter[11].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[12] <= addr_counter[12].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[13] <= addr_counter[13].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[14] <= addr_counter[14].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[15] <= addr_counter[15].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[16] <= addr_counter[16].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[17] <= addr_counter[17].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[18] <= addr_counter[18].DB_MAX_OUTPUT_PORT_TYPE
wb_addr_o[19] <= addr_counter[19].DB_MAX_OUTPUT_PORT_TYPE
wb_data_i[0] => fifo_1c1r1w:fifo.wr_data[0]
wb_data_i[1] => fifo_1c1r1w:fifo.wr_data[1]
wb_data_i[2] => fifo_1c1r1w:fifo.wr_data[2]
wb_data_i[3] => fifo_1c1r1w:fifo.wr_data[3]
wb_data_i[4] => fifo_1c1r1w:fifo.wr_data[4]
wb_data_i[5] => fifo_1c1r1w:fifo.wr_data[5]
wb_data_i[6] => fifo_1c1r1w:fifo.wr_data[6]
wb_data_i[7] => fifo_1c1r1w:fifo.wr_data[7]
wb_data_i[8] => fifo_1c1r1w:fifo.wr_data[8]
wb_data_i[9] => fifo_1c1r1w:fifo.wr_data[9]
wb_data_i[10] => fifo_1c1r1w:fifo.wr_data[10]
wb_data_i[11] => fifo_1c1r1w:fifo.wr_data[11]
wb_data_i[12] => fifo_1c1r1w:fifo.wr_data[12]
wb_data_i[13] => fifo_1c1r1w:fifo.wr_data[13]
wb_data_i[14] => fifo_1c1r1w:fifo.wr_data[14]
wb_data_i[15] => fifo_1c1r1w:fifo.wr_data[15]
wb_sel_o[0] <= <VCC>
wb_sel_o[1] <= <VCC>
display_read => dcfifo:dcfifo_component.rdreq
display_data_out[0] <= dcfifo:dcfifo_component.q[0]
display_data_out[1] <= dcfifo:dcfifo_component.q[1]
display_data_out[2] <= dcfifo:dcfifo_component.q[2]
display_data_out[3] <= dcfifo:dcfifo_component.q[3]
display_data_out[4] <= dcfifo:dcfifo_component.q[4]
display_data_out[5] <= dcfifo:dcfifo_component.q[5]
display_data_out[6] <= dcfifo:dcfifo_component.q[6]
display_data_out[7] <= dcfifo:dcfifo_component.q[7]
display_data_out[8] <= dcfifo:dcfifo_component.q[8]
display_data_out[9] <= dcfifo:dcfifo_component.q[9]
display_data_out[10] <= dcfifo:dcfifo_component.q[10]
display_data_out[11] <= dcfifo:dcfifo_component.q[11]
display_data_out[12] <= dcfifo:dcfifo_component.q[12]
display_data_out[13] <= dcfifo:dcfifo_component.q[13]
display_data_out[14] <= dcfifo:dcfifo_component.q[14]
display_data_out[15] <= dcfifo:dcfifo_component.q[15]
display_data_out[16] <= dcfifo:dcfifo_component.q[16]
display_data_out[17] <= dcfifo:dcfifo_component.q[17]
display_data_out[18] <= dcfifo:dcfifo_component.q[18]
display_data_out[19] <= dcfifo:dcfifo_component.q[19]
display_data_out[20] <= dcfifo:dcfifo_component.q[20]
display_data_out[21] <= dcfifo:dcfifo_component.q[21]
display_data_out[22] <= dcfifo:dcfifo_component.q[22]
display_data_out[23] <= dcfifo:dcfifo_component.q[23]


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo
clk => dp_ram_1c1r1w:memory_inst.clk
clk => \GENERATE_FILL_LEVEL:fill_level_int[0].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[1].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[2].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[3].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[4].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[5].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[6].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[7].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[8].CLK
clk => \GENERATE_FILL_LEVEL:fill_level_int[9].CLK
clk => empty_int.CLK
clk => full_int.CLK
clk => write_address[0].CLK
clk => write_address[1].CLK
clk => write_address[2].CLK
clk => write_address[3].CLK
clk => write_address[4].CLK
clk => write_address[5].CLK
clk => write_address[6].CLK
clk => write_address[7].CLK
clk => write_address[8].CLK
clk => write_address[9].CLK
clk => read_address[0].CLK
clk => read_address[1].CLK
clk => read_address[2].CLK
clk => read_address[3].CLK
clk => read_address[4].CLK
clk => read_address[5].CLK
clk => read_address[6].CLK
clk => read_address[7].CLK
clk => read_address[8].CLK
clk => read_address[9].CLK
res_n => empty_int.PRESET
res_n => full_int.ACLR
res_n => write_address[0].ACLR
res_n => write_address[1].ACLR
res_n => write_address[2].ACLR
res_n => write_address[3].ACLR
res_n => write_address[4].ACLR
res_n => write_address[5].ACLR
res_n => write_address[6].ACLR
res_n => write_address[7].ACLR
res_n => write_address[8].ACLR
res_n => write_address[9].ACLR
res_n => read_address[0].ACLR
res_n => read_address[1].ACLR
res_n => read_address[2].ACLR
res_n => read_address[3].ACLR
res_n => read_address[4].ACLR
res_n => read_address[5].ACLR
res_n => read_address[6].ACLR
res_n => read_address[7].ACLR
res_n => read_address[8].ACLR
res_n => read_address[9].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[0].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[1].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[2].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[3].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[4].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[5].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[6].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[7].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[8].ACLR
res_n => \GENERATE_FILL_LEVEL:fill_level_int[9].ACLR
rd_data[0] <= dp_ram_1c1r1w:memory_inst.rd1_data[0]
rd_data[1] <= dp_ram_1c1r1w:memory_inst.rd1_data[1]
rd_data[2] <= dp_ram_1c1r1w:memory_inst.rd1_data[2]
rd_data[3] <= dp_ram_1c1r1w:memory_inst.rd1_data[3]
rd_data[4] <= dp_ram_1c1r1w:memory_inst.rd1_data[4]
rd_data[5] <= dp_ram_1c1r1w:memory_inst.rd1_data[5]
rd_data[6] <= dp_ram_1c1r1w:memory_inst.rd1_data[6]
rd_data[7] <= dp_ram_1c1r1w:memory_inst.rd1_data[7]
rd_data[8] <= dp_ram_1c1r1w:memory_inst.rd1_data[8]
rd_data[9] <= dp_ram_1c1r1w:memory_inst.rd1_data[9]
rd_data[10] <= dp_ram_1c1r1w:memory_inst.rd1_data[10]
rd_data[11] <= dp_ram_1c1r1w:memory_inst.rd1_data[11]
rd_data[12] <= dp_ram_1c1r1w:memory_inst.rd1_data[12]
rd_data[13] <= dp_ram_1c1r1w:memory_inst.rd1_data[13]
rd_data[14] <= dp_ram_1c1r1w:memory_inst.rd1_data[14]
rd_data[15] <= dp_ram_1c1r1w:memory_inst.rd1_data[15]
rd => full_next.OUTPUTSELECT
rd => empty_next.OUTPUTSELECT
rd => rd_int.IN1
wr_data[0] => dp_ram_1c1r1w:memory_inst.wr2_data[0]
wr_data[1] => dp_ram_1c1r1w:memory_inst.wr2_data[1]
wr_data[2] => dp_ram_1c1r1w:memory_inst.wr2_data[2]
wr_data[3] => dp_ram_1c1r1w:memory_inst.wr2_data[3]
wr_data[4] => dp_ram_1c1r1w:memory_inst.wr2_data[4]
wr_data[5] => dp_ram_1c1r1w:memory_inst.wr2_data[5]
wr_data[6] => dp_ram_1c1r1w:memory_inst.wr2_data[6]
wr_data[7] => dp_ram_1c1r1w:memory_inst.wr2_data[7]
wr_data[8] => dp_ram_1c1r1w:memory_inst.wr2_data[8]
wr_data[9] => dp_ram_1c1r1w:memory_inst.wr2_data[9]
wr_data[10] => dp_ram_1c1r1w:memory_inst.wr2_data[10]
wr_data[11] => dp_ram_1c1r1w:memory_inst.wr2_data[11]
wr_data[12] => dp_ram_1c1r1w:memory_inst.wr2_data[12]
wr_data[13] => dp_ram_1c1r1w:memory_inst.wr2_data[13]
wr_data[14] => dp_ram_1c1r1w:memory_inst.wr2_data[14]
wr_data[15] => dp_ram_1c1r1w:memory_inst.wr2_data[15]
wr => empty_next.OUTPUTSELECT
wr => full_next.OUTPUTSELECT
wr => wr_int.IN1
empty <= empty_int.DB_MAX_OUTPUT_PORT_TYPE
full <= full_int.DB_MAX_OUTPUT_PORT_TYPE
fill_level[0] <= \GENERATE_FILL_LEVEL:fill_level_int[0].DB_MAX_OUTPUT_PORT_TYPE
fill_level[1] <= \GENERATE_FILL_LEVEL:fill_level_int[1].DB_MAX_OUTPUT_PORT_TYPE
fill_level[2] <= \GENERATE_FILL_LEVEL:fill_level_int[2].DB_MAX_OUTPUT_PORT_TYPE
fill_level[3] <= \GENERATE_FILL_LEVEL:fill_level_int[3].DB_MAX_OUTPUT_PORT_TYPE
fill_level[4] <= \GENERATE_FILL_LEVEL:fill_level_int[4].DB_MAX_OUTPUT_PORT_TYPE
fill_level[5] <= \GENERATE_FILL_LEVEL:fill_level_int[5].DB_MAX_OUTPUT_PORT_TYPE
fill_level[6] <= \GENERATE_FILL_LEVEL:fill_level_int[6].DB_MAX_OUTPUT_PORT_TYPE
fill_level[7] <= \GENERATE_FILL_LEVEL:fill_level_int[7].DB_MAX_OUTPUT_PORT_TYPE
fill_level[8] <= \GENERATE_FILL_LEVEL:fill_level_int[8].DB_MAX_OUTPUT_PORT_TYPE
fill_level[9] <= \GENERATE_FILL_LEVEL:fill_level_int[9].DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst
clk => ram~26.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => rd1_data[0]~reg0.CLK
clk => rd1_data[1]~reg0.CLK
clk => rd1_data[2]~reg0.CLK
clk => rd1_data[3]~reg0.CLK
clk => rd1_data[4]~reg0.CLK
clk => rd1_data[5]~reg0.CLK
clk => rd1_data[6]~reg0.CLK
clk => rd1_data[7]~reg0.CLK
clk => rd1_data[8]~reg0.CLK
clk => rd1_data[9]~reg0.CLK
clk => rd1_data[10]~reg0.CLK
clk => rd1_data[11]~reg0.CLK
clk => rd1_data[12]~reg0.CLK
clk => rd1_data[13]~reg0.CLK
clk => rd1_data[14]~reg0.CLK
clk => rd1_data[15]~reg0.CLK
clk => ram.CLK0
rd1_addr[0] => ram.RADDR
rd1_addr[1] => ram.RADDR1
rd1_addr[2] => ram.RADDR2
rd1_addr[3] => ram.RADDR3
rd1_addr[4] => ram.RADDR4
rd1_addr[5] => ram.RADDR5
rd1_addr[6] => ram.RADDR6
rd1_addr[7] => ram.RADDR7
rd1_addr[8] => ram.RADDR8
rd1_addr[9] => ram.RADDR9
rd1_data[0] <= rd1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[1] <= rd1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[2] <= rd1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[3] <= rd1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[4] <= rd1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[5] <= rd1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[6] <= rd1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[7] <= rd1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[8] <= rd1_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[9] <= rd1_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[10] <= rd1_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[11] <= rd1_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[12] <= rd1_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[13] <= rd1_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[14] <= rd1_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[15] <= rd1_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1 => rd1_data[0]~reg0.ENA
rd1 => rd1_data[1]~reg0.ENA
rd1 => rd1_data[2]~reg0.ENA
rd1 => rd1_data[3]~reg0.ENA
rd1 => rd1_data[4]~reg0.ENA
rd1 => rd1_data[5]~reg0.ENA
rd1 => rd1_data[6]~reg0.ENA
rd1 => rd1_data[7]~reg0.ENA
rd1 => rd1_data[8]~reg0.ENA
rd1 => rd1_data[9]~reg0.ENA
rd1 => rd1_data[10]~reg0.ENA
rd1 => rd1_data[11]~reg0.ENA
rd1 => rd1_data[12]~reg0.ENA
rd1 => rd1_data[13]~reg0.ENA
rd1 => rd1_data[14]~reg0.ENA
rd1 => rd1_data[15]~reg0.ENA
wr2_addr[0] => ram~9.DATAIN
wr2_addr[0] => ram.WADDR
wr2_addr[1] => ram~8.DATAIN
wr2_addr[1] => ram.WADDR1
wr2_addr[2] => ram~7.DATAIN
wr2_addr[2] => ram.WADDR2
wr2_addr[3] => ram~6.DATAIN
wr2_addr[3] => ram.WADDR3
wr2_addr[4] => ram~5.DATAIN
wr2_addr[4] => ram.WADDR4
wr2_addr[5] => ram~4.DATAIN
wr2_addr[5] => ram.WADDR5
wr2_addr[6] => ram~3.DATAIN
wr2_addr[6] => ram.WADDR6
wr2_addr[7] => ram~2.DATAIN
wr2_addr[7] => ram.WADDR7
wr2_addr[8] => ram~1.DATAIN
wr2_addr[8] => ram.WADDR8
wr2_addr[9] => ram~0.DATAIN
wr2_addr[9] => ram.WADDR9
wr2_data[0] => ram~25.DATAIN
wr2_data[0] => ram.DATAIN
wr2_data[1] => ram~24.DATAIN
wr2_data[1] => ram.DATAIN1
wr2_data[2] => ram~23.DATAIN
wr2_data[2] => ram.DATAIN2
wr2_data[3] => ram~22.DATAIN
wr2_data[3] => ram.DATAIN3
wr2_data[4] => ram~21.DATAIN
wr2_data[4] => ram.DATAIN4
wr2_data[5] => ram~20.DATAIN
wr2_data[5] => ram.DATAIN5
wr2_data[6] => ram~19.DATAIN
wr2_data[6] => ram.DATAIN6
wr2_data[7] => ram~18.DATAIN
wr2_data[7] => ram.DATAIN7
wr2_data[8] => ram~17.DATAIN
wr2_data[8] => ram.DATAIN8
wr2_data[9] => ram~16.DATAIN
wr2_data[9] => ram.DATAIN9
wr2_data[10] => ram~15.DATAIN
wr2_data[10] => ram.DATAIN10
wr2_data[11] => ram~14.DATAIN
wr2_data[11] => ram.DATAIN11
wr2_data[12] => ram~13.DATAIN
wr2_data[12] => ram.DATAIN12
wr2_data[13] => ram~12.DATAIN
wr2_data[13] => ram.DATAIN13
wr2_data[14] => ram~11.DATAIN
wr2_data[14] => ram.DATAIN14
wr2_data[15] => ram~10.DATAIN
wr2_data[15] => ram.DATAIN15
wr2 => ram~26.DATAIN
wr2 => ram.WE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component
data[0] => dcfifo_ifj1:auto_generated.data[0]
data[1] => dcfifo_ifj1:auto_generated.data[1]
data[2] => dcfifo_ifj1:auto_generated.data[2]
data[3] => dcfifo_ifj1:auto_generated.data[3]
data[4] => dcfifo_ifj1:auto_generated.data[4]
data[5] => dcfifo_ifj1:auto_generated.data[5]
data[6] => dcfifo_ifj1:auto_generated.data[6]
data[7] => dcfifo_ifj1:auto_generated.data[7]
data[8] => dcfifo_ifj1:auto_generated.data[8]
data[9] => dcfifo_ifj1:auto_generated.data[9]
data[10] => dcfifo_ifj1:auto_generated.data[10]
data[11] => dcfifo_ifj1:auto_generated.data[11]
data[12] => dcfifo_ifj1:auto_generated.data[12]
data[13] => dcfifo_ifj1:auto_generated.data[13]
data[14] => dcfifo_ifj1:auto_generated.data[14]
data[15] => dcfifo_ifj1:auto_generated.data[15]
data[16] => dcfifo_ifj1:auto_generated.data[16]
data[17] => dcfifo_ifj1:auto_generated.data[17]
data[18] => dcfifo_ifj1:auto_generated.data[18]
data[19] => dcfifo_ifj1:auto_generated.data[19]
data[20] => dcfifo_ifj1:auto_generated.data[20]
data[21] => dcfifo_ifj1:auto_generated.data[21]
data[22] => dcfifo_ifj1:auto_generated.data[22]
data[23] => dcfifo_ifj1:auto_generated.data[23]
q[0] <= dcfifo_ifj1:auto_generated.q[0]
q[1] <= dcfifo_ifj1:auto_generated.q[1]
q[2] <= dcfifo_ifj1:auto_generated.q[2]
q[3] <= dcfifo_ifj1:auto_generated.q[3]
q[4] <= dcfifo_ifj1:auto_generated.q[4]
q[5] <= dcfifo_ifj1:auto_generated.q[5]
q[6] <= dcfifo_ifj1:auto_generated.q[6]
q[7] <= dcfifo_ifj1:auto_generated.q[7]
q[8] <= dcfifo_ifj1:auto_generated.q[8]
q[9] <= dcfifo_ifj1:auto_generated.q[9]
q[10] <= dcfifo_ifj1:auto_generated.q[10]
q[11] <= dcfifo_ifj1:auto_generated.q[11]
q[12] <= dcfifo_ifj1:auto_generated.q[12]
q[13] <= dcfifo_ifj1:auto_generated.q[13]
q[14] <= dcfifo_ifj1:auto_generated.q[14]
q[15] <= dcfifo_ifj1:auto_generated.q[15]
q[16] <= dcfifo_ifj1:auto_generated.q[16]
q[17] <= dcfifo_ifj1:auto_generated.q[17]
q[18] <= dcfifo_ifj1:auto_generated.q[18]
q[19] <= dcfifo_ifj1:auto_generated.q[19]
q[20] <= dcfifo_ifj1:auto_generated.q[20]
q[21] <= dcfifo_ifj1:auto_generated.q[21]
q[22] <= dcfifo_ifj1:auto_generated.q[22]
q[23] <= dcfifo_ifj1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ifj1:auto_generated.rdclk
rdreq => dcfifo_ifj1:auto_generated.rdreq
wrclk => dcfifo_ifj1:auto_generated.wrclk
wrreq => dcfifo_ifj1:auto_generated.wrreq
aclr => dcfifo_ifj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ifj1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => altsyncram_6271:fifo_ram.aclr1
aclr => rdptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_6271:fifo_ram.data_a[0]
data[1] => altsyncram_6271:fifo_ram.data_a[1]
data[2] => altsyncram_6271:fifo_ram.data_a[2]
data[3] => altsyncram_6271:fifo_ram.data_a[3]
data[4] => altsyncram_6271:fifo_ram.data_a[4]
data[5] => altsyncram_6271:fifo_ram.data_a[5]
data[6] => altsyncram_6271:fifo_ram.data_a[6]
data[7] => altsyncram_6271:fifo_ram.data_a[7]
data[8] => altsyncram_6271:fifo_ram.data_a[8]
data[9] => altsyncram_6271:fifo_ram.data_a[9]
data[10] => altsyncram_6271:fifo_ram.data_a[10]
data[11] => altsyncram_6271:fifo_ram.data_a[11]
data[12] => altsyncram_6271:fifo_ram.data_a[12]
data[13] => altsyncram_6271:fifo_ram.data_a[13]
data[14] => altsyncram_6271:fifo_ram.data_a[14]
data[15] => altsyncram_6271:fifo_ram.data_a[15]
data[16] => altsyncram_6271:fifo_ram.data_a[16]
data[17] => altsyncram_6271:fifo_ram.data_a[17]
data[18] => altsyncram_6271:fifo_ram.data_a[18]
data[19] => altsyncram_6271:fifo_ram.data_a[19]
data[20] => altsyncram_6271:fifo_ram.data_a[20]
data[21] => altsyncram_6271:fifo_ram.data_a[21]
data[22] => altsyncram_6271:fifo_ram.data_a[22]
data[23] => altsyncram_6271:fifo_ram.data_a[23]
q[0] <= altsyncram_6271:fifo_ram.q_b[0]
q[1] <= altsyncram_6271:fifo_ram.q_b[1]
q[2] <= altsyncram_6271:fifo_ram.q_b[2]
q[3] <= altsyncram_6271:fifo_ram.q_b[3]
q[4] <= altsyncram_6271:fifo_ram.q_b[4]
q[5] <= altsyncram_6271:fifo_ram.q_b[5]
q[6] <= altsyncram_6271:fifo_ram.q_b[6]
q[7] <= altsyncram_6271:fifo_ram.q_b[7]
q[8] <= altsyncram_6271:fifo_ram.q_b[8]
q[9] <= altsyncram_6271:fifo_ram.q_b[9]
q[10] <= altsyncram_6271:fifo_ram.q_b[10]
q[11] <= altsyncram_6271:fifo_ram.q_b[11]
q[12] <= altsyncram_6271:fifo_ram.q_b[12]
q[13] <= altsyncram_6271:fifo_ram.q_b[13]
q[14] <= altsyncram_6271:fifo_ram.q_b[14]
q[15] <= altsyncram_6271:fifo_ram.q_b[15]
q[16] <= altsyncram_6271:fifo_ram.q_b[16]
q[17] <= altsyncram_6271:fifo_ram.q_b[17]
q[18] <= altsyncram_6271:fifo_ram.q_b[18]
q[19] <= altsyncram_6271:fifo_ram.q_b[19]
q[20] <= altsyncram_6271:fifo_ram.q_b[20]
q[21] <= altsyncram_6271:fifo_ram.q_b[21]
q[22] <= altsyncram_6271:fifo_ram.q_b[22]
q[23] <= altsyncram_6271:fifo_ram.q_b[23]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_6271:fifo_ram.clock1
rdclk => alt_synch_pipe_9pl:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_6271:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_apl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|altsyncram_6271:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
clock => dffpipe_qe9:dffpipe12.clock
clrn => dffpipe_qe9:dffpipe12.clrn
d[0] => dffpipe_qe9:dffpipe12.d[0]
d[1] => dffpipe_qe9:dffpipe12.d[1]
d[2] => dffpipe_qe9:dffpipe12.d[2]
d[3] => dffpipe_qe9:dffpipe12.d[3]
d[4] => dffpipe_qe9:dffpipe12.d[4]
d[5] => dffpipe_qe9:dffpipe12.d[5]
d[6] => dffpipe_qe9:dffpipe12.d[6]
d[7] => dffpipe_qe9:dffpipe12.d[7]
d[8] => dffpipe_qe9:dffpipe12.d[8]
d[9] => dffpipe_qe9:dffpipe12.d[9]
d[10] => dffpipe_qe9:dffpipe12.d[10]
q[0] <= dffpipe_qe9:dffpipe12.q[0]
q[1] <= dffpipe_qe9:dffpipe12.q[1]
q[2] <= dffpipe_qe9:dffpipe12.q[2]
q[3] <= dffpipe_qe9:dffpipe12.q[3]
q[4] <= dffpipe_qe9:dffpipe12.q[4]
q[5] <= dffpipe_qe9:dffpipe12.q[5]
q[6] <= dffpipe_qe9:dffpipe12.q[6]
q[7] <= dffpipe_qe9:dffpipe12.q[7]
q[8] <= dffpipe_qe9:dffpipe12.q[8]
q[9] <= dffpipe_qe9:dffpipe12.q[9]
q[10] <= dffpipe_qe9:dffpipe12.q[10]


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|dffpipe_3dc:wraclr
clock => dffe15a[0].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[0].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
clock => dffpipe_re9:dffpipe17.clock
clrn => dffpipe_re9:dffpipe17.clrn
d[0] => dffpipe_re9:dffpipe17.d[0]
d[1] => dffpipe_re9:dffpipe17.d[1]
d[2] => dffpipe_re9:dffpipe17.d[2]
d[3] => dffpipe_re9:dffpipe17.d[3]
d[4] => dffpipe_re9:dffpipe17.d[4]
d[5] => dffpipe_re9:dffpipe17.d[5]
d[6] => dffpipe_re9:dffpipe17.d[6]
d[7] => dffpipe_re9:dffpipe17.d[7]
d[8] => dffpipe_re9:dffpipe17.d[8]
d[9] => dffpipe_re9:dffpipe17.d[9]
d[10] => dffpipe_re9:dffpipe17.d[10]
q[0] <= dffpipe_re9:dffpipe17.q[0]
q[1] <= dffpipe_re9:dffpipe17.q[1]
q[2] <= dffpipe_re9:dffpipe17.q[2]
q[3] <= dffpipe_re9:dffpipe17.q[3]
q[4] <= dffpipe_re9:dffpipe17.q[4]
q[5] <= dffpipe_re9:dffpipe17.q[5]
q[6] <= dffpipe_re9:dffpipe17.q[6]
q[7] <= dffpipe_re9:dffpipe17.q[7]
q[8] <= dffpipe_re9:dffpipe17.q[8]
q[9] <= dffpipe_re9:dffpipe17.q[9]
q[10] <= dffpipe_re9:dffpipe17.q[10]


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe17
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe19a[10].DB_MAX_OUTPUT_PORT_TYPE


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top|graphics_controller:gcntrl_inst|framereader:framereader_inst|dcfifo:dcfifo_component|dcfifo_ifj1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top|graphics_controller:gcntrl_inst|ltm_cntrl:ltm
clk => grest~reg0.CLK
clk => den~reg0.CLK
clk => b[0]~reg0.CLK
clk => b[1]~reg0.CLK
clk => b[2]~reg0.CLK
clk => b[3]~reg0.CLK
clk => b[4]~reg0.CLK
clk => b[5]~reg0.CLK
clk => b[6]~reg0.CLK
clk => b[7]~reg0.CLK
clk => g[0]~reg0.CLK
clk => g[1]~reg0.CLK
clk => g[2]~reg0.CLK
clk => g[3]~reg0.CLK
clk => g[4]~reg0.CLK
clk => g[5]~reg0.CLK
clk => g[6]~reg0.CLK
clk => g[7]~reg0.CLK
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => rd_data~reg0.CLK
clk => vd~reg0.CLK
clk => hd~reg0.CLK
clk => hline_cnt[0].CLK
clk => hline_cnt[1].CLK
clk => hline_cnt[2].CLK
clk => hline_cnt[3].CLK
clk => hline_cnt[4].CLK
clk => hline_cnt[5].CLK
clk => hline_cnt[6].CLK
clk => hline_cnt[7].CLK
clk => hline_cnt[8].CLK
clk => hline_cnt[9].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
res_n => grest~reg0.ACLR
res_n => den~reg0.ACLR
res_n => b[0]~reg0.ACLR
res_n => b[1]~reg0.ACLR
res_n => b[2]~reg0.ACLR
res_n => b[3]~reg0.ACLR
res_n => b[4]~reg0.ACLR
res_n => b[5]~reg0.ACLR
res_n => b[6]~reg0.ACLR
res_n => b[7]~reg0.ACLR
res_n => g[0]~reg0.ACLR
res_n => g[1]~reg0.ACLR
res_n => g[2]~reg0.ACLR
res_n => g[3]~reg0.ACLR
res_n => g[4]~reg0.ACLR
res_n => g[5]~reg0.ACLR
res_n => g[6]~reg0.ACLR
res_n => g[7]~reg0.ACLR
res_n => r[0]~reg0.ACLR
res_n => r[1]~reg0.ACLR
res_n => r[2]~reg0.ACLR
res_n => r[3]~reg0.ACLR
res_n => r[4]~reg0.ACLR
res_n => r[5]~reg0.ACLR
res_n => r[6]~reg0.ACLR
res_n => r[7]~reg0.ACLR
res_n => rd_data~reg0.ACLR
res_n => vd~reg0.PRESET
res_n => hd~reg0.PRESET
res_n => hline_cnt[0].ACLR
res_n => hline_cnt[1].ACLR
res_n => hline_cnt[2].ACLR
res_n => hline_cnt[3].ACLR
res_n => hline_cnt[4].ACLR
res_n => hline_cnt[5].ACLR
res_n => hline_cnt[6].ACLR
res_n => hline_cnt[7].ACLR
res_n => hline_cnt[8].ACLR
res_n => hline_cnt[9].ACLR
res_n => clk_cnt[0].ACLR
res_n => clk_cnt[1].ACLR
res_n => clk_cnt[2].ACLR
res_n => clk_cnt[3].ACLR
res_n => clk_cnt[4].ACLR
res_n => clk_cnt[5].ACLR
res_n => clk_cnt[6].ACLR
res_n => clk_cnt[7].ACLR
res_n => clk_cnt[8].ACLR
res_n => clk_cnt[9].ACLR
res_n => clk_cnt[10].ACLR
data[0] => b.DATAB
data[1] => b.DATAB
data[2] => b.DATAB
data[3] => b.DATAB
data[4] => b.DATAB
data[5] => b.DATAB
data[6] => b.DATAB
data[7] => b.DATAB
data[8] => g.DATAB
data[9] => g.DATAB
data[10] => g.DATAB
data[11] => g.DATAB
data[12] => g.DATAB
data[13] => g.DATAB
data[14] => g.DATAB
data[15] => g.DATAB
data[16] => r.DATAB
data[17] => r.DATAB
data[18] => r.DATAB
data[19] => r.DATAB
data[20] => r.DATAB
data[21] => r.DATAB
data[22] => r.DATAB
data[23] => r.DATAB
rd_data <= rd_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
hd <= hd~reg0.DB_MAX_OUTPUT_PORT_TYPE
vd <= vd~reg0.DB_MAX_OUTPUT_PORT_TYPE
den <= den~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grest <= grest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ps2_keyboard_controller:ps2_kbd_cntrl_inst
clk => ps2_transceiver:ps2_transceiver_inst.clk
clk => data_internal[0].CLK
clk => data_internal[1].CLK
clk => data_internal[2].CLK
clk => data_internal[3].CLK
clk => data_internal[4].CLK
clk => data_internal[5].CLK
clk => data_internal[6].CLK
clk => data_internal[7].CLK
clk => new_data.CLK
clk => keyboard_state~1.DATAIN
res_n => ps2_transceiver:ps2_transceiver_inst.res_n
res_n => data_internal[0].ACLR
res_n => data_internal[1].ACLR
res_n => data_internal[2].ACLR
res_n => data_internal[3].ACLR
res_n => data_internal[4].ACLR
res_n => data_internal[5].ACLR
res_n => data_internal[6].ACLR
res_n => data_internal[7].ACLR
res_n => new_data.ACLR
res_n => keyboard_state~3.DATAIN
new_scancode <= new_data.DB_MAX_OUTPUT_PORT_TYPE
scancode[0] <= data_internal[0].DB_MAX_OUTPUT_PORT_TYPE
scancode[1] <= data_internal[1].DB_MAX_OUTPUT_PORT_TYPE
scancode[2] <= data_internal[2].DB_MAX_OUTPUT_PORT_TYPE
scancode[3] <= data_internal[3].DB_MAX_OUTPUT_PORT_TYPE
scancode[4] <= data_internal[4].DB_MAX_OUTPUT_PORT_TYPE
scancode[5] <= data_internal[5].DB_MAX_OUTPUT_PORT_TYPE
scancode[6] <= data_internal[6].DB_MAX_OUTPUT_PORT_TYPE
scancode[7] <= data_internal[7].DB_MAX_OUTPUT_PORT_TYPE
ps2_clk <> ps2_transceiver:ps2_transceiver_inst.ps2_clk
ps2_data <> ps2_transceiver:ps2_transceiver_inst.ps2_data


|top|ps2_keyboard_controller:ps2_kbd_cntrl_inst|ps2_transceiver:ps2_transceiver_inst
clk => ps2_data_sync[2].CLK
clk => ps2_data_sync[1].CLK
clk => ps2_clk_sync[2].CLK
clk => ps2_clk_sync[1].CLK
clk => prepare_timeout2[0].CLK
clk => prepare_timeout2[1].CLK
clk => prepare_timeout2[2].CLK
clk => prepare_timeout2[3].CLK
clk => prepare_timeout2[4].CLK
clk => prepare_timeout2[5].CLK
clk => prepare_timeout2[6].CLK
clk => prepare_timeout2[7].CLK
clk => prepare_timeout2[8].CLK
clk => prepare_timeout1[0].CLK
clk => prepare_timeout1[1].CLK
clk => prepare_timeout1[2].CLK
clk => prepare_timeout1[3].CLK
clk => prepare_timeout1[4].CLK
clk => prepare_timeout1[5].CLK
clk => prepare_timeout1[6].CLK
clk => prepare_timeout1[7].CLK
clk => prepare_timeout1[8].CLK
clk => prepare_timeout1[9].CLK
clk => prepare_timeout1[10].CLK
clk => prepare_timeout1[11].CLK
clk => prepare_timeout1[12].CLK
clk => prepare_timeout1[13].CLK
clk => new_data~reg0.CLK
clk => parity.CLK
clk => output_data_internal[0].CLK
clk => output_data_internal[1].CLK
clk => output_data_internal[2].CLK
clk => output_data_internal[3].CLK
clk => output_data_internal[4].CLK
clk => output_data_internal[5].CLK
clk => output_data_internal[6].CLK
clk => output_data_internal[7].CLK
clk => ps2_data_hz.CLK
clk => ps2_data_internal.CLK
clk => ps2_clk_hz.CLK
clk => ps2_clk_internal.CLK
clk => ps2_clk_last.CLK
clk => ps2_transceiver_state~1.DATAIN
res_n => ps2_data_sync[2].PRESET
res_n => ps2_data_sync[1].PRESET
res_n => ps2_clk_sync[2].PRESET
res_n => ps2_clk_sync[1].PRESET
res_n => prepare_timeout2[0].ACLR
res_n => prepare_timeout2[1].ACLR
res_n => prepare_timeout2[2].ACLR
res_n => prepare_timeout2[3].ACLR
res_n => prepare_timeout2[4].ACLR
res_n => prepare_timeout2[5].ACLR
res_n => prepare_timeout2[6].ACLR
res_n => prepare_timeout2[7].ACLR
res_n => prepare_timeout2[8].ACLR
res_n => prepare_timeout1[0].ACLR
res_n => prepare_timeout1[1].ACLR
res_n => prepare_timeout1[2].ACLR
res_n => prepare_timeout1[3].ACLR
res_n => prepare_timeout1[4].ACLR
res_n => prepare_timeout1[5].ACLR
res_n => prepare_timeout1[6].ACLR
res_n => prepare_timeout1[7].ACLR
res_n => prepare_timeout1[8].ACLR
res_n => prepare_timeout1[9].ACLR
res_n => prepare_timeout1[10].ACLR
res_n => prepare_timeout1[11].ACLR
res_n => prepare_timeout1[12].ACLR
res_n => prepare_timeout1[13].ACLR
res_n => new_data~reg0.ACLR
res_n => parity.ACLR
res_n => output_data_internal[0].ACLR
res_n => output_data_internal[1].ACLR
res_n => output_data_internal[2].ACLR
res_n => output_data_internal[3].ACLR
res_n => output_data_internal[4].ACLR
res_n => output_data_internal[5].ACLR
res_n => output_data_internal[6].ACLR
res_n => output_data_internal[7].ACLR
res_n => ps2_data_hz.PRESET
res_n => ps2_data_internal.PRESET
res_n => ps2_clk_hz.PRESET
res_n => ps2_clk_internal.PRESET
res_n => ps2_clk_last.PRESET
res_n => ps2_transceiver_state~3.DATAIN
ps2_clk <> ps2_clk
ps2_data <> ps2_data
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
send_request => ps2_transceiver_state_next.OUTPUTSELECT
input_data[0] => parity_next.IN1
input_data[0] => Selector53.IN11
input_data[1] => parity_next.IN1
input_data[1] => Selector53.IN10
input_data[2] => parity_next.IN1
input_data[2] => Selector53.IN9
input_data[3] => parity_next.IN1
input_data[3] => Selector53.IN8
input_data[4] => parity_next.IN1
input_data[4] => Selector53.IN7
input_data[5] => parity_next.IN1
input_data[5] => Selector53.IN6
input_data[6] => parity_next.IN1
input_data[6] => Selector53.IN5
input_data[7] => parity_next.IN1
input_data[7] => Selector53.IN4
input_data_send_ok <= input_data_send_ok.DB_MAX_OUTPUT_PORT_TYPE
input_data_send_finished <= input_data_send_finished.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data_internal[0].DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data_internal[1].DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data_internal[2].DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data_internal[3].DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data_internal[4].DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data_internal[5].DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data_internal[6].DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data_internal[7].DB_MAX_OUTPUT_PORT_TYPE
new_data <= new_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ps2_ascii:ps2_ascii_inst
clk => rom_sync_1r:ascii_rom_inst.clk
clk => scancode_saved[0].CLK
clk => scancode_saved[1].CLK
clk => scancode_saved[2].CLK
clk => scancode_saved[3].CLK
clk => scancode_saved[4].CLK
clk => scancode_saved[5].CLK
clk => scancode_saved[6].CLK
clk => scancode_saved[7].CLK
clk => shift2.CLK
clk => shift1.CLK
clk => keyboard_state~1.DATAIN
res_n => scancode_saved[0].ACLR
res_n => scancode_saved[1].ACLR
res_n => scancode_saved[2].ACLR
res_n => scancode_saved[3].ACLR
res_n => scancode_saved[4].ACLR
res_n => scancode_saved[5].ACLR
res_n => scancode_saved[6].ACLR
res_n => scancode_saved[7].ACLR
res_n => shift2.ACLR
res_n => shift1.ACLR
res_n => keyboard_state~3.DATAIN
scancode[0] => Equal0.IN5
scancode[0] => Equal1.IN7
scancode[0] => Equal2.IN3
scancode[0] => Equal3.IN4
scancode[0] => scancode_saved[0].DATAIN
scancode[1] => Equal0.IN7
scancode[1] => Equal1.IN3
scancode[1] => Equal2.IN2
scancode[1] => Equal3.IN3
scancode[1] => scancode_saved[1].DATAIN
scancode[2] => Equal0.IN4
scancode[2] => Equal1.IN2
scancode[2] => Equal2.IN1
scancode[2] => Equal3.IN2
scancode[2] => scancode_saved[2].DATAIN
scancode[3] => Equal0.IN3
scancode[3] => Equal1.IN6
scancode[3] => Equal2.IN0
scancode[3] => Equal3.IN1
scancode[3] => scancode_saved[3].DATAIN
scancode[4] => Equal0.IN6
scancode[4] => Equal1.IN5
scancode[4] => Equal2.IN7
scancode[4] => Equal3.IN0
scancode[4] => scancode_saved[4].DATAIN
scancode[5] => Equal0.IN2
scancode[5] => Equal1.IN1
scancode[5] => Equal2.IN6
scancode[5] => Equal3.IN7
scancode[5] => scancode_saved[5].DATAIN
scancode[6] => Equal0.IN1
scancode[6] => Equal1.IN4
scancode[6] => Equal2.IN5
scancode[6] => Equal3.IN6
scancode[6] => scancode_saved[6].DATAIN
scancode[7] => Equal0.IN0
scancode[7] => Equal1.IN0
scancode[7] => Equal2.IN4
scancode[7] => Equal3.IN5
scancode[7] => scancode_saved[7].DATAIN
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
new_scancode => keyboard_state_next.OUTPUTSELECT
ascii[0] <= rom_sync_1r:ascii_rom_inst.data[0]
ascii[1] <= rom_sync_1r:ascii_rom_inst.data[1]
ascii[2] <= rom_sync_1r:ascii_rom_inst.data[2]
ascii[3] <= rom_sync_1r:ascii_rom_inst.data[3]
ascii[4] <= rom_sync_1r:ascii_rom_inst.data[4]
ascii[5] <= rom_sync_1r:ascii_rom_inst.data[5]
ascii[6] <= rom_sync_1r:ascii_rom_inst.data[6]
ascii[7] <= rom_sync_1r:ascii_rom_inst.data[7]
new_ascii <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|top|ps2_ascii:ps2_ascii_inst|rom_sync_1r:ascii_rom_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
addr[0] => Mux0.IN1033
addr[0] => Mux1.IN1033
addr[0] => Mux2.IN1033
addr[0] => Mux3.IN1033
addr[0] => Mux4.IN1033
addr[0] => Mux5.IN1033
addr[0] => Mux6.IN1033
addr[0] => Mux7.IN1033
addr[1] => Mux0.IN1032
addr[1] => Mux1.IN1032
addr[1] => Mux2.IN1032
addr[1] => Mux3.IN1032
addr[1] => Mux4.IN1032
addr[1] => Mux5.IN1032
addr[1] => Mux6.IN1032
addr[1] => Mux7.IN1032
addr[2] => Mux0.IN1031
addr[2] => Mux1.IN1031
addr[2] => Mux2.IN1031
addr[2] => Mux3.IN1031
addr[2] => Mux4.IN1031
addr[2] => Mux5.IN1031
addr[2] => Mux6.IN1031
addr[2] => Mux7.IN1031
addr[3] => Mux0.IN1030
addr[3] => Mux1.IN1030
addr[3] => Mux2.IN1030
addr[3] => Mux3.IN1030
addr[3] => Mux4.IN1030
addr[3] => Mux5.IN1030
addr[3] => Mux6.IN1030
addr[3] => Mux7.IN1030
addr[4] => Mux0.IN1029
addr[4] => Mux1.IN1029
addr[4] => Mux2.IN1029
addr[4] => Mux3.IN1029
addr[4] => Mux4.IN1029
addr[4] => Mux5.IN1029
addr[4] => Mux6.IN1029
addr[4] => Mux7.IN1029
addr[5] => Mux0.IN1028
addr[5] => Mux1.IN1028
addr[5] => Mux2.IN1028
addr[5] => Mux3.IN1028
addr[5] => Mux4.IN1028
addr[5] => Mux5.IN1028
addr[5] => Mux6.IN1028
addr[5] => Mux7.IN1028
addr[6] => Mux0.IN1027
addr[6] => Mux1.IN1027
addr[6] => Mux2.IN1027
addr[6] => Mux3.IN1027
addr[6] => Mux4.IN1027
addr[6] => Mux5.IN1027
addr[6] => Mux6.IN1027
addr[6] => Mux7.IN1027
addr[7] => Mux0.IN1026
addr[7] => Mux1.IN1026
addr[7] => Mux2.IN1026
addr[7] => Mux3.IN1026
addr[7] => Mux4.IN1026
addr[7] => Mux5.IN1026
addr[7] => Mux6.IN1026
addr[7] => Mux7.IN1026
addr[8] => Mux0.IN1025
addr[8] => Mux1.IN1025
addr[8] => Mux2.IN1025
addr[8] => Mux3.IN1025
addr[8] => Mux4.IN1025
addr[8] => Mux5.IN1025
addr[8] => Mux6.IN1025
addr[8] => Mux7.IN1025
addr[9] => Mux0.IN1024
addr[9] => Mux1.IN1024
addr[9] => Mux2.IN1024
addr[9] => Mux3.IN1024
addr[9] => Mux4.IN1024
addr[9] => Mux5.IN1024
addr[9] => Mux6.IN1024
addr[9] => Mux7.IN1024
rd => data[0]~reg0.ENA
rd => data[1]~reg0.ENA
rd => data[2]~reg0.ENA
rd => data[3]~reg0.ENA
rd => data[4]~reg0.ENA
rd => data[5]~reg0.ENA
rd => data[6]~reg0.ENA
rd => data[7]~reg0.ENA
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_1c1r1w:ascii_buffer
clk => dp_ram_1c1r1w:memory_inst.clk
clk => empty_int.CLK
clk => full_int.CLK
clk => write_address[0].CLK
clk => write_address[1].CLK
clk => write_address[2].CLK
clk => read_address[0].CLK
clk => read_address[1].CLK
clk => read_address[2].CLK
res_n => empty_int.PRESET
res_n => full_int.ACLR
res_n => write_address[0].ACLR
res_n => write_address[1].ACLR
res_n => write_address[2].ACLR
res_n => read_address[0].ACLR
res_n => read_address[1].ACLR
res_n => read_address[2].ACLR
rd_data[0] <= dp_ram_1c1r1w:memory_inst.rd1_data[0]
rd_data[1] <= dp_ram_1c1r1w:memory_inst.rd1_data[1]
rd_data[2] <= dp_ram_1c1r1w:memory_inst.rd1_data[2]
rd_data[3] <= dp_ram_1c1r1w:memory_inst.rd1_data[3]
rd_data[4] <= dp_ram_1c1r1w:memory_inst.rd1_data[4]
rd_data[5] <= dp_ram_1c1r1w:memory_inst.rd1_data[5]
rd_data[6] <= dp_ram_1c1r1w:memory_inst.rd1_data[6]
rd_data[7] <= dp_ram_1c1r1w:memory_inst.rd1_data[7]
rd => rd_int.IN1
rd => full_next.OUTPUTSELECT
rd => empty_next.OUTPUTSELECT
wr_data[0] => dp_ram_1c1r1w:memory_inst.wr2_data[0]
wr_data[1] => dp_ram_1c1r1w:memory_inst.wr2_data[1]
wr_data[2] => dp_ram_1c1r1w:memory_inst.wr2_data[2]
wr_data[3] => dp_ram_1c1r1w:memory_inst.wr2_data[3]
wr_data[4] => dp_ram_1c1r1w:memory_inst.wr2_data[4]
wr_data[5] => dp_ram_1c1r1w:memory_inst.wr2_data[5]
wr_data[6] => dp_ram_1c1r1w:memory_inst.wr2_data[6]
wr_data[7] => dp_ram_1c1r1w:memory_inst.wr2_data[7]
wr => wr_int.IN1
wr => empty_next.OUTPUTSELECT
wr => full_next.OUTPUTSELECT
empty <= empty_int.DB_MAX_OUTPUT_PORT_TYPE
full <= full_int.DB_MAX_OUTPUT_PORT_TYPE
fill_level[0] <= <GND>
fill_level[1] <= <GND>
fill_level[2] <= <GND>


|top|fifo_1c1r1w:ascii_buffer|dp_ram_1c1r1w:memory_inst
clk => ram~11.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => rd1_data[0]~reg0.CLK
clk => rd1_data[1]~reg0.CLK
clk => rd1_data[2]~reg0.CLK
clk => rd1_data[3]~reg0.CLK
clk => rd1_data[4]~reg0.CLK
clk => rd1_data[5]~reg0.CLK
clk => rd1_data[6]~reg0.CLK
clk => rd1_data[7]~reg0.CLK
clk => ram.CLK0
rd1_addr[0] => ram.RADDR
rd1_addr[1] => ram.RADDR1
rd1_addr[2] => ram.RADDR2
rd1_data[0] <= rd1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[1] <= rd1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[2] <= rd1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[3] <= rd1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[4] <= rd1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[5] <= rd1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[6] <= rd1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[7] <= rd1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1 => rd1_data[0]~reg0.ENA
rd1 => rd1_data[1]~reg0.ENA
rd1 => rd1_data[2]~reg0.ENA
rd1 => rd1_data[3]~reg0.ENA
rd1 => rd1_data[4]~reg0.ENA
rd1 => rd1_data[5]~reg0.ENA
rd1 => rd1_data[6]~reg0.ENA
rd1 => rd1_data[7]~reg0.ENA
wr2_addr[0] => ram~2.DATAIN
wr2_addr[0] => ram.WADDR
wr2_addr[1] => ram~1.DATAIN
wr2_addr[1] => ram.WADDR1
wr2_addr[2] => ram~0.DATAIN
wr2_addr[2] => ram.WADDR2
wr2_data[0] => ram~10.DATAIN
wr2_data[0] => ram.DATAIN
wr2_data[1] => ram~9.DATAIN
wr2_data[1] => ram.DATAIN1
wr2_data[2] => ram~8.DATAIN
wr2_data[2] => ram.DATAIN2
wr2_data[3] => ram~7.DATAIN
wr2_data[3] => ram.DATAIN3
wr2_data[4] => ram~6.DATAIN
wr2_data[4] => ram.DATAIN4
wr2_data[5] => ram~5.DATAIN
wr2_data[5] => ram.DATAIN5
wr2_data[6] => ram~4.DATAIN
wr2_data[6] => ram.DATAIN6
wr2_data[7] => ram~3.DATAIN
wr2_data[7] => ram.DATAIN7
wr2 => ram~11.DATAIN
wr2 => ram.WE


|top|ascii_gcinstr:ascii_gcinstr_instr
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => ascii_rd_last.CLK
clk => hex_string[0].CLK
clk => hex_string[1].CLK
clk => hex_string[2].CLK
clk => hex_string[3].CLK
clk => hex_string[4].CLK
clk => hex_string[5].CLK
clk => hex_string[6].CLK
clk => hex_string[7].CLK
clk => hex_string[8].CLK
clk => hex_string[9].CLK
clk => hex_string[10].CLK
clk => hex_string[11].CLK
clk => hex_string[12].CLK
clk => hex_string[13].CLK
clk => hex_string[14].CLK
clk => hex_string[15].CLK
clk => hex_string[16].CLK
clk => hex_string[17].CLK
clk => hex_string[18].CLK
clk => hex_string[19].CLK
clk => hex_string[20].CLK
clk => hex_string[21].CLK
clk => hex_string[22].CLK
clk => hex_string[23].CLK
clk => hex_string[24].CLK
clk => hex_string[25].CLK
clk => hex_string[26].CLK
clk => hex_string[27].CLK
clk => hex_string[28].CLK
clk => hex_string[29].CLK
clk => hex_string[30].CLK
clk => hex_string[31].CLK
clk => hex_string[32].CLK
clk => hex_string[33].CLK
clk => hex_string[34].CLK
clk => hex_string[35].CLK
clk => hex_string[36].CLK
clk => hex_string[37].CLK
clk => hex_string[38].CLK
clk => hex_string[39].CLK
clk => hex_string[40].CLK
clk => hex_string[41].CLK
clk => hex_string[42].CLK
clk => hex_string[43].CLK
clk => hex_string[44].CLK
clk => hex_string[45].CLK
clk => hex_string[46].CLK
clk => hex_string[47].CLK
clk => digit_cnt[0].CLK
clk => digit_cnt[1].CLK
clk => digit_cnt[2].CLK
clk => digit_cnt[3].CLK
clk => digit_cnt[4].CLK
clk => digit_cnt[5].CLK
clk => digit_cnt[6].CLK
clk => digit_cnt[7].CLK
clk => digit_cnt[8].CLK
clk => digit_cnt[9].CLK
clk => digit_cnt[10].CLK
clk => digit_cnt[11].CLK
clk => state~1.DATAIN
res_n => ascii_rd_last.ACLR
res_n => hex_string[0].ACLR
res_n => hex_string[1].ACLR
res_n => hex_string[2].ACLR
res_n => hex_string[3].ACLR
res_n => hex_string[4].ACLR
res_n => hex_string[5].ACLR
res_n => hex_string[6].ACLR
res_n => hex_string[7].ACLR
res_n => hex_string[8].ACLR
res_n => hex_string[9].ACLR
res_n => hex_string[10].ACLR
res_n => hex_string[11].ACLR
res_n => hex_string[12].ACLR
res_n => hex_string[13].ACLR
res_n => hex_string[14].ACLR
res_n => hex_string[15].ACLR
res_n => hex_string[16].ACLR
res_n => hex_string[17].ACLR
res_n => hex_string[18].ACLR
res_n => hex_string[19].ACLR
res_n => hex_string[20].ACLR
res_n => hex_string[21].ACLR
res_n => hex_string[22].ACLR
res_n => hex_string[23].ACLR
res_n => hex_string[24].ACLR
res_n => hex_string[25].ACLR
res_n => hex_string[26].ACLR
res_n => hex_string[27].ACLR
res_n => hex_string[28].ACLR
res_n => hex_string[29].ACLR
res_n => hex_string[30].ACLR
res_n => hex_string[31].ACLR
res_n => hex_string[32].ACLR
res_n => hex_string[33].ACLR
res_n => hex_string[34].ACLR
res_n => hex_string[35].ACLR
res_n => hex_string[36].ACLR
res_n => hex_string[37].ACLR
res_n => hex_string[38].ACLR
res_n => hex_string[39].ACLR
res_n => hex_string[40].ACLR
res_n => hex_string[41].ACLR
res_n => hex_string[42].ACLR
res_n => hex_string[43].ACLR
res_n => hex_string[44].ACLR
res_n => hex_string[45].ACLR
res_n => hex_string[46].ACLR
res_n => hex_string[47].ACLR
res_n => digit_cnt[0].ACLR
res_n => digit_cnt[1].ACLR
res_n => digit_cnt[2].ACLR
res_n => digit_cnt[3].ACLR
res_n => digit_cnt[4].ACLR
res_n => digit_cnt[5].ACLR
res_n => digit_cnt[6].ACLR
res_n => digit_cnt[7].ACLR
res_n => digit_cnt[8].ACLR
res_n => digit_cnt[9].ACLR
res_n => digit_cnt[10].ACLR
res_n => digit_cnt[11].ACLR
res_n => state~3.DATAIN
res_n => opcode[7].ENA
res_n => opcode[6].ENA
res_n => opcode[5].ENA
res_n => opcode[4].ENA
res_n => opcode[3].ENA
res_n => opcode[2].ENA
res_n => opcode[1].ENA
res_n => opcode[0].ENA
ascii_rd <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ascii_data[0] => Mux0.IN13
ascii_data[0] => Mux1.IN13
ascii_data[0] => Mux2.IN13
ascii_data[0] => Mux3.IN13
ascii_data[0] => Mux4.IN13
ascii_data[0] => Mux5.IN13
ascii_data[0] => Mux6.IN13
ascii_data[0] => Mux7.IN13
ascii_data[0] => Mux8.IN263
ascii_data[0] => Mux9.IN258
ascii_data[0] => Mux10.IN258
ascii_data[0] => Mux11.IN258
ascii_data[0] => Mux12.IN258
ascii_data[0] => LessThan0.IN16
ascii_data[0] => hex_value[0].DATAB
ascii_data[0] => Add0.IN4
ascii_data[1] => Mux0.IN12
ascii_data[1] => Mux1.IN12
ascii_data[1] => Mux2.IN12
ascii_data[1] => Mux3.IN12
ascii_data[1] => Mux4.IN12
ascii_data[1] => Mux5.IN12
ascii_data[1] => Mux6.IN12
ascii_data[1] => Mux7.IN12
ascii_data[1] => Mux8.IN262
ascii_data[1] => Mux9.IN257
ascii_data[1] => Mux10.IN257
ascii_data[1] => Mux11.IN257
ascii_data[1] => Mux12.IN257
ascii_data[1] => LessThan0.IN15
ascii_data[1] => hex_value[1].DATAB
ascii_data[1] => Add0.IN2
ascii_data[2] => Mux0.IN11
ascii_data[2] => Mux1.IN11
ascii_data[2] => Mux2.IN11
ascii_data[2] => Mux3.IN11
ascii_data[2] => Mux4.IN11
ascii_data[2] => Mux5.IN11
ascii_data[2] => Mux6.IN11
ascii_data[2] => Mux7.IN11
ascii_data[2] => Mux8.IN261
ascii_data[2] => Mux9.IN256
ascii_data[2] => Mux10.IN256
ascii_data[2] => Mux11.IN256
ascii_data[2] => Mux12.IN256
ascii_data[2] => LessThan0.IN14
ascii_data[2] => hex_value[2].DATAB
ascii_data[2] => Add0.IN1
ascii_data[3] => Mux0.IN10
ascii_data[3] => Mux1.IN10
ascii_data[3] => Mux2.IN10
ascii_data[3] => Mux3.IN10
ascii_data[3] => Mux4.IN10
ascii_data[3] => Mux5.IN10
ascii_data[3] => Mux6.IN10
ascii_data[3] => Mux7.IN10
ascii_data[3] => Mux8.IN260
ascii_data[3] => Mux9.IN255
ascii_data[3] => Mux10.IN255
ascii_data[3] => Mux11.IN255
ascii_data[3] => Mux12.IN255
ascii_data[3] => LessThan0.IN13
ascii_data[3] => hex_value[3].DATAB
ascii_data[3] => Add0.IN3
ascii_data[4] => Mux0.IN9
ascii_data[4] => Mux1.IN9
ascii_data[4] => Mux2.IN9
ascii_data[4] => Mux3.IN9
ascii_data[4] => Mux4.IN9
ascii_data[4] => Mux5.IN9
ascii_data[4] => Mux6.IN9
ascii_data[4] => Mux7.IN9
ascii_data[4] => Mux8.IN259
ascii_data[4] => Mux9.IN254
ascii_data[4] => Mux10.IN254
ascii_data[4] => Mux11.IN254
ascii_data[4] => Mux12.IN254
ascii_data[4] => LessThan0.IN12
ascii_data[5] => Mux0.IN8
ascii_data[5] => Mux1.IN8
ascii_data[5] => Mux2.IN8
ascii_data[5] => Mux3.IN8
ascii_data[5] => Mux4.IN8
ascii_data[5] => Mux5.IN8
ascii_data[5] => Mux6.IN8
ascii_data[5] => Mux7.IN8
ascii_data[5] => Mux8.IN258
ascii_data[5] => Mux9.IN253
ascii_data[5] => Mux10.IN253
ascii_data[5] => Mux11.IN253
ascii_data[5] => Mux12.IN253
ascii_data[5] => LessThan0.IN11
ascii_data[6] => Mux0.IN7
ascii_data[6] => Mux1.IN7
ascii_data[6] => Mux2.IN7
ascii_data[6] => Mux3.IN7
ascii_data[6] => Mux4.IN7
ascii_data[6] => Mux5.IN7
ascii_data[6] => Mux6.IN7
ascii_data[6] => Mux7.IN7
ascii_data[6] => Mux8.IN257
ascii_data[6] => Mux9.IN252
ascii_data[6] => Mux10.IN252
ascii_data[6] => Mux11.IN252
ascii_data[6] => Mux12.IN252
ascii_data[6] => LessThan0.IN10
ascii_data[7] => Mux0.IN6
ascii_data[7] => Mux1.IN6
ascii_data[7] => Mux2.IN6
ascii_data[7] => Mux3.IN6
ascii_data[7] => Mux4.IN6
ascii_data[7] => Mux5.IN6
ascii_data[7] => Mux6.IN6
ascii_data[7] => Mux7.IN6
ascii_data[7] => Mux8.IN256
ascii_data[7] => Mux9.IN251
ascii_data[7] => Mux10.IN251
ascii_data[7] => Mux11.IN251
ascii_data[7] => Mux12.IN251
ascii_data[7] => LessThan0.IN9
ascii_empty => state_nxt.DATAB
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => ascii_rd_int.DATAB
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => Selector0.IN2
ascii_empty => ascii_rd_int.DATAB
ascii_empty => state_nxt.DATAB
instr[0] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[32] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[33] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[34] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[35] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[36] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[37] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[38] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[39] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[40] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[41] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[42] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[43] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[44] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[45] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[46] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[47] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[48] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[49] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[50] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[51] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[52] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[53] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[54] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[55] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr_wr <= instr_wr.DB_MAX_OUTPUT_PORT_TYPE
instr_full => state_nxt.OUTPUTSELECT
instr_full => state_nxt.OUTPUTSELECT
instr_full => state_nxt.OUTPUTSELECT
instr_full => state_nxt.OUTPUTSELECT
instr_full => instr_wr.DATAB


|top|seven_segment_display:seven_segment_display_instance
color[0] => Mux17.IN19
color[0] => Mux18.IN19
color[0] => Mux19.IN19
color[0] => Mux20.IN19
color[0] => Mux21.IN19
color[0] => Mux22.IN19
color[0] => Mux23.IN19
color[1] => Mux17.IN18
color[1] => Mux18.IN18
color[1] => Mux19.IN18
color[1] => Mux20.IN18
color[1] => Mux21.IN18
color[1] => Mux22.IN18
color[1] => Mux23.IN18
color[2] => Mux17.IN17
color[2] => Mux18.IN17
color[2] => Mux19.IN17
color[2] => Mux20.IN17
color[2] => Mux21.IN17
color[2] => Mux22.IN17
color[2] => Mux23.IN17
color[3] => Mux17.IN16
color[3] => Mux18.IN16
color[3] => Mux19.IN16
color[3] => Mux20.IN16
color[3] => Mux21.IN16
color[3] => Mux22.IN16
color[3] => Mux23.IN16
color[4] => Mux24.IN16
color[4] => Mux25.IN16
color[4] => Mux26.IN16
color[4] => Mux27.IN16
color[4] => Mux28.IN16
color[4] => Mux29.IN16
color[4] => Mux30.IN16
color[4] => Selector7.IN2
color[4] => Selector8.IN2
color[4] => Selector9.IN2
color[4] => Selector10.IN2
color[5] => Mux7.IN19
color[5] => Mux8.IN19
color[5] => Mux9.IN19
color[5] => Mux10.IN19
color[5] => Mux11.IN19
color[5] => Mux12.IN19
color[5] => Mux13.IN19
color[5] => Mux24.IN19
color[5] => Mux25.IN19
color[5] => Mux26.IN19
color[5] => Mux27.IN19
color[5] => Mux28.IN19
color[5] => Mux29.IN19
color[5] => Mux30.IN19
color[6] => Mux7.IN18
color[6] => Mux8.IN18
color[6] => Mux9.IN18
color[6] => Mux10.IN18
color[6] => Mux11.IN18
color[6] => Mux12.IN18
color[6] => Mux13.IN18
color[6] => Mux24.IN18
color[6] => Mux25.IN18
color[6] => Mux26.IN18
color[6] => Mux27.IN18
color[6] => Mux28.IN18
color[6] => Mux29.IN18
color[6] => Mux30.IN18
color[7] => Mux7.IN17
color[7] => Mux8.IN17
color[7] => Mux9.IN17
color[7] => Mux10.IN17
color[7] => Mux11.IN17
color[7] => Mux12.IN17
color[7] => Mux13.IN17
color[7] => Mux24.IN17
color[7] => Mux25.IN17
color[7] => Mux26.IN17
color[7] => Mux27.IN17
color[7] => Mux28.IN17
color[7] => Mux29.IN17
color[7] => Mux30.IN17
color[8] => Mux7.IN16
color[8] => Mux8.IN16
color[8] => Mux9.IN16
color[8] => Mux10.IN16
color[8] => Mux11.IN16
color[8] => Mux12.IN16
color[8] => Mux13.IN16
color[8] => Mux31.IN19
color[8] => Mux32.IN19
color[8] => Mux33.IN19
color[8] => Mux34.IN19
color[8] => Mux35.IN19
color[8] => Mux36.IN19
color[8] => Mux37.IN19
color[9] => Mux31.IN17
color[9] => Mux32.IN17
color[9] => Mux33.IN17
color[9] => Mux34.IN17
color[9] => Mux35.IN17
color[9] => Mux36.IN17
color[9] => Mux37.IN17
color[9] => Mux14.IN5
color[9] => Mux15.IN5
color[9] => Mux16.IN5
color[9] => Selector8.IN1
color[10] => Mux31.IN16
color[10] => Mux32.IN16
color[10] => Mux33.IN16
color[10] => Mux34.IN16
color[10] => Mux35.IN16
color[10] => Mux36.IN16
color[10] => Mux37.IN16
color[10] => Mux14.IN4
color[10] => Mux15.IN4
color[10] => Mux16.IN4
color[10] => hex5.DATAB
color[11] => Mux0.IN19
color[11] => Mux1.IN19
color[11] => Mux2.IN19
color[11] => Mux3.IN19
color[11] => Mux4.IN19
color[11] => Mux5.IN19
color[11] => Mux6.IN19
color[11] => Mux31.IN18
color[11] => Mux32.IN18
color[11] => Mux33.IN18
color[11] => Mux34.IN18
color[11] => Mux35.IN18
color[11] => Mux36.IN18
color[11] => Mux37.IN18
color[12] => Mux0.IN18
color[12] => Mux1.IN18
color[12] => Mux2.IN18
color[12] => Mux3.IN18
color[12] => Mux4.IN18
color[12] => Mux5.IN18
color[12] => Mux6.IN18
color[12] => Mux38.IN19
color[12] => Mux39.IN19
color[12] => Mux40.IN19
color[12] => Mux41.IN19
color[12] => Mux42.IN19
color[12] => Mux43.IN19
color[12] => Mux44.IN19
color[13] => Mux0.IN17
color[13] => Mux1.IN17
color[13] => Mux2.IN17
color[13] => Mux3.IN17
color[13] => Mux4.IN17
color[13] => Mux5.IN17
color[13] => Mux6.IN17
color[13] => Mux38.IN18
color[13] => Mux39.IN18
color[13] => Mux40.IN18
color[13] => Mux41.IN18
color[13] => Mux42.IN18
color[13] => Mux43.IN18
color[13] => Mux44.IN18
color[14] => Mux0.IN16
color[14] => Mux1.IN16
color[14] => Mux2.IN16
color[14] => Mux3.IN16
color[14] => Mux4.IN16
color[14] => Mux5.IN16
color[14] => Mux6.IN16
color[14] => Mux38.IN17
color[14] => Mux39.IN17
color[14] => Mux40.IN17
color[14] => Mux41.IN17
color[14] => Mux42.IN17
color[14] => Mux43.IN17
color[14] => Mux44.IN17
color[15] => Mux38.IN16
color[15] => Mux39.IN16
color[15] => Mux40.IN16
color[15] => Mux41.IN16
color[15] => Mux42.IN16
color[15] => Mux43.IN16
color[15] => Mux44.IN16
color[15] => Selector7.IN1
color[15] => Selector8.IN0
color[15] => Selector9.IN1
color[15] => Selector10.IN1
hex0[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
hex1[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
hex2[0] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
hex2[6] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
hex3[0] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
hex3[6] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
clk => \sync:lastButtonState.CLK
clk => current_state~1.DATAIN
res_n => current_state~3.DATAIN
res_n => \sync:lastButtonState.ENA
button => sync.IN1
button => sync.IN1
hex4[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
hex4[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
hex4[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
hex4[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
hex4[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
hex4[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
hex4[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
hex5[0] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
hex5[1] <= <GND>
hex5[2] <= hex5.DB_MAX_OUTPUT_PORT_TYPE
hex5[3] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
hex5[4] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
hex5[5] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
hex5[6] <= hex5.DB_MAX_OUTPUT_PORT_TYPE


|top|sync:sync_seven_segment
clk => sync[2].CLK
clk => sync[1].CLK
res_n => sync[2].PRESET
res_n => sync[1].PRESET
data_in => sync[1].DATAIN
data_out <= sync[2].DB_MAX_OUTPUT_PORT_TYPE


|top|serial_port:serial_port_intz
clk => sync:sync_instance.clk
clk => serial_port_rx_fsm:rx_fsm_inst.clk
clk => fifo_1c1r1w:rx_fifo_inst.clk
clk => fifo_1c1r1w:tx_fifo_inst.clk
clk => serial_port_tx_fsm:tx_fsm_inst.clk
res_n => sync:sync_instance.res_n
res_n => serial_port_rx_fsm:rx_fsm_inst.res_n
res_n => fifo_1c1r1w:rx_fifo_inst.res_n
res_n => fifo_1c1r1w:tx_fifo_inst.res_n
res_n => serial_port_tx_fsm:tx_fsm_inst.res_n
tx_data[0] => fifo_1c1r1w:tx_fifo_inst.wr_data[0]
tx_data[1] => fifo_1c1r1w:tx_fifo_inst.wr_data[1]
tx_data[2] => fifo_1c1r1w:tx_fifo_inst.wr_data[2]
tx_data[3] => fifo_1c1r1w:tx_fifo_inst.wr_data[3]
tx_data[4] => fifo_1c1r1w:tx_fifo_inst.wr_data[4]
tx_data[5] => fifo_1c1r1w:tx_fifo_inst.wr_data[5]
tx_data[6] => fifo_1c1r1w:tx_fifo_inst.wr_data[6]
tx_data[7] => fifo_1c1r1w:tx_fifo_inst.wr_data[7]
tx_wr => fifo_1c1r1w:tx_fifo_inst.wr
rx_rd => fifo_1c1r1w:rx_fifo_inst.rd
rx => sync:sync_instance.data_in
tx_full <= fifo_1c1r1w:tx_fifo_inst.full
rx_data[0] <= fifo_1c1r1w:rx_fifo_inst.rd_data[0]
rx_data[1] <= fifo_1c1r1w:rx_fifo_inst.rd_data[1]
rx_data[2] <= fifo_1c1r1w:rx_fifo_inst.rd_data[2]
rx_data[3] <= fifo_1c1r1w:rx_fifo_inst.rd_data[3]
rx_data[4] <= fifo_1c1r1w:rx_fifo_inst.rd_data[4]
rx_data[5] <= fifo_1c1r1w:rx_fifo_inst.rd_data[5]
rx_data[6] <= fifo_1c1r1w:rx_fifo_inst.rd_data[6]
rx_data[7] <= fifo_1c1r1w:rx_fifo_inst.rd_data[7]
rx_full <= fifo_1c1r1w:rx_fifo_inst.full
rx_empty <= fifo_1c1r1w:rx_fifo_inst.empty
tx <= serial_port_tx_fsm:tx_fsm_inst.tx


|top|serial_port:serial_port_intz|sync:sync_instance
clk => sync[2].CLK
clk => sync[1].CLK
res_n => sync[2].PRESET
res_n => sync[1].PRESET
data_in => sync[1].DATAIN
data_out <= sync[2].DB_MAX_OUTPUT_PORT_TYPE


|top|serial_port:serial_port_intz|serial_port_rx_fsm:rx_fsm_inst
clk => new_data~reg0.CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => receiver_state~1.DATAIN
res_n => bit_cnt[0].ACLR
res_n => bit_cnt[1].ACLR
res_n => bit_cnt[2].ACLR
res_n => bit_cnt[3].ACLR
res_n => clk_cnt[0].ACLR
res_n => clk_cnt[1].ACLR
res_n => clk_cnt[2].ACLR
res_n => clk_cnt[3].ACLR
res_n => clk_cnt[4].ACLR
res_n => clk_cnt[5].ACLR
res_n => clk_cnt[6].ACLR
res_n => clk_cnt[7].ACLR
res_n => clk_cnt[8].ACLR
res_n => clk_cnt[9].ACLR
res_n => clk_cnt[10].ACLR
res_n => clk_cnt[11].ACLR
res_n => clk_cnt[12].ACLR
res_n => receiver_state~3.DATAIN
res_n => data_out[7].ENA
res_n => data_out[6].ENA
res_n => data_out[5].ENA
res_n => data_out[4].ENA
res_n => data_out[3].ENA
res_n => data_out[2].ENA
res_n => data_out[1].ENA
res_n => data_out[0].ENA
res_n => data_int[7].ENA
res_n => data_int[6].ENA
res_n => data_int[5].ENA
res_n => data_int[4].ENA
res_n => data_int[3].ENA
res_n => data_int[2].ENA
res_n => data_int[1].ENA
res_n => data_int[0].ENA
res_n => new_data~reg0.ENA
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => data_int_next[7].DATAB
rx => Selector1.IN7
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => receiver_state_next.OUTPUTSELECT
rx => Selector0.IN2
new_data <= new_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE


|top|serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst
clk => dp_ram_1c1r1w:memory_inst.clk
clk => empty_int.CLK
clk => full_int.CLK
clk => write_address[0].CLK
clk => write_address[1].CLK
clk => write_address[2].CLK
clk => read_address[0].CLK
clk => read_address[1].CLK
clk => read_address[2].CLK
res_n => empty_int.PRESET
res_n => full_int.ACLR
res_n => write_address[0].ACLR
res_n => write_address[1].ACLR
res_n => write_address[2].ACLR
res_n => read_address[0].ACLR
res_n => read_address[1].ACLR
res_n => read_address[2].ACLR
rd_data[0] <= dp_ram_1c1r1w:memory_inst.rd1_data[0]
rd_data[1] <= dp_ram_1c1r1w:memory_inst.rd1_data[1]
rd_data[2] <= dp_ram_1c1r1w:memory_inst.rd1_data[2]
rd_data[3] <= dp_ram_1c1r1w:memory_inst.rd1_data[3]
rd_data[4] <= dp_ram_1c1r1w:memory_inst.rd1_data[4]
rd_data[5] <= dp_ram_1c1r1w:memory_inst.rd1_data[5]
rd_data[6] <= dp_ram_1c1r1w:memory_inst.rd1_data[6]
rd_data[7] <= dp_ram_1c1r1w:memory_inst.rd1_data[7]
rd => rd_int.IN1
rd => full_next.OUTPUTSELECT
rd => empty_next.OUTPUTSELECT
wr_data[0] => dp_ram_1c1r1w:memory_inst.wr2_data[0]
wr_data[1] => dp_ram_1c1r1w:memory_inst.wr2_data[1]
wr_data[2] => dp_ram_1c1r1w:memory_inst.wr2_data[2]
wr_data[3] => dp_ram_1c1r1w:memory_inst.wr2_data[3]
wr_data[4] => dp_ram_1c1r1w:memory_inst.wr2_data[4]
wr_data[5] => dp_ram_1c1r1w:memory_inst.wr2_data[5]
wr_data[6] => dp_ram_1c1r1w:memory_inst.wr2_data[6]
wr_data[7] => dp_ram_1c1r1w:memory_inst.wr2_data[7]
wr => wr_int.IN1
wr => empty_next.OUTPUTSELECT
wr => full_next.OUTPUTSELECT
empty <= empty_int.DB_MAX_OUTPUT_PORT_TYPE
full <= full_int.DB_MAX_OUTPUT_PORT_TYPE
fill_level[0] <= <GND>
fill_level[1] <= <GND>
fill_level[2] <= <GND>


|top|serial_port:serial_port_intz|fifo_1c1r1w:rx_fifo_inst|dp_ram_1c1r1w:memory_inst
clk => ram~11.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => rd1_data[0]~reg0.CLK
clk => rd1_data[1]~reg0.CLK
clk => rd1_data[2]~reg0.CLK
clk => rd1_data[3]~reg0.CLK
clk => rd1_data[4]~reg0.CLK
clk => rd1_data[5]~reg0.CLK
clk => rd1_data[6]~reg0.CLK
clk => rd1_data[7]~reg0.CLK
clk => ram.CLK0
rd1_addr[0] => ram.RADDR
rd1_addr[1] => ram.RADDR1
rd1_addr[2] => ram.RADDR2
rd1_data[0] <= rd1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[1] <= rd1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[2] <= rd1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[3] <= rd1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[4] <= rd1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[5] <= rd1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[6] <= rd1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[7] <= rd1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1 => rd1_data[0]~reg0.ENA
rd1 => rd1_data[1]~reg0.ENA
rd1 => rd1_data[2]~reg0.ENA
rd1 => rd1_data[3]~reg0.ENA
rd1 => rd1_data[4]~reg0.ENA
rd1 => rd1_data[5]~reg0.ENA
rd1 => rd1_data[6]~reg0.ENA
rd1 => rd1_data[7]~reg0.ENA
wr2_addr[0] => ram~2.DATAIN
wr2_addr[0] => ram.WADDR
wr2_addr[1] => ram~1.DATAIN
wr2_addr[1] => ram.WADDR1
wr2_addr[2] => ram~0.DATAIN
wr2_addr[2] => ram.WADDR2
wr2_data[0] => ram~10.DATAIN
wr2_data[0] => ram.DATAIN
wr2_data[1] => ram~9.DATAIN
wr2_data[1] => ram.DATAIN1
wr2_data[2] => ram~8.DATAIN
wr2_data[2] => ram.DATAIN2
wr2_data[3] => ram~7.DATAIN
wr2_data[3] => ram.DATAIN3
wr2_data[4] => ram~6.DATAIN
wr2_data[4] => ram.DATAIN4
wr2_data[5] => ram~5.DATAIN
wr2_data[5] => ram.DATAIN5
wr2_data[6] => ram~4.DATAIN
wr2_data[6] => ram.DATAIN6
wr2_data[7] => ram~3.DATAIN
wr2_data[7] => ram.DATAIN7
wr2 => ram~11.DATAIN
wr2 => ram.WE


|top|serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst
clk => dp_ram_1c1r1w:memory_inst.clk
clk => empty_int.CLK
clk => full_int.CLK
clk => write_address[0].CLK
clk => write_address[1].CLK
clk => write_address[2].CLK
clk => read_address[0].CLK
clk => read_address[1].CLK
clk => read_address[2].CLK
res_n => empty_int.PRESET
res_n => full_int.ACLR
res_n => write_address[0].ACLR
res_n => write_address[1].ACLR
res_n => write_address[2].ACLR
res_n => read_address[0].ACLR
res_n => read_address[1].ACLR
res_n => read_address[2].ACLR
rd_data[0] <= dp_ram_1c1r1w:memory_inst.rd1_data[0]
rd_data[1] <= dp_ram_1c1r1w:memory_inst.rd1_data[1]
rd_data[2] <= dp_ram_1c1r1w:memory_inst.rd1_data[2]
rd_data[3] <= dp_ram_1c1r1w:memory_inst.rd1_data[3]
rd_data[4] <= dp_ram_1c1r1w:memory_inst.rd1_data[4]
rd_data[5] <= dp_ram_1c1r1w:memory_inst.rd1_data[5]
rd_data[6] <= dp_ram_1c1r1w:memory_inst.rd1_data[6]
rd_data[7] <= dp_ram_1c1r1w:memory_inst.rd1_data[7]
rd => rd_int.IN1
rd => full_next.OUTPUTSELECT
rd => empty_next.OUTPUTSELECT
wr_data[0] => dp_ram_1c1r1w:memory_inst.wr2_data[0]
wr_data[1] => dp_ram_1c1r1w:memory_inst.wr2_data[1]
wr_data[2] => dp_ram_1c1r1w:memory_inst.wr2_data[2]
wr_data[3] => dp_ram_1c1r1w:memory_inst.wr2_data[3]
wr_data[4] => dp_ram_1c1r1w:memory_inst.wr2_data[4]
wr_data[5] => dp_ram_1c1r1w:memory_inst.wr2_data[5]
wr_data[6] => dp_ram_1c1r1w:memory_inst.wr2_data[6]
wr_data[7] => dp_ram_1c1r1w:memory_inst.wr2_data[7]
wr => wr_int.IN1
wr => empty_next.OUTPUTSELECT
wr => full_next.OUTPUTSELECT
empty <= empty_int.DB_MAX_OUTPUT_PORT_TYPE
full <= full_int.DB_MAX_OUTPUT_PORT_TYPE
fill_level[0] <= <GND>
fill_level[1] <= <GND>
fill_level[2] <= <GND>


|top|serial_port:serial_port_intz|fifo_1c1r1w:tx_fifo_inst|dp_ram_1c1r1w:memory_inst
clk => ram~11.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => rd1_data[0]~reg0.CLK
clk => rd1_data[1]~reg0.CLK
clk => rd1_data[2]~reg0.CLK
clk => rd1_data[3]~reg0.CLK
clk => rd1_data[4]~reg0.CLK
clk => rd1_data[5]~reg0.CLK
clk => rd1_data[6]~reg0.CLK
clk => rd1_data[7]~reg0.CLK
clk => ram.CLK0
rd1_addr[0] => ram.RADDR
rd1_addr[1] => ram.RADDR1
rd1_addr[2] => ram.RADDR2
rd1_data[0] <= rd1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[1] <= rd1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[2] <= rd1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[3] <= rd1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[4] <= rd1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[5] <= rd1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[6] <= rd1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1_data[7] <= rd1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd1 => rd1_data[0]~reg0.ENA
rd1 => rd1_data[1]~reg0.ENA
rd1 => rd1_data[2]~reg0.ENA
rd1 => rd1_data[3]~reg0.ENA
rd1 => rd1_data[4]~reg0.ENA
rd1 => rd1_data[5]~reg0.ENA
rd1 => rd1_data[6]~reg0.ENA
rd1 => rd1_data[7]~reg0.ENA
wr2_addr[0] => ram~2.DATAIN
wr2_addr[0] => ram.WADDR
wr2_addr[1] => ram~1.DATAIN
wr2_addr[1] => ram.WADDR1
wr2_addr[2] => ram~0.DATAIN
wr2_addr[2] => ram.WADDR2
wr2_data[0] => ram~10.DATAIN
wr2_data[0] => ram.DATAIN
wr2_data[1] => ram~9.DATAIN
wr2_data[1] => ram.DATAIN1
wr2_data[2] => ram~8.DATAIN
wr2_data[2] => ram.DATAIN2
wr2_data[3] => ram~7.DATAIN
wr2_data[3] => ram.DATAIN3
wr2_data[4] => ram~6.DATAIN
wr2_data[4] => ram.DATAIN4
wr2_data[5] => ram~5.DATAIN
wr2_data[5] => ram.DATAIN5
wr2_data[6] => ram~4.DATAIN
wr2_data[6] => ram.DATAIN6
wr2_data[7] => ram~3.DATAIN
wr2_data[7] => ram.DATAIN7
wr2 => ram~11.DATAIN
wr2 => ram.WE


|top|serial_port:serial_port_intz|serial_port_tx_fsm:tx_fsm_inst
clk => transmit_data[0].CLK
clk => transmit_data[1].CLK
clk => transmit_data[2].CLK
clk => transmit_data[3].CLK
clk => transmit_data[4].CLK
clk => transmit_data[5].CLK
clk => transmit_data[6].CLK
clk => transmit_data[7].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => transmitter_state~1.DATAIN
res_n => clk_cnt[0].ACLR
res_n => clk_cnt[1].ACLR
res_n => clk_cnt[2].ACLR
res_n => clk_cnt[3].ACLR
res_n => clk_cnt[4].ACLR
res_n => clk_cnt[5].ACLR
res_n => clk_cnt[6].ACLR
res_n => clk_cnt[7].ACLR
res_n => clk_cnt[8].ACLR
res_n => clk_cnt[9].ACLR
res_n => clk_cnt[10].ACLR
res_n => clk_cnt[11].ACLR
res_n => clk_cnt[12].ACLR
res_n => transmitter_state~3.DATAIN
res_n => bit_cnt[2].ENA
res_n => bit_cnt[1].ENA
res_n => bit_cnt[0].ENA
res_n => transmit_data[7].ENA
res_n => transmit_data[6].ENA
res_n => transmit_data[5].ENA
res_n => transmit_data[4].ENA
res_n => transmit_data[3].ENA
res_n => transmit_data[2].ENA
res_n => transmit_data[1].ENA
res_n => transmit_data[0].ENA
tx <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data[0] => Selector28.IN1
data[1] => Selector27.IN1
data[2] => Selector26.IN1
data[3] => Selector25.IN1
data[4] => Selector24.IN1
data[5] => Selector23.IN1
data[6] => Selector22.IN1
data[7] => transmit_data_next[7].DATAB
empty => transmitter_state_next.OUTPUTSELECT
empty => transmitter_state_next.OUTPUTSELECT
empty => transmitter_state_next.OUTPUTSELECT
empty => transmitter_state_next.OUTPUTSELECT
empty => transmitter_state_next.OUTPUTSELECT
empty => transmitter_state_next.OUTPUTSELECT
empty => transmitter_state_next.OUTPUTSELECT
empty => transmitter_state_next.OUTPUTSELECT
empty => next_state.IN1
rd <= rd.DB_MAX_OUTPUT_PORT_TYPE


|top|ascii_gcinstr:ascii_gcinstr_instrKeyb
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => ascii_rd_last.CLK
clk => hex_string[0].CLK
clk => hex_string[1].CLK
clk => hex_string[2].CLK
clk => hex_string[3].CLK
clk => hex_string[4].CLK
clk => hex_string[5].CLK
clk => hex_string[6].CLK
clk => hex_string[7].CLK
clk => hex_string[8].CLK
clk => hex_string[9].CLK
clk => hex_string[10].CLK
clk => hex_string[11].CLK
clk => hex_string[12].CLK
clk => hex_string[13].CLK
clk => hex_string[14].CLK
clk => hex_string[15].CLK
clk => hex_string[16].CLK
clk => hex_string[17].CLK
clk => hex_string[18].CLK
clk => hex_string[19].CLK
clk => hex_string[20].CLK
clk => hex_string[21].CLK
clk => hex_string[22].CLK
clk => hex_string[23].CLK
clk => hex_string[24].CLK
clk => hex_string[25].CLK
clk => hex_string[26].CLK
clk => hex_string[27].CLK
clk => hex_string[28].CLK
clk => hex_string[29].CLK
clk => hex_string[30].CLK
clk => hex_string[31].CLK
clk => hex_string[32].CLK
clk => hex_string[33].CLK
clk => hex_string[34].CLK
clk => hex_string[35].CLK
clk => hex_string[36].CLK
clk => hex_string[37].CLK
clk => hex_string[38].CLK
clk => hex_string[39].CLK
clk => hex_string[40].CLK
clk => hex_string[41].CLK
clk => hex_string[42].CLK
clk => hex_string[43].CLK
clk => hex_string[44].CLK
clk => hex_string[45].CLK
clk => hex_string[46].CLK
clk => hex_string[47].CLK
clk => digit_cnt[0].CLK
clk => digit_cnt[1].CLK
clk => digit_cnt[2].CLK
clk => digit_cnt[3].CLK
clk => digit_cnt[4].CLK
clk => digit_cnt[5].CLK
clk => digit_cnt[6].CLK
clk => digit_cnt[7].CLK
clk => digit_cnt[8].CLK
clk => digit_cnt[9].CLK
clk => digit_cnt[10].CLK
clk => digit_cnt[11].CLK
clk => state~1.DATAIN
res_n => ascii_rd_last.ACLR
res_n => hex_string[0].ACLR
res_n => hex_string[1].ACLR
res_n => hex_string[2].ACLR
res_n => hex_string[3].ACLR
res_n => hex_string[4].ACLR
res_n => hex_string[5].ACLR
res_n => hex_string[6].ACLR
res_n => hex_string[7].ACLR
res_n => hex_string[8].ACLR
res_n => hex_string[9].ACLR
res_n => hex_string[10].ACLR
res_n => hex_string[11].ACLR
res_n => hex_string[12].ACLR
res_n => hex_string[13].ACLR
res_n => hex_string[14].ACLR
res_n => hex_string[15].ACLR
res_n => hex_string[16].ACLR
res_n => hex_string[17].ACLR
res_n => hex_string[18].ACLR
res_n => hex_string[19].ACLR
res_n => hex_string[20].ACLR
res_n => hex_string[21].ACLR
res_n => hex_string[22].ACLR
res_n => hex_string[23].ACLR
res_n => hex_string[24].ACLR
res_n => hex_string[25].ACLR
res_n => hex_string[26].ACLR
res_n => hex_string[27].ACLR
res_n => hex_string[28].ACLR
res_n => hex_string[29].ACLR
res_n => hex_string[30].ACLR
res_n => hex_string[31].ACLR
res_n => hex_string[32].ACLR
res_n => hex_string[33].ACLR
res_n => hex_string[34].ACLR
res_n => hex_string[35].ACLR
res_n => hex_string[36].ACLR
res_n => hex_string[37].ACLR
res_n => hex_string[38].ACLR
res_n => hex_string[39].ACLR
res_n => hex_string[40].ACLR
res_n => hex_string[41].ACLR
res_n => hex_string[42].ACLR
res_n => hex_string[43].ACLR
res_n => hex_string[44].ACLR
res_n => hex_string[45].ACLR
res_n => hex_string[46].ACLR
res_n => hex_string[47].ACLR
res_n => digit_cnt[0].ACLR
res_n => digit_cnt[1].ACLR
res_n => digit_cnt[2].ACLR
res_n => digit_cnt[3].ACLR
res_n => digit_cnt[4].ACLR
res_n => digit_cnt[5].ACLR
res_n => digit_cnt[6].ACLR
res_n => digit_cnt[7].ACLR
res_n => digit_cnt[8].ACLR
res_n => digit_cnt[9].ACLR
res_n => digit_cnt[10].ACLR
res_n => digit_cnt[11].ACLR
res_n => state~3.DATAIN
res_n => opcode[7].ENA
res_n => opcode[6].ENA
res_n => opcode[5].ENA
res_n => opcode[4].ENA
res_n => opcode[3].ENA
res_n => opcode[2].ENA
res_n => opcode[1].ENA
res_n => opcode[0].ENA
ascii_rd <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ascii_data[0] => Mux0.IN13
ascii_data[0] => Mux1.IN13
ascii_data[0] => Mux2.IN13
ascii_data[0] => Mux3.IN13
ascii_data[0] => Mux4.IN13
ascii_data[0] => Mux5.IN13
ascii_data[0] => Mux6.IN13
ascii_data[0] => Mux7.IN13
ascii_data[0] => Mux8.IN263
ascii_data[0] => Mux9.IN258
ascii_data[0] => Mux10.IN258
ascii_data[0] => Mux11.IN258
ascii_data[0] => Mux12.IN258
ascii_data[0] => LessThan0.IN16
ascii_data[0] => hex_value[0].DATAB
ascii_data[0] => Add0.IN4
ascii_data[1] => Mux0.IN12
ascii_data[1] => Mux1.IN12
ascii_data[1] => Mux2.IN12
ascii_data[1] => Mux3.IN12
ascii_data[1] => Mux4.IN12
ascii_data[1] => Mux5.IN12
ascii_data[1] => Mux6.IN12
ascii_data[1] => Mux7.IN12
ascii_data[1] => Mux8.IN262
ascii_data[1] => Mux9.IN257
ascii_data[1] => Mux10.IN257
ascii_data[1] => Mux11.IN257
ascii_data[1] => Mux12.IN257
ascii_data[1] => LessThan0.IN15
ascii_data[1] => hex_value[1].DATAB
ascii_data[1] => Add0.IN2
ascii_data[2] => Mux0.IN11
ascii_data[2] => Mux1.IN11
ascii_data[2] => Mux2.IN11
ascii_data[2] => Mux3.IN11
ascii_data[2] => Mux4.IN11
ascii_data[2] => Mux5.IN11
ascii_data[2] => Mux6.IN11
ascii_data[2] => Mux7.IN11
ascii_data[2] => Mux8.IN261
ascii_data[2] => Mux9.IN256
ascii_data[2] => Mux10.IN256
ascii_data[2] => Mux11.IN256
ascii_data[2] => Mux12.IN256
ascii_data[2] => LessThan0.IN14
ascii_data[2] => hex_value[2].DATAB
ascii_data[2] => Add0.IN1
ascii_data[3] => Mux0.IN10
ascii_data[3] => Mux1.IN10
ascii_data[3] => Mux2.IN10
ascii_data[3] => Mux3.IN10
ascii_data[3] => Mux4.IN10
ascii_data[3] => Mux5.IN10
ascii_data[3] => Mux6.IN10
ascii_data[3] => Mux7.IN10
ascii_data[3] => Mux8.IN260
ascii_data[3] => Mux9.IN255
ascii_data[3] => Mux10.IN255
ascii_data[3] => Mux11.IN255
ascii_data[3] => Mux12.IN255
ascii_data[3] => LessThan0.IN13
ascii_data[3] => hex_value[3].DATAB
ascii_data[3] => Add0.IN3
ascii_data[4] => Mux0.IN9
ascii_data[4] => Mux1.IN9
ascii_data[4] => Mux2.IN9
ascii_data[4] => Mux3.IN9
ascii_data[4] => Mux4.IN9
ascii_data[4] => Mux5.IN9
ascii_data[4] => Mux6.IN9
ascii_data[4] => Mux7.IN9
ascii_data[4] => Mux8.IN259
ascii_data[4] => Mux9.IN254
ascii_data[4] => Mux10.IN254
ascii_data[4] => Mux11.IN254
ascii_data[4] => Mux12.IN254
ascii_data[4] => LessThan0.IN12
ascii_data[5] => Mux0.IN8
ascii_data[5] => Mux1.IN8
ascii_data[5] => Mux2.IN8
ascii_data[5] => Mux3.IN8
ascii_data[5] => Mux4.IN8
ascii_data[5] => Mux5.IN8
ascii_data[5] => Mux6.IN8
ascii_data[5] => Mux7.IN8
ascii_data[5] => Mux8.IN258
ascii_data[5] => Mux9.IN253
ascii_data[5] => Mux10.IN253
ascii_data[5] => Mux11.IN253
ascii_data[5] => Mux12.IN253
ascii_data[5] => LessThan0.IN11
ascii_data[6] => Mux0.IN7
ascii_data[6] => Mux1.IN7
ascii_data[6] => Mux2.IN7
ascii_data[6] => Mux3.IN7
ascii_data[6] => Mux4.IN7
ascii_data[6] => Mux5.IN7
ascii_data[6] => Mux6.IN7
ascii_data[6] => Mux7.IN7
ascii_data[6] => Mux8.IN257
ascii_data[6] => Mux9.IN252
ascii_data[6] => Mux10.IN252
ascii_data[6] => Mux11.IN252
ascii_data[6] => Mux12.IN252
ascii_data[6] => LessThan0.IN10
ascii_data[7] => Mux0.IN6
ascii_data[7] => Mux1.IN6
ascii_data[7] => Mux2.IN6
ascii_data[7] => Mux3.IN6
ascii_data[7] => Mux4.IN6
ascii_data[7] => Mux5.IN6
ascii_data[7] => Mux6.IN6
ascii_data[7] => Mux7.IN6
ascii_data[7] => Mux8.IN256
ascii_data[7] => Mux9.IN251
ascii_data[7] => Mux10.IN251
ascii_data[7] => Mux11.IN251
ascii_data[7] => Mux12.IN251
ascii_data[7] => LessThan0.IN9
ascii_empty => state_nxt.DATAB
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => digit_cnt_nxt.OUTPUTSELECT
ascii_empty => ascii_rd_int.DATAB
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => state_nxt.OUTPUTSELECT
ascii_empty => Selector0.IN2
ascii_empty => ascii_rd_int.DATAB
ascii_empty => state_nxt.DATAB
instr[0] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[32] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[33] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[34] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[35] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[36] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[37] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[38] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[39] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[40] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[41] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[42] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[43] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[44] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[45] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[46] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[47] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[48] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[49] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[50] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[51] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[52] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[53] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[54] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr[55] <= instr.DB_MAX_OUTPUT_PORT_TYPE
instr_wr <= instr_wr.DB_MAX_OUTPUT_PORT_TYPE
instr_full => state_nxt.OUTPUTSELECT
instr_full => state_nxt.OUTPUTSELECT
instr_full => state_nxt.OUTPUTSELECT
instr_full => state_nxt.OUTPUTSELECT
instr_full => instr_wr.DATAB


|top|merge_fifo:merge_fifo_instance
clk => alt_fwft_fifo:p0_fifo.clock
clk => alt_fwft_fifo:p1_fifo.clock
clk => alt_fwft_fifo:p2_fifo.clock
res_n => alt_fwft_fifo:p0_fifo.aclr
res_n => alt_fwft_fifo:p1_fifo.aclr
res_n => alt_fwft_fifo:p2_fifo.aclr
p0_data[0] => alt_fwft_fifo:p0_fifo.data[0]
p0_data[1] => alt_fwft_fifo:p0_fifo.data[1]
p0_data[2] => alt_fwft_fifo:p0_fifo.data[2]
p0_data[3] => alt_fwft_fifo:p0_fifo.data[3]
p0_data[4] => alt_fwft_fifo:p0_fifo.data[4]
p0_data[5] => alt_fwft_fifo:p0_fifo.data[5]
p0_data[6] => alt_fwft_fifo:p0_fifo.data[6]
p0_data[7] => alt_fwft_fifo:p0_fifo.data[7]
p0_data[8] => alt_fwft_fifo:p0_fifo.data[8]
p0_data[9] => alt_fwft_fifo:p0_fifo.data[9]
p0_data[10] => alt_fwft_fifo:p0_fifo.data[10]
p0_data[11] => alt_fwft_fifo:p0_fifo.data[11]
p0_data[12] => alt_fwft_fifo:p0_fifo.data[12]
p0_data[13] => alt_fwft_fifo:p0_fifo.data[13]
p0_data[14] => alt_fwft_fifo:p0_fifo.data[14]
p0_data[15] => alt_fwft_fifo:p0_fifo.data[15]
p0_data[16] => alt_fwft_fifo:p0_fifo.data[16]
p0_data[17] => alt_fwft_fifo:p0_fifo.data[17]
p0_data[18] => alt_fwft_fifo:p0_fifo.data[18]
p0_data[19] => alt_fwft_fifo:p0_fifo.data[19]
p0_data[20] => alt_fwft_fifo:p0_fifo.data[20]
p0_data[21] => alt_fwft_fifo:p0_fifo.data[21]
p0_data[22] => alt_fwft_fifo:p0_fifo.data[22]
p0_data[23] => alt_fwft_fifo:p0_fifo.data[23]
p0_data[24] => alt_fwft_fifo:p0_fifo.data[24]
p0_data[25] => alt_fwft_fifo:p0_fifo.data[25]
p0_data[26] => alt_fwft_fifo:p0_fifo.data[26]
p0_data[27] => alt_fwft_fifo:p0_fifo.data[27]
p0_data[28] => alt_fwft_fifo:p0_fifo.data[28]
p0_data[29] => alt_fwft_fifo:p0_fifo.data[29]
p0_data[30] => alt_fwft_fifo:p0_fifo.data[30]
p0_data[31] => alt_fwft_fifo:p0_fifo.data[31]
p0_data[32] => alt_fwft_fifo:p0_fifo.data[32]
p0_data[33] => alt_fwft_fifo:p0_fifo.data[33]
p0_data[34] => alt_fwft_fifo:p0_fifo.data[34]
p0_data[35] => alt_fwft_fifo:p0_fifo.data[35]
p0_data[36] => alt_fwft_fifo:p0_fifo.data[36]
p0_data[37] => alt_fwft_fifo:p0_fifo.data[37]
p0_data[38] => alt_fwft_fifo:p0_fifo.data[38]
p0_data[39] => alt_fwft_fifo:p0_fifo.data[39]
p0_data[40] => alt_fwft_fifo:p0_fifo.data[40]
p0_data[41] => alt_fwft_fifo:p0_fifo.data[41]
p0_data[42] => alt_fwft_fifo:p0_fifo.data[42]
p0_data[43] => alt_fwft_fifo:p0_fifo.data[43]
p0_data[44] => alt_fwft_fifo:p0_fifo.data[44]
p0_data[45] => alt_fwft_fifo:p0_fifo.data[45]
p0_data[46] => alt_fwft_fifo:p0_fifo.data[46]
p0_data[47] => alt_fwft_fifo:p0_fifo.data[47]
p0_data[48] => alt_fwft_fifo:p0_fifo.data[48]
p0_data[49] => alt_fwft_fifo:p0_fifo.data[49]
p0_data[50] => alt_fwft_fifo:p0_fifo.data[50]
p0_data[51] => alt_fwft_fifo:p0_fifo.data[51]
p0_data[52] => alt_fwft_fifo:p0_fifo.data[52]
p0_data[53] => alt_fwft_fifo:p0_fifo.data[53]
p0_data[54] => alt_fwft_fifo:p0_fifo.data[54]
p0_data[55] => alt_fwft_fifo:p0_fifo.data[55]
p0_wr => alt_fwft_fifo:p0_fifo.wrreq
p0_full <= alt_fwft_fifo:p0_fifo.full
p1_data[0] => alt_fwft_fifo:p1_fifo.data[0]
p1_data[1] => alt_fwft_fifo:p1_fifo.data[1]
p1_data[2] => alt_fwft_fifo:p1_fifo.data[2]
p1_data[3] => alt_fwft_fifo:p1_fifo.data[3]
p1_data[4] => alt_fwft_fifo:p1_fifo.data[4]
p1_data[5] => alt_fwft_fifo:p1_fifo.data[5]
p1_data[6] => alt_fwft_fifo:p1_fifo.data[6]
p1_data[7] => alt_fwft_fifo:p1_fifo.data[7]
p1_data[8] => alt_fwft_fifo:p1_fifo.data[8]
p1_data[9] => alt_fwft_fifo:p1_fifo.data[9]
p1_data[10] => alt_fwft_fifo:p1_fifo.data[10]
p1_data[11] => alt_fwft_fifo:p1_fifo.data[11]
p1_data[12] => alt_fwft_fifo:p1_fifo.data[12]
p1_data[13] => alt_fwft_fifo:p1_fifo.data[13]
p1_data[14] => alt_fwft_fifo:p1_fifo.data[14]
p1_data[15] => alt_fwft_fifo:p1_fifo.data[15]
p1_data[16] => alt_fwft_fifo:p1_fifo.data[16]
p1_data[17] => alt_fwft_fifo:p1_fifo.data[17]
p1_data[18] => alt_fwft_fifo:p1_fifo.data[18]
p1_data[19] => alt_fwft_fifo:p1_fifo.data[19]
p1_data[20] => alt_fwft_fifo:p1_fifo.data[20]
p1_data[21] => alt_fwft_fifo:p1_fifo.data[21]
p1_data[22] => alt_fwft_fifo:p1_fifo.data[22]
p1_data[23] => alt_fwft_fifo:p1_fifo.data[23]
p1_data[24] => alt_fwft_fifo:p1_fifo.data[24]
p1_data[25] => alt_fwft_fifo:p1_fifo.data[25]
p1_data[26] => alt_fwft_fifo:p1_fifo.data[26]
p1_data[27] => alt_fwft_fifo:p1_fifo.data[27]
p1_data[28] => alt_fwft_fifo:p1_fifo.data[28]
p1_data[29] => alt_fwft_fifo:p1_fifo.data[29]
p1_data[30] => alt_fwft_fifo:p1_fifo.data[30]
p1_data[31] => alt_fwft_fifo:p1_fifo.data[31]
p1_data[32] => alt_fwft_fifo:p1_fifo.data[32]
p1_data[33] => alt_fwft_fifo:p1_fifo.data[33]
p1_data[34] => alt_fwft_fifo:p1_fifo.data[34]
p1_data[35] => alt_fwft_fifo:p1_fifo.data[35]
p1_data[36] => alt_fwft_fifo:p1_fifo.data[36]
p1_data[37] => alt_fwft_fifo:p1_fifo.data[37]
p1_data[38] => alt_fwft_fifo:p1_fifo.data[38]
p1_data[39] => alt_fwft_fifo:p1_fifo.data[39]
p1_data[40] => alt_fwft_fifo:p1_fifo.data[40]
p1_data[41] => alt_fwft_fifo:p1_fifo.data[41]
p1_data[42] => alt_fwft_fifo:p1_fifo.data[42]
p1_data[43] => alt_fwft_fifo:p1_fifo.data[43]
p1_data[44] => alt_fwft_fifo:p1_fifo.data[44]
p1_data[45] => alt_fwft_fifo:p1_fifo.data[45]
p1_data[46] => alt_fwft_fifo:p1_fifo.data[46]
p1_data[47] => alt_fwft_fifo:p1_fifo.data[47]
p1_data[48] => alt_fwft_fifo:p1_fifo.data[48]
p1_data[49] => alt_fwft_fifo:p1_fifo.data[49]
p1_data[50] => alt_fwft_fifo:p1_fifo.data[50]
p1_data[51] => alt_fwft_fifo:p1_fifo.data[51]
p1_data[52] => alt_fwft_fifo:p1_fifo.data[52]
p1_data[53] => alt_fwft_fifo:p1_fifo.data[53]
p1_data[54] => alt_fwft_fifo:p1_fifo.data[54]
p1_data[55] => alt_fwft_fifo:p1_fifo.data[55]
p1_wr => alt_fwft_fifo:p1_fifo.wrreq
p1_full <= alt_fwft_fifo:p1_fifo.full
p2_data[0] => alt_fwft_fifo:p2_fifo.data[0]
p2_data[1] => alt_fwft_fifo:p2_fifo.data[1]
p2_data[2] => alt_fwft_fifo:p2_fifo.data[2]
p2_data[3] => alt_fwft_fifo:p2_fifo.data[3]
p2_data[4] => alt_fwft_fifo:p2_fifo.data[4]
p2_data[5] => alt_fwft_fifo:p2_fifo.data[5]
p2_data[6] => alt_fwft_fifo:p2_fifo.data[6]
p2_data[7] => alt_fwft_fifo:p2_fifo.data[7]
p2_data[8] => alt_fwft_fifo:p2_fifo.data[8]
p2_data[9] => alt_fwft_fifo:p2_fifo.data[9]
p2_data[10] => alt_fwft_fifo:p2_fifo.data[10]
p2_data[11] => alt_fwft_fifo:p2_fifo.data[11]
p2_data[12] => alt_fwft_fifo:p2_fifo.data[12]
p2_data[13] => alt_fwft_fifo:p2_fifo.data[13]
p2_data[14] => alt_fwft_fifo:p2_fifo.data[14]
p2_data[15] => alt_fwft_fifo:p2_fifo.data[15]
p2_data[16] => alt_fwft_fifo:p2_fifo.data[16]
p2_data[17] => alt_fwft_fifo:p2_fifo.data[17]
p2_data[18] => alt_fwft_fifo:p2_fifo.data[18]
p2_data[19] => alt_fwft_fifo:p2_fifo.data[19]
p2_data[20] => alt_fwft_fifo:p2_fifo.data[20]
p2_data[21] => alt_fwft_fifo:p2_fifo.data[21]
p2_data[22] => alt_fwft_fifo:p2_fifo.data[22]
p2_data[23] => alt_fwft_fifo:p2_fifo.data[23]
p2_data[24] => alt_fwft_fifo:p2_fifo.data[24]
p2_data[25] => alt_fwft_fifo:p2_fifo.data[25]
p2_data[26] => alt_fwft_fifo:p2_fifo.data[26]
p2_data[27] => alt_fwft_fifo:p2_fifo.data[27]
p2_data[28] => alt_fwft_fifo:p2_fifo.data[28]
p2_data[29] => alt_fwft_fifo:p2_fifo.data[29]
p2_data[30] => alt_fwft_fifo:p2_fifo.data[30]
p2_data[31] => alt_fwft_fifo:p2_fifo.data[31]
p2_data[32] => alt_fwft_fifo:p2_fifo.data[32]
p2_data[33] => alt_fwft_fifo:p2_fifo.data[33]
p2_data[34] => alt_fwft_fifo:p2_fifo.data[34]
p2_data[35] => alt_fwft_fifo:p2_fifo.data[35]
p2_data[36] => alt_fwft_fifo:p2_fifo.data[36]
p2_data[37] => alt_fwft_fifo:p2_fifo.data[37]
p2_data[38] => alt_fwft_fifo:p2_fifo.data[38]
p2_data[39] => alt_fwft_fifo:p2_fifo.data[39]
p2_data[40] => alt_fwft_fifo:p2_fifo.data[40]
p2_data[41] => alt_fwft_fifo:p2_fifo.data[41]
p2_data[42] => alt_fwft_fifo:p2_fifo.data[42]
p2_data[43] => alt_fwft_fifo:p2_fifo.data[43]
p2_data[44] => alt_fwft_fifo:p2_fifo.data[44]
p2_data[45] => alt_fwft_fifo:p2_fifo.data[45]
p2_data[46] => alt_fwft_fifo:p2_fifo.data[46]
p2_data[47] => alt_fwft_fifo:p2_fifo.data[47]
p2_data[48] => alt_fwft_fifo:p2_fifo.data[48]
p2_data[49] => alt_fwft_fifo:p2_fifo.data[49]
p2_data[50] => alt_fwft_fifo:p2_fifo.data[50]
p2_data[51] => alt_fwft_fifo:p2_fifo.data[51]
p2_data[52] => alt_fwft_fifo:p2_fifo.data[52]
p2_data[53] => alt_fwft_fifo:p2_fifo.data[53]
p2_data[54] => alt_fwft_fifo:p2_fifo.data[54]
p2_data[55] => alt_fwft_fifo:p2_fifo.data[55]
p2_wr => alt_fwft_fifo:p2_fifo.wrreq
p2_full <= alt_fwft_fifo:p2_fifo.full
pout_data[0] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[1] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[2] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[3] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[4] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[5] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[6] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[7] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[8] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[9] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[10] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[11] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[12] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[13] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[14] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[15] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[16] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[17] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[18] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[19] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[20] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[21] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[22] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[23] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[24] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[25] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[26] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[27] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[28] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[29] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[30] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[31] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[32] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[33] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[34] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[35] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[36] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[37] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[38] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[39] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[40] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[41] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[42] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[43] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[44] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[45] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[46] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[47] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[48] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[49] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[50] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[51] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[52] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[53] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[54] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_data[55] <= pout_data.DB_MAX_OUTPUT_PORT_TYPE
pout_wr <= pout_wr.DB_MAX_OUTPUT_PORT_TYPE
pout_full => pout_wr.OUTPUTSELECT
pout_full => p0_rdack.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => pout_data.OUTPUTSELECT
pout_full => p1_rdack.OUTPUTSELECT
pout_full => p2_rdack.OUTPUTSELECT


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo
clock => scfifo:scfifo_inst.clock
aclr => scfifo:scfifo_inst.aclr
data[0] => scfifo:scfifo_inst.data[0]
data[1] => scfifo:scfifo_inst.data[1]
data[2] => scfifo:scfifo_inst.data[2]
data[3] => scfifo:scfifo_inst.data[3]
data[4] => scfifo:scfifo_inst.data[4]
data[5] => scfifo:scfifo_inst.data[5]
data[6] => scfifo:scfifo_inst.data[6]
data[7] => scfifo:scfifo_inst.data[7]
data[8] => scfifo:scfifo_inst.data[8]
data[9] => scfifo:scfifo_inst.data[9]
data[10] => scfifo:scfifo_inst.data[10]
data[11] => scfifo:scfifo_inst.data[11]
data[12] => scfifo:scfifo_inst.data[12]
data[13] => scfifo:scfifo_inst.data[13]
data[14] => scfifo:scfifo_inst.data[14]
data[15] => scfifo:scfifo_inst.data[15]
data[16] => scfifo:scfifo_inst.data[16]
data[17] => scfifo:scfifo_inst.data[17]
data[18] => scfifo:scfifo_inst.data[18]
data[19] => scfifo:scfifo_inst.data[19]
data[20] => scfifo:scfifo_inst.data[20]
data[21] => scfifo:scfifo_inst.data[21]
data[22] => scfifo:scfifo_inst.data[22]
data[23] => scfifo:scfifo_inst.data[23]
data[24] => scfifo:scfifo_inst.data[24]
data[25] => scfifo:scfifo_inst.data[25]
data[26] => scfifo:scfifo_inst.data[26]
data[27] => scfifo:scfifo_inst.data[27]
data[28] => scfifo:scfifo_inst.data[28]
data[29] => scfifo:scfifo_inst.data[29]
data[30] => scfifo:scfifo_inst.data[30]
data[31] => scfifo:scfifo_inst.data[31]
data[32] => scfifo:scfifo_inst.data[32]
data[33] => scfifo:scfifo_inst.data[33]
data[34] => scfifo:scfifo_inst.data[34]
data[35] => scfifo:scfifo_inst.data[35]
data[36] => scfifo:scfifo_inst.data[36]
data[37] => scfifo:scfifo_inst.data[37]
data[38] => scfifo:scfifo_inst.data[38]
data[39] => scfifo:scfifo_inst.data[39]
data[40] => scfifo:scfifo_inst.data[40]
data[41] => scfifo:scfifo_inst.data[41]
data[42] => scfifo:scfifo_inst.data[42]
data[43] => scfifo:scfifo_inst.data[43]
data[44] => scfifo:scfifo_inst.data[44]
data[45] => scfifo:scfifo_inst.data[45]
data[46] => scfifo:scfifo_inst.data[46]
data[47] => scfifo:scfifo_inst.data[47]
data[48] => scfifo:scfifo_inst.data[48]
data[49] => scfifo:scfifo_inst.data[49]
data[50] => scfifo:scfifo_inst.data[50]
data[51] => scfifo:scfifo_inst.data[51]
data[52] => scfifo:scfifo_inst.data[52]
data[53] => scfifo:scfifo_inst.data[53]
data[54] => scfifo:scfifo_inst.data[54]
data[55] => scfifo:scfifo_inst.data[55]
wrreq => scfifo:scfifo_inst.wrreq
full <= scfifo:scfifo_inst.full
new_data <= scfifo:scfifo_inst.empty
rdack => scfifo:scfifo_inst.rdreq
q[0] <= scfifo:scfifo_inst.q[0]
q[1] <= scfifo:scfifo_inst.q[1]
q[2] <= scfifo:scfifo_inst.q[2]
q[3] <= scfifo:scfifo_inst.q[3]
q[4] <= scfifo:scfifo_inst.q[4]
q[5] <= scfifo:scfifo_inst.q[5]
q[6] <= scfifo:scfifo_inst.q[6]
q[7] <= scfifo:scfifo_inst.q[7]
q[8] <= scfifo:scfifo_inst.q[8]
q[9] <= scfifo:scfifo_inst.q[9]
q[10] <= scfifo:scfifo_inst.q[10]
q[11] <= scfifo:scfifo_inst.q[11]
q[12] <= scfifo:scfifo_inst.q[12]
q[13] <= scfifo:scfifo_inst.q[13]
q[14] <= scfifo:scfifo_inst.q[14]
q[15] <= scfifo:scfifo_inst.q[15]
q[16] <= scfifo:scfifo_inst.q[16]
q[17] <= scfifo:scfifo_inst.q[17]
q[18] <= scfifo:scfifo_inst.q[18]
q[19] <= scfifo:scfifo_inst.q[19]
q[20] <= scfifo:scfifo_inst.q[20]
q[21] <= scfifo:scfifo_inst.q[21]
q[22] <= scfifo:scfifo_inst.q[22]
q[23] <= scfifo:scfifo_inst.q[23]
q[24] <= scfifo:scfifo_inst.q[24]
q[25] <= scfifo:scfifo_inst.q[25]
q[26] <= scfifo:scfifo_inst.q[26]
q[27] <= scfifo:scfifo_inst.q[27]
q[28] <= scfifo:scfifo_inst.q[28]
q[29] <= scfifo:scfifo_inst.q[29]
q[30] <= scfifo:scfifo_inst.q[30]
q[31] <= scfifo:scfifo_inst.q[31]
q[32] <= scfifo:scfifo_inst.q[32]
q[33] <= scfifo:scfifo_inst.q[33]
q[34] <= scfifo:scfifo_inst.q[34]
q[35] <= scfifo:scfifo_inst.q[35]
q[36] <= scfifo:scfifo_inst.q[36]
q[37] <= scfifo:scfifo_inst.q[37]
q[38] <= scfifo:scfifo_inst.q[38]
q[39] <= scfifo:scfifo_inst.q[39]
q[40] <= scfifo:scfifo_inst.q[40]
q[41] <= scfifo:scfifo_inst.q[41]
q[42] <= scfifo:scfifo_inst.q[42]
q[43] <= scfifo:scfifo_inst.q[43]
q[44] <= scfifo:scfifo_inst.q[44]
q[45] <= scfifo:scfifo_inst.q[45]
q[46] <= scfifo:scfifo_inst.q[46]
q[47] <= scfifo:scfifo_inst.q[47]
q[48] <= scfifo:scfifo_inst.q[48]
q[49] <= scfifo:scfifo_inst.q[49]
q[50] <= scfifo:scfifo_inst.q[50]
q[51] <= scfifo:scfifo_inst.q[51]
q[52] <= scfifo:scfifo_inst.q[52]
q[53] <= scfifo:scfifo_inst.q[53]
q[54] <= scfifo:scfifo_inst.q[54]
q[55] <= scfifo:scfifo_inst.q[55]


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst
data[0] => scfifo_ka31:auto_generated.data[0]
data[1] => scfifo_ka31:auto_generated.data[1]
data[2] => scfifo_ka31:auto_generated.data[2]
data[3] => scfifo_ka31:auto_generated.data[3]
data[4] => scfifo_ka31:auto_generated.data[4]
data[5] => scfifo_ka31:auto_generated.data[5]
data[6] => scfifo_ka31:auto_generated.data[6]
data[7] => scfifo_ka31:auto_generated.data[7]
data[8] => scfifo_ka31:auto_generated.data[8]
data[9] => scfifo_ka31:auto_generated.data[9]
data[10] => scfifo_ka31:auto_generated.data[10]
data[11] => scfifo_ka31:auto_generated.data[11]
data[12] => scfifo_ka31:auto_generated.data[12]
data[13] => scfifo_ka31:auto_generated.data[13]
data[14] => scfifo_ka31:auto_generated.data[14]
data[15] => scfifo_ka31:auto_generated.data[15]
data[16] => scfifo_ka31:auto_generated.data[16]
data[17] => scfifo_ka31:auto_generated.data[17]
data[18] => scfifo_ka31:auto_generated.data[18]
data[19] => scfifo_ka31:auto_generated.data[19]
data[20] => scfifo_ka31:auto_generated.data[20]
data[21] => scfifo_ka31:auto_generated.data[21]
data[22] => scfifo_ka31:auto_generated.data[22]
data[23] => scfifo_ka31:auto_generated.data[23]
data[24] => scfifo_ka31:auto_generated.data[24]
data[25] => scfifo_ka31:auto_generated.data[25]
data[26] => scfifo_ka31:auto_generated.data[26]
data[27] => scfifo_ka31:auto_generated.data[27]
data[28] => scfifo_ka31:auto_generated.data[28]
data[29] => scfifo_ka31:auto_generated.data[29]
data[30] => scfifo_ka31:auto_generated.data[30]
data[31] => scfifo_ka31:auto_generated.data[31]
data[32] => scfifo_ka31:auto_generated.data[32]
data[33] => scfifo_ka31:auto_generated.data[33]
data[34] => scfifo_ka31:auto_generated.data[34]
data[35] => scfifo_ka31:auto_generated.data[35]
data[36] => scfifo_ka31:auto_generated.data[36]
data[37] => scfifo_ka31:auto_generated.data[37]
data[38] => scfifo_ka31:auto_generated.data[38]
data[39] => scfifo_ka31:auto_generated.data[39]
data[40] => scfifo_ka31:auto_generated.data[40]
data[41] => scfifo_ka31:auto_generated.data[41]
data[42] => scfifo_ka31:auto_generated.data[42]
data[43] => scfifo_ka31:auto_generated.data[43]
data[44] => scfifo_ka31:auto_generated.data[44]
data[45] => scfifo_ka31:auto_generated.data[45]
data[46] => scfifo_ka31:auto_generated.data[46]
data[47] => scfifo_ka31:auto_generated.data[47]
data[48] => scfifo_ka31:auto_generated.data[48]
data[49] => scfifo_ka31:auto_generated.data[49]
data[50] => scfifo_ka31:auto_generated.data[50]
data[51] => scfifo_ka31:auto_generated.data[51]
data[52] => scfifo_ka31:auto_generated.data[52]
data[53] => scfifo_ka31:auto_generated.data[53]
data[54] => scfifo_ka31:auto_generated.data[54]
data[55] => scfifo_ka31:auto_generated.data[55]
q[0] <= scfifo_ka31:auto_generated.q[0]
q[1] <= scfifo_ka31:auto_generated.q[1]
q[2] <= scfifo_ka31:auto_generated.q[2]
q[3] <= scfifo_ka31:auto_generated.q[3]
q[4] <= scfifo_ka31:auto_generated.q[4]
q[5] <= scfifo_ka31:auto_generated.q[5]
q[6] <= scfifo_ka31:auto_generated.q[6]
q[7] <= scfifo_ka31:auto_generated.q[7]
q[8] <= scfifo_ka31:auto_generated.q[8]
q[9] <= scfifo_ka31:auto_generated.q[9]
q[10] <= scfifo_ka31:auto_generated.q[10]
q[11] <= scfifo_ka31:auto_generated.q[11]
q[12] <= scfifo_ka31:auto_generated.q[12]
q[13] <= scfifo_ka31:auto_generated.q[13]
q[14] <= scfifo_ka31:auto_generated.q[14]
q[15] <= scfifo_ka31:auto_generated.q[15]
q[16] <= scfifo_ka31:auto_generated.q[16]
q[17] <= scfifo_ka31:auto_generated.q[17]
q[18] <= scfifo_ka31:auto_generated.q[18]
q[19] <= scfifo_ka31:auto_generated.q[19]
q[20] <= scfifo_ka31:auto_generated.q[20]
q[21] <= scfifo_ka31:auto_generated.q[21]
q[22] <= scfifo_ka31:auto_generated.q[22]
q[23] <= scfifo_ka31:auto_generated.q[23]
q[24] <= scfifo_ka31:auto_generated.q[24]
q[25] <= scfifo_ka31:auto_generated.q[25]
q[26] <= scfifo_ka31:auto_generated.q[26]
q[27] <= scfifo_ka31:auto_generated.q[27]
q[28] <= scfifo_ka31:auto_generated.q[28]
q[29] <= scfifo_ka31:auto_generated.q[29]
q[30] <= scfifo_ka31:auto_generated.q[30]
q[31] <= scfifo_ka31:auto_generated.q[31]
q[32] <= scfifo_ka31:auto_generated.q[32]
q[33] <= scfifo_ka31:auto_generated.q[33]
q[34] <= scfifo_ka31:auto_generated.q[34]
q[35] <= scfifo_ka31:auto_generated.q[35]
q[36] <= scfifo_ka31:auto_generated.q[36]
q[37] <= scfifo_ka31:auto_generated.q[37]
q[38] <= scfifo_ka31:auto_generated.q[38]
q[39] <= scfifo_ka31:auto_generated.q[39]
q[40] <= scfifo_ka31:auto_generated.q[40]
q[41] <= scfifo_ka31:auto_generated.q[41]
q[42] <= scfifo_ka31:auto_generated.q[42]
q[43] <= scfifo_ka31:auto_generated.q[43]
q[44] <= scfifo_ka31:auto_generated.q[44]
q[45] <= scfifo_ka31:auto_generated.q[45]
q[46] <= scfifo_ka31:auto_generated.q[46]
q[47] <= scfifo_ka31:auto_generated.q[47]
q[48] <= scfifo_ka31:auto_generated.q[48]
q[49] <= scfifo_ka31:auto_generated.q[49]
q[50] <= scfifo_ka31:auto_generated.q[50]
q[51] <= scfifo_ka31:auto_generated.q[51]
q[52] <= scfifo_ka31:auto_generated.q[52]
q[53] <= scfifo_ka31:auto_generated.q[53]
q[54] <= scfifo_ka31:auto_generated.q[54]
q[55] <= scfifo_ka31:auto_generated.q[55]
wrreq => scfifo_ka31:auto_generated.wrreq
rdreq => scfifo_ka31:auto_generated.rdreq
clock => scfifo_ka31:auto_generated.clock
aclr => scfifo_ka31:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ka31:auto_generated.empty
full <= scfifo_ka31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated
aclr => a_dpfifo_rg31:dpfifo.aclr
clock => a_dpfifo_rg31:dpfifo.clock
data[0] => a_dpfifo_rg31:dpfifo.data[0]
data[1] => a_dpfifo_rg31:dpfifo.data[1]
data[2] => a_dpfifo_rg31:dpfifo.data[2]
data[3] => a_dpfifo_rg31:dpfifo.data[3]
data[4] => a_dpfifo_rg31:dpfifo.data[4]
data[5] => a_dpfifo_rg31:dpfifo.data[5]
data[6] => a_dpfifo_rg31:dpfifo.data[6]
data[7] => a_dpfifo_rg31:dpfifo.data[7]
data[8] => a_dpfifo_rg31:dpfifo.data[8]
data[9] => a_dpfifo_rg31:dpfifo.data[9]
data[10] => a_dpfifo_rg31:dpfifo.data[10]
data[11] => a_dpfifo_rg31:dpfifo.data[11]
data[12] => a_dpfifo_rg31:dpfifo.data[12]
data[13] => a_dpfifo_rg31:dpfifo.data[13]
data[14] => a_dpfifo_rg31:dpfifo.data[14]
data[15] => a_dpfifo_rg31:dpfifo.data[15]
data[16] => a_dpfifo_rg31:dpfifo.data[16]
data[17] => a_dpfifo_rg31:dpfifo.data[17]
data[18] => a_dpfifo_rg31:dpfifo.data[18]
data[19] => a_dpfifo_rg31:dpfifo.data[19]
data[20] => a_dpfifo_rg31:dpfifo.data[20]
data[21] => a_dpfifo_rg31:dpfifo.data[21]
data[22] => a_dpfifo_rg31:dpfifo.data[22]
data[23] => a_dpfifo_rg31:dpfifo.data[23]
data[24] => a_dpfifo_rg31:dpfifo.data[24]
data[25] => a_dpfifo_rg31:dpfifo.data[25]
data[26] => a_dpfifo_rg31:dpfifo.data[26]
data[27] => a_dpfifo_rg31:dpfifo.data[27]
data[28] => a_dpfifo_rg31:dpfifo.data[28]
data[29] => a_dpfifo_rg31:dpfifo.data[29]
data[30] => a_dpfifo_rg31:dpfifo.data[30]
data[31] => a_dpfifo_rg31:dpfifo.data[31]
data[32] => a_dpfifo_rg31:dpfifo.data[32]
data[33] => a_dpfifo_rg31:dpfifo.data[33]
data[34] => a_dpfifo_rg31:dpfifo.data[34]
data[35] => a_dpfifo_rg31:dpfifo.data[35]
data[36] => a_dpfifo_rg31:dpfifo.data[36]
data[37] => a_dpfifo_rg31:dpfifo.data[37]
data[38] => a_dpfifo_rg31:dpfifo.data[38]
data[39] => a_dpfifo_rg31:dpfifo.data[39]
data[40] => a_dpfifo_rg31:dpfifo.data[40]
data[41] => a_dpfifo_rg31:dpfifo.data[41]
data[42] => a_dpfifo_rg31:dpfifo.data[42]
data[43] => a_dpfifo_rg31:dpfifo.data[43]
data[44] => a_dpfifo_rg31:dpfifo.data[44]
data[45] => a_dpfifo_rg31:dpfifo.data[45]
data[46] => a_dpfifo_rg31:dpfifo.data[46]
data[47] => a_dpfifo_rg31:dpfifo.data[47]
data[48] => a_dpfifo_rg31:dpfifo.data[48]
data[49] => a_dpfifo_rg31:dpfifo.data[49]
data[50] => a_dpfifo_rg31:dpfifo.data[50]
data[51] => a_dpfifo_rg31:dpfifo.data[51]
data[52] => a_dpfifo_rg31:dpfifo.data[52]
data[53] => a_dpfifo_rg31:dpfifo.data[53]
data[54] => a_dpfifo_rg31:dpfifo.data[54]
data[55] => a_dpfifo_rg31:dpfifo.data[55]
empty <= a_dpfifo_rg31:dpfifo.empty
full <= a_dpfifo_rg31:dpfifo.full
q[0] <= a_dpfifo_rg31:dpfifo.q[0]
q[1] <= a_dpfifo_rg31:dpfifo.q[1]
q[2] <= a_dpfifo_rg31:dpfifo.q[2]
q[3] <= a_dpfifo_rg31:dpfifo.q[3]
q[4] <= a_dpfifo_rg31:dpfifo.q[4]
q[5] <= a_dpfifo_rg31:dpfifo.q[5]
q[6] <= a_dpfifo_rg31:dpfifo.q[6]
q[7] <= a_dpfifo_rg31:dpfifo.q[7]
q[8] <= a_dpfifo_rg31:dpfifo.q[8]
q[9] <= a_dpfifo_rg31:dpfifo.q[9]
q[10] <= a_dpfifo_rg31:dpfifo.q[10]
q[11] <= a_dpfifo_rg31:dpfifo.q[11]
q[12] <= a_dpfifo_rg31:dpfifo.q[12]
q[13] <= a_dpfifo_rg31:dpfifo.q[13]
q[14] <= a_dpfifo_rg31:dpfifo.q[14]
q[15] <= a_dpfifo_rg31:dpfifo.q[15]
q[16] <= a_dpfifo_rg31:dpfifo.q[16]
q[17] <= a_dpfifo_rg31:dpfifo.q[17]
q[18] <= a_dpfifo_rg31:dpfifo.q[18]
q[19] <= a_dpfifo_rg31:dpfifo.q[19]
q[20] <= a_dpfifo_rg31:dpfifo.q[20]
q[21] <= a_dpfifo_rg31:dpfifo.q[21]
q[22] <= a_dpfifo_rg31:dpfifo.q[22]
q[23] <= a_dpfifo_rg31:dpfifo.q[23]
q[24] <= a_dpfifo_rg31:dpfifo.q[24]
q[25] <= a_dpfifo_rg31:dpfifo.q[25]
q[26] <= a_dpfifo_rg31:dpfifo.q[26]
q[27] <= a_dpfifo_rg31:dpfifo.q[27]
q[28] <= a_dpfifo_rg31:dpfifo.q[28]
q[29] <= a_dpfifo_rg31:dpfifo.q[29]
q[30] <= a_dpfifo_rg31:dpfifo.q[30]
q[31] <= a_dpfifo_rg31:dpfifo.q[31]
q[32] <= a_dpfifo_rg31:dpfifo.q[32]
q[33] <= a_dpfifo_rg31:dpfifo.q[33]
q[34] <= a_dpfifo_rg31:dpfifo.q[34]
q[35] <= a_dpfifo_rg31:dpfifo.q[35]
q[36] <= a_dpfifo_rg31:dpfifo.q[36]
q[37] <= a_dpfifo_rg31:dpfifo.q[37]
q[38] <= a_dpfifo_rg31:dpfifo.q[38]
q[39] <= a_dpfifo_rg31:dpfifo.q[39]
q[40] <= a_dpfifo_rg31:dpfifo.q[40]
q[41] <= a_dpfifo_rg31:dpfifo.q[41]
q[42] <= a_dpfifo_rg31:dpfifo.q[42]
q[43] <= a_dpfifo_rg31:dpfifo.q[43]
q[44] <= a_dpfifo_rg31:dpfifo.q[44]
q[45] <= a_dpfifo_rg31:dpfifo.q[45]
q[46] <= a_dpfifo_rg31:dpfifo.q[46]
q[47] <= a_dpfifo_rg31:dpfifo.q[47]
q[48] <= a_dpfifo_rg31:dpfifo.q[48]
q[49] <= a_dpfifo_rg31:dpfifo.q[49]
q[50] <= a_dpfifo_rg31:dpfifo.q[50]
q[51] <= a_dpfifo_rg31:dpfifo.q[51]
q[52] <= a_dpfifo_rg31:dpfifo.q[52]
q[53] <= a_dpfifo_rg31:dpfifo.q[53]
q[54] <= a_dpfifo_rg31:dpfifo.q[54]
q[55] <= a_dpfifo_rg31:dpfifo.q[55]
rdreq => a_dpfifo_rg31:dpfifo.rreq
wrreq => a_dpfifo_rg31:dpfifo.wreq


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_p7h1:FIFOram.clock0
clock => altsyncram_p7h1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p7h1:FIFOram.data_a[0]
data[1] => altsyncram_p7h1:FIFOram.data_a[1]
data[2] => altsyncram_p7h1:FIFOram.data_a[2]
data[3] => altsyncram_p7h1:FIFOram.data_a[3]
data[4] => altsyncram_p7h1:FIFOram.data_a[4]
data[5] => altsyncram_p7h1:FIFOram.data_a[5]
data[6] => altsyncram_p7h1:FIFOram.data_a[6]
data[7] => altsyncram_p7h1:FIFOram.data_a[7]
data[8] => altsyncram_p7h1:FIFOram.data_a[8]
data[9] => altsyncram_p7h1:FIFOram.data_a[9]
data[10] => altsyncram_p7h1:FIFOram.data_a[10]
data[11] => altsyncram_p7h1:FIFOram.data_a[11]
data[12] => altsyncram_p7h1:FIFOram.data_a[12]
data[13] => altsyncram_p7h1:FIFOram.data_a[13]
data[14] => altsyncram_p7h1:FIFOram.data_a[14]
data[15] => altsyncram_p7h1:FIFOram.data_a[15]
data[16] => altsyncram_p7h1:FIFOram.data_a[16]
data[17] => altsyncram_p7h1:FIFOram.data_a[17]
data[18] => altsyncram_p7h1:FIFOram.data_a[18]
data[19] => altsyncram_p7h1:FIFOram.data_a[19]
data[20] => altsyncram_p7h1:FIFOram.data_a[20]
data[21] => altsyncram_p7h1:FIFOram.data_a[21]
data[22] => altsyncram_p7h1:FIFOram.data_a[22]
data[23] => altsyncram_p7h1:FIFOram.data_a[23]
data[24] => altsyncram_p7h1:FIFOram.data_a[24]
data[25] => altsyncram_p7h1:FIFOram.data_a[25]
data[26] => altsyncram_p7h1:FIFOram.data_a[26]
data[27] => altsyncram_p7h1:FIFOram.data_a[27]
data[28] => altsyncram_p7h1:FIFOram.data_a[28]
data[29] => altsyncram_p7h1:FIFOram.data_a[29]
data[30] => altsyncram_p7h1:FIFOram.data_a[30]
data[31] => altsyncram_p7h1:FIFOram.data_a[31]
data[32] => altsyncram_p7h1:FIFOram.data_a[32]
data[33] => altsyncram_p7h1:FIFOram.data_a[33]
data[34] => altsyncram_p7h1:FIFOram.data_a[34]
data[35] => altsyncram_p7h1:FIFOram.data_a[35]
data[36] => altsyncram_p7h1:FIFOram.data_a[36]
data[37] => altsyncram_p7h1:FIFOram.data_a[37]
data[38] => altsyncram_p7h1:FIFOram.data_a[38]
data[39] => altsyncram_p7h1:FIFOram.data_a[39]
data[40] => altsyncram_p7h1:FIFOram.data_a[40]
data[41] => altsyncram_p7h1:FIFOram.data_a[41]
data[42] => altsyncram_p7h1:FIFOram.data_a[42]
data[43] => altsyncram_p7h1:FIFOram.data_a[43]
data[44] => altsyncram_p7h1:FIFOram.data_a[44]
data[45] => altsyncram_p7h1:FIFOram.data_a[45]
data[46] => altsyncram_p7h1:FIFOram.data_a[46]
data[47] => altsyncram_p7h1:FIFOram.data_a[47]
data[48] => altsyncram_p7h1:FIFOram.data_a[48]
data[49] => altsyncram_p7h1:FIFOram.data_a[49]
data[50] => altsyncram_p7h1:FIFOram.data_a[50]
data[51] => altsyncram_p7h1:FIFOram.data_a[51]
data[52] => altsyncram_p7h1:FIFOram.data_a[52]
data[53] => altsyncram_p7h1:FIFOram.data_a[53]
data[54] => altsyncram_p7h1:FIFOram.data_a[54]
data[55] => altsyncram_p7h1:FIFOram.data_a[55]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p7h1:FIFOram.q_b[0]
q[1] <= altsyncram_p7h1:FIFOram.q_b[1]
q[2] <= altsyncram_p7h1:FIFOram.q_b[2]
q[3] <= altsyncram_p7h1:FIFOram.q_b[3]
q[4] <= altsyncram_p7h1:FIFOram.q_b[4]
q[5] <= altsyncram_p7h1:FIFOram.q_b[5]
q[6] <= altsyncram_p7h1:FIFOram.q_b[6]
q[7] <= altsyncram_p7h1:FIFOram.q_b[7]
q[8] <= altsyncram_p7h1:FIFOram.q_b[8]
q[9] <= altsyncram_p7h1:FIFOram.q_b[9]
q[10] <= altsyncram_p7h1:FIFOram.q_b[10]
q[11] <= altsyncram_p7h1:FIFOram.q_b[11]
q[12] <= altsyncram_p7h1:FIFOram.q_b[12]
q[13] <= altsyncram_p7h1:FIFOram.q_b[13]
q[14] <= altsyncram_p7h1:FIFOram.q_b[14]
q[15] <= altsyncram_p7h1:FIFOram.q_b[15]
q[16] <= altsyncram_p7h1:FIFOram.q_b[16]
q[17] <= altsyncram_p7h1:FIFOram.q_b[17]
q[18] <= altsyncram_p7h1:FIFOram.q_b[18]
q[19] <= altsyncram_p7h1:FIFOram.q_b[19]
q[20] <= altsyncram_p7h1:FIFOram.q_b[20]
q[21] <= altsyncram_p7h1:FIFOram.q_b[21]
q[22] <= altsyncram_p7h1:FIFOram.q_b[22]
q[23] <= altsyncram_p7h1:FIFOram.q_b[23]
q[24] <= altsyncram_p7h1:FIFOram.q_b[24]
q[25] <= altsyncram_p7h1:FIFOram.q_b[25]
q[26] <= altsyncram_p7h1:FIFOram.q_b[26]
q[27] <= altsyncram_p7h1:FIFOram.q_b[27]
q[28] <= altsyncram_p7h1:FIFOram.q_b[28]
q[29] <= altsyncram_p7h1:FIFOram.q_b[29]
q[30] <= altsyncram_p7h1:FIFOram.q_b[30]
q[31] <= altsyncram_p7h1:FIFOram.q_b[31]
q[32] <= altsyncram_p7h1:FIFOram.q_b[32]
q[33] <= altsyncram_p7h1:FIFOram.q_b[33]
q[34] <= altsyncram_p7h1:FIFOram.q_b[34]
q[35] <= altsyncram_p7h1:FIFOram.q_b[35]
q[36] <= altsyncram_p7h1:FIFOram.q_b[36]
q[37] <= altsyncram_p7h1:FIFOram.q_b[37]
q[38] <= altsyncram_p7h1:FIFOram.q_b[38]
q[39] <= altsyncram_p7h1:FIFOram.q_b[39]
q[40] <= altsyncram_p7h1:FIFOram.q_b[40]
q[41] <= altsyncram_p7h1:FIFOram.q_b[41]
q[42] <= altsyncram_p7h1:FIFOram.q_b[42]
q[43] <= altsyncram_p7h1:FIFOram.q_b[43]
q[44] <= altsyncram_p7h1:FIFOram.q_b[44]
q[45] <= altsyncram_p7h1:FIFOram.q_b[45]
q[46] <= altsyncram_p7h1:FIFOram.q_b[46]
q[47] <= altsyncram_p7h1:FIFOram.q_b[47]
q[48] <= altsyncram_p7h1:FIFOram.q_b[48]
q[49] <= altsyncram_p7h1:FIFOram.q_b[49]
q[50] <= altsyncram_p7h1:FIFOram.q_b[50]
q[51] <= altsyncram_p7h1:FIFOram.q_b[51]
q[52] <= altsyncram_p7h1:FIFOram.q_b[52]
q[53] <= altsyncram_p7h1:FIFOram.q_b[53]
q[54] <= altsyncram_p7h1:FIFOram.q_b[54]
q[55] <= altsyncram_p7h1:FIFOram.q_b[55]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p0_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo
clock => scfifo:scfifo_inst.clock
aclr => scfifo:scfifo_inst.aclr
data[0] => scfifo:scfifo_inst.data[0]
data[1] => scfifo:scfifo_inst.data[1]
data[2] => scfifo:scfifo_inst.data[2]
data[3] => scfifo:scfifo_inst.data[3]
data[4] => scfifo:scfifo_inst.data[4]
data[5] => scfifo:scfifo_inst.data[5]
data[6] => scfifo:scfifo_inst.data[6]
data[7] => scfifo:scfifo_inst.data[7]
data[8] => scfifo:scfifo_inst.data[8]
data[9] => scfifo:scfifo_inst.data[9]
data[10] => scfifo:scfifo_inst.data[10]
data[11] => scfifo:scfifo_inst.data[11]
data[12] => scfifo:scfifo_inst.data[12]
data[13] => scfifo:scfifo_inst.data[13]
data[14] => scfifo:scfifo_inst.data[14]
data[15] => scfifo:scfifo_inst.data[15]
data[16] => scfifo:scfifo_inst.data[16]
data[17] => scfifo:scfifo_inst.data[17]
data[18] => scfifo:scfifo_inst.data[18]
data[19] => scfifo:scfifo_inst.data[19]
data[20] => scfifo:scfifo_inst.data[20]
data[21] => scfifo:scfifo_inst.data[21]
data[22] => scfifo:scfifo_inst.data[22]
data[23] => scfifo:scfifo_inst.data[23]
data[24] => scfifo:scfifo_inst.data[24]
data[25] => scfifo:scfifo_inst.data[25]
data[26] => scfifo:scfifo_inst.data[26]
data[27] => scfifo:scfifo_inst.data[27]
data[28] => scfifo:scfifo_inst.data[28]
data[29] => scfifo:scfifo_inst.data[29]
data[30] => scfifo:scfifo_inst.data[30]
data[31] => scfifo:scfifo_inst.data[31]
data[32] => scfifo:scfifo_inst.data[32]
data[33] => scfifo:scfifo_inst.data[33]
data[34] => scfifo:scfifo_inst.data[34]
data[35] => scfifo:scfifo_inst.data[35]
data[36] => scfifo:scfifo_inst.data[36]
data[37] => scfifo:scfifo_inst.data[37]
data[38] => scfifo:scfifo_inst.data[38]
data[39] => scfifo:scfifo_inst.data[39]
data[40] => scfifo:scfifo_inst.data[40]
data[41] => scfifo:scfifo_inst.data[41]
data[42] => scfifo:scfifo_inst.data[42]
data[43] => scfifo:scfifo_inst.data[43]
data[44] => scfifo:scfifo_inst.data[44]
data[45] => scfifo:scfifo_inst.data[45]
data[46] => scfifo:scfifo_inst.data[46]
data[47] => scfifo:scfifo_inst.data[47]
data[48] => scfifo:scfifo_inst.data[48]
data[49] => scfifo:scfifo_inst.data[49]
data[50] => scfifo:scfifo_inst.data[50]
data[51] => scfifo:scfifo_inst.data[51]
data[52] => scfifo:scfifo_inst.data[52]
data[53] => scfifo:scfifo_inst.data[53]
data[54] => scfifo:scfifo_inst.data[54]
data[55] => scfifo:scfifo_inst.data[55]
wrreq => scfifo:scfifo_inst.wrreq
full <= scfifo:scfifo_inst.full
new_data <= scfifo:scfifo_inst.empty
rdack => scfifo:scfifo_inst.rdreq
q[0] <= scfifo:scfifo_inst.q[0]
q[1] <= scfifo:scfifo_inst.q[1]
q[2] <= scfifo:scfifo_inst.q[2]
q[3] <= scfifo:scfifo_inst.q[3]
q[4] <= scfifo:scfifo_inst.q[4]
q[5] <= scfifo:scfifo_inst.q[5]
q[6] <= scfifo:scfifo_inst.q[6]
q[7] <= scfifo:scfifo_inst.q[7]
q[8] <= scfifo:scfifo_inst.q[8]
q[9] <= scfifo:scfifo_inst.q[9]
q[10] <= scfifo:scfifo_inst.q[10]
q[11] <= scfifo:scfifo_inst.q[11]
q[12] <= scfifo:scfifo_inst.q[12]
q[13] <= scfifo:scfifo_inst.q[13]
q[14] <= scfifo:scfifo_inst.q[14]
q[15] <= scfifo:scfifo_inst.q[15]
q[16] <= scfifo:scfifo_inst.q[16]
q[17] <= scfifo:scfifo_inst.q[17]
q[18] <= scfifo:scfifo_inst.q[18]
q[19] <= scfifo:scfifo_inst.q[19]
q[20] <= scfifo:scfifo_inst.q[20]
q[21] <= scfifo:scfifo_inst.q[21]
q[22] <= scfifo:scfifo_inst.q[22]
q[23] <= scfifo:scfifo_inst.q[23]
q[24] <= scfifo:scfifo_inst.q[24]
q[25] <= scfifo:scfifo_inst.q[25]
q[26] <= scfifo:scfifo_inst.q[26]
q[27] <= scfifo:scfifo_inst.q[27]
q[28] <= scfifo:scfifo_inst.q[28]
q[29] <= scfifo:scfifo_inst.q[29]
q[30] <= scfifo:scfifo_inst.q[30]
q[31] <= scfifo:scfifo_inst.q[31]
q[32] <= scfifo:scfifo_inst.q[32]
q[33] <= scfifo:scfifo_inst.q[33]
q[34] <= scfifo:scfifo_inst.q[34]
q[35] <= scfifo:scfifo_inst.q[35]
q[36] <= scfifo:scfifo_inst.q[36]
q[37] <= scfifo:scfifo_inst.q[37]
q[38] <= scfifo:scfifo_inst.q[38]
q[39] <= scfifo:scfifo_inst.q[39]
q[40] <= scfifo:scfifo_inst.q[40]
q[41] <= scfifo:scfifo_inst.q[41]
q[42] <= scfifo:scfifo_inst.q[42]
q[43] <= scfifo:scfifo_inst.q[43]
q[44] <= scfifo:scfifo_inst.q[44]
q[45] <= scfifo:scfifo_inst.q[45]
q[46] <= scfifo:scfifo_inst.q[46]
q[47] <= scfifo:scfifo_inst.q[47]
q[48] <= scfifo:scfifo_inst.q[48]
q[49] <= scfifo:scfifo_inst.q[49]
q[50] <= scfifo:scfifo_inst.q[50]
q[51] <= scfifo:scfifo_inst.q[51]
q[52] <= scfifo:scfifo_inst.q[52]
q[53] <= scfifo:scfifo_inst.q[53]
q[54] <= scfifo:scfifo_inst.q[54]
q[55] <= scfifo:scfifo_inst.q[55]


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst
data[0] => scfifo_ka31:auto_generated.data[0]
data[1] => scfifo_ka31:auto_generated.data[1]
data[2] => scfifo_ka31:auto_generated.data[2]
data[3] => scfifo_ka31:auto_generated.data[3]
data[4] => scfifo_ka31:auto_generated.data[4]
data[5] => scfifo_ka31:auto_generated.data[5]
data[6] => scfifo_ka31:auto_generated.data[6]
data[7] => scfifo_ka31:auto_generated.data[7]
data[8] => scfifo_ka31:auto_generated.data[8]
data[9] => scfifo_ka31:auto_generated.data[9]
data[10] => scfifo_ka31:auto_generated.data[10]
data[11] => scfifo_ka31:auto_generated.data[11]
data[12] => scfifo_ka31:auto_generated.data[12]
data[13] => scfifo_ka31:auto_generated.data[13]
data[14] => scfifo_ka31:auto_generated.data[14]
data[15] => scfifo_ka31:auto_generated.data[15]
data[16] => scfifo_ka31:auto_generated.data[16]
data[17] => scfifo_ka31:auto_generated.data[17]
data[18] => scfifo_ka31:auto_generated.data[18]
data[19] => scfifo_ka31:auto_generated.data[19]
data[20] => scfifo_ka31:auto_generated.data[20]
data[21] => scfifo_ka31:auto_generated.data[21]
data[22] => scfifo_ka31:auto_generated.data[22]
data[23] => scfifo_ka31:auto_generated.data[23]
data[24] => scfifo_ka31:auto_generated.data[24]
data[25] => scfifo_ka31:auto_generated.data[25]
data[26] => scfifo_ka31:auto_generated.data[26]
data[27] => scfifo_ka31:auto_generated.data[27]
data[28] => scfifo_ka31:auto_generated.data[28]
data[29] => scfifo_ka31:auto_generated.data[29]
data[30] => scfifo_ka31:auto_generated.data[30]
data[31] => scfifo_ka31:auto_generated.data[31]
data[32] => scfifo_ka31:auto_generated.data[32]
data[33] => scfifo_ka31:auto_generated.data[33]
data[34] => scfifo_ka31:auto_generated.data[34]
data[35] => scfifo_ka31:auto_generated.data[35]
data[36] => scfifo_ka31:auto_generated.data[36]
data[37] => scfifo_ka31:auto_generated.data[37]
data[38] => scfifo_ka31:auto_generated.data[38]
data[39] => scfifo_ka31:auto_generated.data[39]
data[40] => scfifo_ka31:auto_generated.data[40]
data[41] => scfifo_ka31:auto_generated.data[41]
data[42] => scfifo_ka31:auto_generated.data[42]
data[43] => scfifo_ka31:auto_generated.data[43]
data[44] => scfifo_ka31:auto_generated.data[44]
data[45] => scfifo_ka31:auto_generated.data[45]
data[46] => scfifo_ka31:auto_generated.data[46]
data[47] => scfifo_ka31:auto_generated.data[47]
data[48] => scfifo_ka31:auto_generated.data[48]
data[49] => scfifo_ka31:auto_generated.data[49]
data[50] => scfifo_ka31:auto_generated.data[50]
data[51] => scfifo_ka31:auto_generated.data[51]
data[52] => scfifo_ka31:auto_generated.data[52]
data[53] => scfifo_ka31:auto_generated.data[53]
data[54] => scfifo_ka31:auto_generated.data[54]
data[55] => scfifo_ka31:auto_generated.data[55]
q[0] <= scfifo_ka31:auto_generated.q[0]
q[1] <= scfifo_ka31:auto_generated.q[1]
q[2] <= scfifo_ka31:auto_generated.q[2]
q[3] <= scfifo_ka31:auto_generated.q[3]
q[4] <= scfifo_ka31:auto_generated.q[4]
q[5] <= scfifo_ka31:auto_generated.q[5]
q[6] <= scfifo_ka31:auto_generated.q[6]
q[7] <= scfifo_ka31:auto_generated.q[7]
q[8] <= scfifo_ka31:auto_generated.q[8]
q[9] <= scfifo_ka31:auto_generated.q[9]
q[10] <= scfifo_ka31:auto_generated.q[10]
q[11] <= scfifo_ka31:auto_generated.q[11]
q[12] <= scfifo_ka31:auto_generated.q[12]
q[13] <= scfifo_ka31:auto_generated.q[13]
q[14] <= scfifo_ka31:auto_generated.q[14]
q[15] <= scfifo_ka31:auto_generated.q[15]
q[16] <= scfifo_ka31:auto_generated.q[16]
q[17] <= scfifo_ka31:auto_generated.q[17]
q[18] <= scfifo_ka31:auto_generated.q[18]
q[19] <= scfifo_ka31:auto_generated.q[19]
q[20] <= scfifo_ka31:auto_generated.q[20]
q[21] <= scfifo_ka31:auto_generated.q[21]
q[22] <= scfifo_ka31:auto_generated.q[22]
q[23] <= scfifo_ka31:auto_generated.q[23]
q[24] <= scfifo_ka31:auto_generated.q[24]
q[25] <= scfifo_ka31:auto_generated.q[25]
q[26] <= scfifo_ka31:auto_generated.q[26]
q[27] <= scfifo_ka31:auto_generated.q[27]
q[28] <= scfifo_ka31:auto_generated.q[28]
q[29] <= scfifo_ka31:auto_generated.q[29]
q[30] <= scfifo_ka31:auto_generated.q[30]
q[31] <= scfifo_ka31:auto_generated.q[31]
q[32] <= scfifo_ka31:auto_generated.q[32]
q[33] <= scfifo_ka31:auto_generated.q[33]
q[34] <= scfifo_ka31:auto_generated.q[34]
q[35] <= scfifo_ka31:auto_generated.q[35]
q[36] <= scfifo_ka31:auto_generated.q[36]
q[37] <= scfifo_ka31:auto_generated.q[37]
q[38] <= scfifo_ka31:auto_generated.q[38]
q[39] <= scfifo_ka31:auto_generated.q[39]
q[40] <= scfifo_ka31:auto_generated.q[40]
q[41] <= scfifo_ka31:auto_generated.q[41]
q[42] <= scfifo_ka31:auto_generated.q[42]
q[43] <= scfifo_ka31:auto_generated.q[43]
q[44] <= scfifo_ka31:auto_generated.q[44]
q[45] <= scfifo_ka31:auto_generated.q[45]
q[46] <= scfifo_ka31:auto_generated.q[46]
q[47] <= scfifo_ka31:auto_generated.q[47]
q[48] <= scfifo_ka31:auto_generated.q[48]
q[49] <= scfifo_ka31:auto_generated.q[49]
q[50] <= scfifo_ka31:auto_generated.q[50]
q[51] <= scfifo_ka31:auto_generated.q[51]
q[52] <= scfifo_ka31:auto_generated.q[52]
q[53] <= scfifo_ka31:auto_generated.q[53]
q[54] <= scfifo_ka31:auto_generated.q[54]
q[55] <= scfifo_ka31:auto_generated.q[55]
wrreq => scfifo_ka31:auto_generated.wrreq
rdreq => scfifo_ka31:auto_generated.rdreq
clock => scfifo_ka31:auto_generated.clock
aclr => scfifo_ka31:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ka31:auto_generated.empty
full <= scfifo_ka31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated
aclr => a_dpfifo_rg31:dpfifo.aclr
clock => a_dpfifo_rg31:dpfifo.clock
data[0] => a_dpfifo_rg31:dpfifo.data[0]
data[1] => a_dpfifo_rg31:dpfifo.data[1]
data[2] => a_dpfifo_rg31:dpfifo.data[2]
data[3] => a_dpfifo_rg31:dpfifo.data[3]
data[4] => a_dpfifo_rg31:dpfifo.data[4]
data[5] => a_dpfifo_rg31:dpfifo.data[5]
data[6] => a_dpfifo_rg31:dpfifo.data[6]
data[7] => a_dpfifo_rg31:dpfifo.data[7]
data[8] => a_dpfifo_rg31:dpfifo.data[8]
data[9] => a_dpfifo_rg31:dpfifo.data[9]
data[10] => a_dpfifo_rg31:dpfifo.data[10]
data[11] => a_dpfifo_rg31:dpfifo.data[11]
data[12] => a_dpfifo_rg31:dpfifo.data[12]
data[13] => a_dpfifo_rg31:dpfifo.data[13]
data[14] => a_dpfifo_rg31:dpfifo.data[14]
data[15] => a_dpfifo_rg31:dpfifo.data[15]
data[16] => a_dpfifo_rg31:dpfifo.data[16]
data[17] => a_dpfifo_rg31:dpfifo.data[17]
data[18] => a_dpfifo_rg31:dpfifo.data[18]
data[19] => a_dpfifo_rg31:dpfifo.data[19]
data[20] => a_dpfifo_rg31:dpfifo.data[20]
data[21] => a_dpfifo_rg31:dpfifo.data[21]
data[22] => a_dpfifo_rg31:dpfifo.data[22]
data[23] => a_dpfifo_rg31:dpfifo.data[23]
data[24] => a_dpfifo_rg31:dpfifo.data[24]
data[25] => a_dpfifo_rg31:dpfifo.data[25]
data[26] => a_dpfifo_rg31:dpfifo.data[26]
data[27] => a_dpfifo_rg31:dpfifo.data[27]
data[28] => a_dpfifo_rg31:dpfifo.data[28]
data[29] => a_dpfifo_rg31:dpfifo.data[29]
data[30] => a_dpfifo_rg31:dpfifo.data[30]
data[31] => a_dpfifo_rg31:dpfifo.data[31]
data[32] => a_dpfifo_rg31:dpfifo.data[32]
data[33] => a_dpfifo_rg31:dpfifo.data[33]
data[34] => a_dpfifo_rg31:dpfifo.data[34]
data[35] => a_dpfifo_rg31:dpfifo.data[35]
data[36] => a_dpfifo_rg31:dpfifo.data[36]
data[37] => a_dpfifo_rg31:dpfifo.data[37]
data[38] => a_dpfifo_rg31:dpfifo.data[38]
data[39] => a_dpfifo_rg31:dpfifo.data[39]
data[40] => a_dpfifo_rg31:dpfifo.data[40]
data[41] => a_dpfifo_rg31:dpfifo.data[41]
data[42] => a_dpfifo_rg31:dpfifo.data[42]
data[43] => a_dpfifo_rg31:dpfifo.data[43]
data[44] => a_dpfifo_rg31:dpfifo.data[44]
data[45] => a_dpfifo_rg31:dpfifo.data[45]
data[46] => a_dpfifo_rg31:dpfifo.data[46]
data[47] => a_dpfifo_rg31:dpfifo.data[47]
data[48] => a_dpfifo_rg31:dpfifo.data[48]
data[49] => a_dpfifo_rg31:dpfifo.data[49]
data[50] => a_dpfifo_rg31:dpfifo.data[50]
data[51] => a_dpfifo_rg31:dpfifo.data[51]
data[52] => a_dpfifo_rg31:dpfifo.data[52]
data[53] => a_dpfifo_rg31:dpfifo.data[53]
data[54] => a_dpfifo_rg31:dpfifo.data[54]
data[55] => a_dpfifo_rg31:dpfifo.data[55]
empty <= a_dpfifo_rg31:dpfifo.empty
full <= a_dpfifo_rg31:dpfifo.full
q[0] <= a_dpfifo_rg31:dpfifo.q[0]
q[1] <= a_dpfifo_rg31:dpfifo.q[1]
q[2] <= a_dpfifo_rg31:dpfifo.q[2]
q[3] <= a_dpfifo_rg31:dpfifo.q[3]
q[4] <= a_dpfifo_rg31:dpfifo.q[4]
q[5] <= a_dpfifo_rg31:dpfifo.q[5]
q[6] <= a_dpfifo_rg31:dpfifo.q[6]
q[7] <= a_dpfifo_rg31:dpfifo.q[7]
q[8] <= a_dpfifo_rg31:dpfifo.q[8]
q[9] <= a_dpfifo_rg31:dpfifo.q[9]
q[10] <= a_dpfifo_rg31:dpfifo.q[10]
q[11] <= a_dpfifo_rg31:dpfifo.q[11]
q[12] <= a_dpfifo_rg31:dpfifo.q[12]
q[13] <= a_dpfifo_rg31:dpfifo.q[13]
q[14] <= a_dpfifo_rg31:dpfifo.q[14]
q[15] <= a_dpfifo_rg31:dpfifo.q[15]
q[16] <= a_dpfifo_rg31:dpfifo.q[16]
q[17] <= a_dpfifo_rg31:dpfifo.q[17]
q[18] <= a_dpfifo_rg31:dpfifo.q[18]
q[19] <= a_dpfifo_rg31:dpfifo.q[19]
q[20] <= a_dpfifo_rg31:dpfifo.q[20]
q[21] <= a_dpfifo_rg31:dpfifo.q[21]
q[22] <= a_dpfifo_rg31:dpfifo.q[22]
q[23] <= a_dpfifo_rg31:dpfifo.q[23]
q[24] <= a_dpfifo_rg31:dpfifo.q[24]
q[25] <= a_dpfifo_rg31:dpfifo.q[25]
q[26] <= a_dpfifo_rg31:dpfifo.q[26]
q[27] <= a_dpfifo_rg31:dpfifo.q[27]
q[28] <= a_dpfifo_rg31:dpfifo.q[28]
q[29] <= a_dpfifo_rg31:dpfifo.q[29]
q[30] <= a_dpfifo_rg31:dpfifo.q[30]
q[31] <= a_dpfifo_rg31:dpfifo.q[31]
q[32] <= a_dpfifo_rg31:dpfifo.q[32]
q[33] <= a_dpfifo_rg31:dpfifo.q[33]
q[34] <= a_dpfifo_rg31:dpfifo.q[34]
q[35] <= a_dpfifo_rg31:dpfifo.q[35]
q[36] <= a_dpfifo_rg31:dpfifo.q[36]
q[37] <= a_dpfifo_rg31:dpfifo.q[37]
q[38] <= a_dpfifo_rg31:dpfifo.q[38]
q[39] <= a_dpfifo_rg31:dpfifo.q[39]
q[40] <= a_dpfifo_rg31:dpfifo.q[40]
q[41] <= a_dpfifo_rg31:dpfifo.q[41]
q[42] <= a_dpfifo_rg31:dpfifo.q[42]
q[43] <= a_dpfifo_rg31:dpfifo.q[43]
q[44] <= a_dpfifo_rg31:dpfifo.q[44]
q[45] <= a_dpfifo_rg31:dpfifo.q[45]
q[46] <= a_dpfifo_rg31:dpfifo.q[46]
q[47] <= a_dpfifo_rg31:dpfifo.q[47]
q[48] <= a_dpfifo_rg31:dpfifo.q[48]
q[49] <= a_dpfifo_rg31:dpfifo.q[49]
q[50] <= a_dpfifo_rg31:dpfifo.q[50]
q[51] <= a_dpfifo_rg31:dpfifo.q[51]
q[52] <= a_dpfifo_rg31:dpfifo.q[52]
q[53] <= a_dpfifo_rg31:dpfifo.q[53]
q[54] <= a_dpfifo_rg31:dpfifo.q[54]
q[55] <= a_dpfifo_rg31:dpfifo.q[55]
rdreq => a_dpfifo_rg31:dpfifo.rreq
wrreq => a_dpfifo_rg31:dpfifo.wreq


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_p7h1:FIFOram.clock0
clock => altsyncram_p7h1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p7h1:FIFOram.data_a[0]
data[1] => altsyncram_p7h1:FIFOram.data_a[1]
data[2] => altsyncram_p7h1:FIFOram.data_a[2]
data[3] => altsyncram_p7h1:FIFOram.data_a[3]
data[4] => altsyncram_p7h1:FIFOram.data_a[4]
data[5] => altsyncram_p7h1:FIFOram.data_a[5]
data[6] => altsyncram_p7h1:FIFOram.data_a[6]
data[7] => altsyncram_p7h1:FIFOram.data_a[7]
data[8] => altsyncram_p7h1:FIFOram.data_a[8]
data[9] => altsyncram_p7h1:FIFOram.data_a[9]
data[10] => altsyncram_p7h1:FIFOram.data_a[10]
data[11] => altsyncram_p7h1:FIFOram.data_a[11]
data[12] => altsyncram_p7h1:FIFOram.data_a[12]
data[13] => altsyncram_p7h1:FIFOram.data_a[13]
data[14] => altsyncram_p7h1:FIFOram.data_a[14]
data[15] => altsyncram_p7h1:FIFOram.data_a[15]
data[16] => altsyncram_p7h1:FIFOram.data_a[16]
data[17] => altsyncram_p7h1:FIFOram.data_a[17]
data[18] => altsyncram_p7h1:FIFOram.data_a[18]
data[19] => altsyncram_p7h1:FIFOram.data_a[19]
data[20] => altsyncram_p7h1:FIFOram.data_a[20]
data[21] => altsyncram_p7h1:FIFOram.data_a[21]
data[22] => altsyncram_p7h1:FIFOram.data_a[22]
data[23] => altsyncram_p7h1:FIFOram.data_a[23]
data[24] => altsyncram_p7h1:FIFOram.data_a[24]
data[25] => altsyncram_p7h1:FIFOram.data_a[25]
data[26] => altsyncram_p7h1:FIFOram.data_a[26]
data[27] => altsyncram_p7h1:FIFOram.data_a[27]
data[28] => altsyncram_p7h1:FIFOram.data_a[28]
data[29] => altsyncram_p7h1:FIFOram.data_a[29]
data[30] => altsyncram_p7h1:FIFOram.data_a[30]
data[31] => altsyncram_p7h1:FIFOram.data_a[31]
data[32] => altsyncram_p7h1:FIFOram.data_a[32]
data[33] => altsyncram_p7h1:FIFOram.data_a[33]
data[34] => altsyncram_p7h1:FIFOram.data_a[34]
data[35] => altsyncram_p7h1:FIFOram.data_a[35]
data[36] => altsyncram_p7h1:FIFOram.data_a[36]
data[37] => altsyncram_p7h1:FIFOram.data_a[37]
data[38] => altsyncram_p7h1:FIFOram.data_a[38]
data[39] => altsyncram_p7h1:FIFOram.data_a[39]
data[40] => altsyncram_p7h1:FIFOram.data_a[40]
data[41] => altsyncram_p7h1:FIFOram.data_a[41]
data[42] => altsyncram_p7h1:FIFOram.data_a[42]
data[43] => altsyncram_p7h1:FIFOram.data_a[43]
data[44] => altsyncram_p7h1:FIFOram.data_a[44]
data[45] => altsyncram_p7h1:FIFOram.data_a[45]
data[46] => altsyncram_p7h1:FIFOram.data_a[46]
data[47] => altsyncram_p7h1:FIFOram.data_a[47]
data[48] => altsyncram_p7h1:FIFOram.data_a[48]
data[49] => altsyncram_p7h1:FIFOram.data_a[49]
data[50] => altsyncram_p7h1:FIFOram.data_a[50]
data[51] => altsyncram_p7h1:FIFOram.data_a[51]
data[52] => altsyncram_p7h1:FIFOram.data_a[52]
data[53] => altsyncram_p7h1:FIFOram.data_a[53]
data[54] => altsyncram_p7h1:FIFOram.data_a[54]
data[55] => altsyncram_p7h1:FIFOram.data_a[55]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p7h1:FIFOram.q_b[0]
q[1] <= altsyncram_p7h1:FIFOram.q_b[1]
q[2] <= altsyncram_p7h1:FIFOram.q_b[2]
q[3] <= altsyncram_p7h1:FIFOram.q_b[3]
q[4] <= altsyncram_p7h1:FIFOram.q_b[4]
q[5] <= altsyncram_p7h1:FIFOram.q_b[5]
q[6] <= altsyncram_p7h1:FIFOram.q_b[6]
q[7] <= altsyncram_p7h1:FIFOram.q_b[7]
q[8] <= altsyncram_p7h1:FIFOram.q_b[8]
q[9] <= altsyncram_p7h1:FIFOram.q_b[9]
q[10] <= altsyncram_p7h1:FIFOram.q_b[10]
q[11] <= altsyncram_p7h1:FIFOram.q_b[11]
q[12] <= altsyncram_p7h1:FIFOram.q_b[12]
q[13] <= altsyncram_p7h1:FIFOram.q_b[13]
q[14] <= altsyncram_p7h1:FIFOram.q_b[14]
q[15] <= altsyncram_p7h1:FIFOram.q_b[15]
q[16] <= altsyncram_p7h1:FIFOram.q_b[16]
q[17] <= altsyncram_p7h1:FIFOram.q_b[17]
q[18] <= altsyncram_p7h1:FIFOram.q_b[18]
q[19] <= altsyncram_p7h1:FIFOram.q_b[19]
q[20] <= altsyncram_p7h1:FIFOram.q_b[20]
q[21] <= altsyncram_p7h1:FIFOram.q_b[21]
q[22] <= altsyncram_p7h1:FIFOram.q_b[22]
q[23] <= altsyncram_p7h1:FIFOram.q_b[23]
q[24] <= altsyncram_p7h1:FIFOram.q_b[24]
q[25] <= altsyncram_p7h1:FIFOram.q_b[25]
q[26] <= altsyncram_p7h1:FIFOram.q_b[26]
q[27] <= altsyncram_p7h1:FIFOram.q_b[27]
q[28] <= altsyncram_p7h1:FIFOram.q_b[28]
q[29] <= altsyncram_p7h1:FIFOram.q_b[29]
q[30] <= altsyncram_p7h1:FIFOram.q_b[30]
q[31] <= altsyncram_p7h1:FIFOram.q_b[31]
q[32] <= altsyncram_p7h1:FIFOram.q_b[32]
q[33] <= altsyncram_p7h1:FIFOram.q_b[33]
q[34] <= altsyncram_p7h1:FIFOram.q_b[34]
q[35] <= altsyncram_p7h1:FIFOram.q_b[35]
q[36] <= altsyncram_p7h1:FIFOram.q_b[36]
q[37] <= altsyncram_p7h1:FIFOram.q_b[37]
q[38] <= altsyncram_p7h1:FIFOram.q_b[38]
q[39] <= altsyncram_p7h1:FIFOram.q_b[39]
q[40] <= altsyncram_p7h1:FIFOram.q_b[40]
q[41] <= altsyncram_p7h1:FIFOram.q_b[41]
q[42] <= altsyncram_p7h1:FIFOram.q_b[42]
q[43] <= altsyncram_p7h1:FIFOram.q_b[43]
q[44] <= altsyncram_p7h1:FIFOram.q_b[44]
q[45] <= altsyncram_p7h1:FIFOram.q_b[45]
q[46] <= altsyncram_p7h1:FIFOram.q_b[46]
q[47] <= altsyncram_p7h1:FIFOram.q_b[47]
q[48] <= altsyncram_p7h1:FIFOram.q_b[48]
q[49] <= altsyncram_p7h1:FIFOram.q_b[49]
q[50] <= altsyncram_p7h1:FIFOram.q_b[50]
q[51] <= altsyncram_p7h1:FIFOram.q_b[51]
q[52] <= altsyncram_p7h1:FIFOram.q_b[52]
q[53] <= altsyncram_p7h1:FIFOram.q_b[53]
q[54] <= altsyncram_p7h1:FIFOram.q_b[54]
q[55] <= altsyncram_p7h1:FIFOram.q_b[55]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p1_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo
clock => scfifo:scfifo_inst.clock
aclr => scfifo:scfifo_inst.aclr
data[0] => scfifo:scfifo_inst.data[0]
data[1] => scfifo:scfifo_inst.data[1]
data[2] => scfifo:scfifo_inst.data[2]
data[3] => scfifo:scfifo_inst.data[3]
data[4] => scfifo:scfifo_inst.data[4]
data[5] => scfifo:scfifo_inst.data[5]
data[6] => scfifo:scfifo_inst.data[6]
data[7] => scfifo:scfifo_inst.data[7]
data[8] => scfifo:scfifo_inst.data[8]
data[9] => scfifo:scfifo_inst.data[9]
data[10] => scfifo:scfifo_inst.data[10]
data[11] => scfifo:scfifo_inst.data[11]
data[12] => scfifo:scfifo_inst.data[12]
data[13] => scfifo:scfifo_inst.data[13]
data[14] => scfifo:scfifo_inst.data[14]
data[15] => scfifo:scfifo_inst.data[15]
data[16] => scfifo:scfifo_inst.data[16]
data[17] => scfifo:scfifo_inst.data[17]
data[18] => scfifo:scfifo_inst.data[18]
data[19] => scfifo:scfifo_inst.data[19]
data[20] => scfifo:scfifo_inst.data[20]
data[21] => scfifo:scfifo_inst.data[21]
data[22] => scfifo:scfifo_inst.data[22]
data[23] => scfifo:scfifo_inst.data[23]
data[24] => scfifo:scfifo_inst.data[24]
data[25] => scfifo:scfifo_inst.data[25]
data[26] => scfifo:scfifo_inst.data[26]
data[27] => scfifo:scfifo_inst.data[27]
data[28] => scfifo:scfifo_inst.data[28]
data[29] => scfifo:scfifo_inst.data[29]
data[30] => scfifo:scfifo_inst.data[30]
data[31] => scfifo:scfifo_inst.data[31]
data[32] => scfifo:scfifo_inst.data[32]
data[33] => scfifo:scfifo_inst.data[33]
data[34] => scfifo:scfifo_inst.data[34]
data[35] => scfifo:scfifo_inst.data[35]
data[36] => scfifo:scfifo_inst.data[36]
data[37] => scfifo:scfifo_inst.data[37]
data[38] => scfifo:scfifo_inst.data[38]
data[39] => scfifo:scfifo_inst.data[39]
data[40] => scfifo:scfifo_inst.data[40]
data[41] => scfifo:scfifo_inst.data[41]
data[42] => scfifo:scfifo_inst.data[42]
data[43] => scfifo:scfifo_inst.data[43]
data[44] => scfifo:scfifo_inst.data[44]
data[45] => scfifo:scfifo_inst.data[45]
data[46] => scfifo:scfifo_inst.data[46]
data[47] => scfifo:scfifo_inst.data[47]
data[48] => scfifo:scfifo_inst.data[48]
data[49] => scfifo:scfifo_inst.data[49]
data[50] => scfifo:scfifo_inst.data[50]
data[51] => scfifo:scfifo_inst.data[51]
data[52] => scfifo:scfifo_inst.data[52]
data[53] => scfifo:scfifo_inst.data[53]
data[54] => scfifo:scfifo_inst.data[54]
data[55] => scfifo:scfifo_inst.data[55]
wrreq => scfifo:scfifo_inst.wrreq
full <= scfifo:scfifo_inst.full
new_data <= scfifo:scfifo_inst.empty
rdack => scfifo:scfifo_inst.rdreq
q[0] <= scfifo:scfifo_inst.q[0]
q[1] <= scfifo:scfifo_inst.q[1]
q[2] <= scfifo:scfifo_inst.q[2]
q[3] <= scfifo:scfifo_inst.q[3]
q[4] <= scfifo:scfifo_inst.q[4]
q[5] <= scfifo:scfifo_inst.q[5]
q[6] <= scfifo:scfifo_inst.q[6]
q[7] <= scfifo:scfifo_inst.q[7]
q[8] <= scfifo:scfifo_inst.q[8]
q[9] <= scfifo:scfifo_inst.q[9]
q[10] <= scfifo:scfifo_inst.q[10]
q[11] <= scfifo:scfifo_inst.q[11]
q[12] <= scfifo:scfifo_inst.q[12]
q[13] <= scfifo:scfifo_inst.q[13]
q[14] <= scfifo:scfifo_inst.q[14]
q[15] <= scfifo:scfifo_inst.q[15]
q[16] <= scfifo:scfifo_inst.q[16]
q[17] <= scfifo:scfifo_inst.q[17]
q[18] <= scfifo:scfifo_inst.q[18]
q[19] <= scfifo:scfifo_inst.q[19]
q[20] <= scfifo:scfifo_inst.q[20]
q[21] <= scfifo:scfifo_inst.q[21]
q[22] <= scfifo:scfifo_inst.q[22]
q[23] <= scfifo:scfifo_inst.q[23]
q[24] <= scfifo:scfifo_inst.q[24]
q[25] <= scfifo:scfifo_inst.q[25]
q[26] <= scfifo:scfifo_inst.q[26]
q[27] <= scfifo:scfifo_inst.q[27]
q[28] <= scfifo:scfifo_inst.q[28]
q[29] <= scfifo:scfifo_inst.q[29]
q[30] <= scfifo:scfifo_inst.q[30]
q[31] <= scfifo:scfifo_inst.q[31]
q[32] <= scfifo:scfifo_inst.q[32]
q[33] <= scfifo:scfifo_inst.q[33]
q[34] <= scfifo:scfifo_inst.q[34]
q[35] <= scfifo:scfifo_inst.q[35]
q[36] <= scfifo:scfifo_inst.q[36]
q[37] <= scfifo:scfifo_inst.q[37]
q[38] <= scfifo:scfifo_inst.q[38]
q[39] <= scfifo:scfifo_inst.q[39]
q[40] <= scfifo:scfifo_inst.q[40]
q[41] <= scfifo:scfifo_inst.q[41]
q[42] <= scfifo:scfifo_inst.q[42]
q[43] <= scfifo:scfifo_inst.q[43]
q[44] <= scfifo:scfifo_inst.q[44]
q[45] <= scfifo:scfifo_inst.q[45]
q[46] <= scfifo:scfifo_inst.q[46]
q[47] <= scfifo:scfifo_inst.q[47]
q[48] <= scfifo:scfifo_inst.q[48]
q[49] <= scfifo:scfifo_inst.q[49]
q[50] <= scfifo:scfifo_inst.q[50]
q[51] <= scfifo:scfifo_inst.q[51]
q[52] <= scfifo:scfifo_inst.q[52]
q[53] <= scfifo:scfifo_inst.q[53]
q[54] <= scfifo:scfifo_inst.q[54]
q[55] <= scfifo:scfifo_inst.q[55]


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst
data[0] => scfifo_ka31:auto_generated.data[0]
data[1] => scfifo_ka31:auto_generated.data[1]
data[2] => scfifo_ka31:auto_generated.data[2]
data[3] => scfifo_ka31:auto_generated.data[3]
data[4] => scfifo_ka31:auto_generated.data[4]
data[5] => scfifo_ka31:auto_generated.data[5]
data[6] => scfifo_ka31:auto_generated.data[6]
data[7] => scfifo_ka31:auto_generated.data[7]
data[8] => scfifo_ka31:auto_generated.data[8]
data[9] => scfifo_ka31:auto_generated.data[9]
data[10] => scfifo_ka31:auto_generated.data[10]
data[11] => scfifo_ka31:auto_generated.data[11]
data[12] => scfifo_ka31:auto_generated.data[12]
data[13] => scfifo_ka31:auto_generated.data[13]
data[14] => scfifo_ka31:auto_generated.data[14]
data[15] => scfifo_ka31:auto_generated.data[15]
data[16] => scfifo_ka31:auto_generated.data[16]
data[17] => scfifo_ka31:auto_generated.data[17]
data[18] => scfifo_ka31:auto_generated.data[18]
data[19] => scfifo_ka31:auto_generated.data[19]
data[20] => scfifo_ka31:auto_generated.data[20]
data[21] => scfifo_ka31:auto_generated.data[21]
data[22] => scfifo_ka31:auto_generated.data[22]
data[23] => scfifo_ka31:auto_generated.data[23]
data[24] => scfifo_ka31:auto_generated.data[24]
data[25] => scfifo_ka31:auto_generated.data[25]
data[26] => scfifo_ka31:auto_generated.data[26]
data[27] => scfifo_ka31:auto_generated.data[27]
data[28] => scfifo_ka31:auto_generated.data[28]
data[29] => scfifo_ka31:auto_generated.data[29]
data[30] => scfifo_ka31:auto_generated.data[30]
data[31] => scfifo_ka31:auto_generated.data[31]
data[32] => scfifo_ka31:auto_generated.data[32]
data[33] => scfifo_ka31:auto_generated.data[33]
data[34] => scfifo_ka31:auto_generated.data[34]
data[35] => scfifo_ka31:auto_generated.data[35]
data[36] => scfifo_ka31:auto_generated.data[36]
data[37] => scfifo_ka31:auto_generated.data[37]
data[38] => scfifo_ka31:auto_generated.data[38]
data[39] => scfifo_ka31:auto_generated.data[39]
data[40] => scfifo_ka31:auto_generated.data[40]
data[41] => scfifo_ka31:auto_generated.data[41]
data[42] => scfifo_ka31:auto_generated.data[42]
data[43] => scfifo_ka31:auto_generated.data[43]
data[44] => scfifo_ka31:auto_generated.data[44]
data[45] => scfifo_ka31:auto_generated.data[45]
data[46] => scfifo_ka31:auto_generated.data[46]
data[47] => scfifo_ka31:auto_generated.data[47]
data[48] => scfifo_ka31:auto_generated.data[48]
data[49] => scfifo_ka31:auto_generated.data[49]
data[50] => scfifo_ka31:auto_generated.data[50]
data[51] => scfifo_ka31:auto_generated.data[51]
data[52] => scfifo_ka31:auto_generated.data[52]
data[53] => scfifo_ka31:auto_generated.data[53]
data[54] => scfifo_ka31:auto_generated.data[54]
data[55] => scfifo_ka31:auto_generated.data[55]
q[0] <= scfifo_ka31:auto_generated.q[0]
q[1] <= scfifo_ka31:auto_generated.q[1]
q[2] <= scfifo_ka31:auto_generated.q[2]
q[3] <= scfifo_ka31:auto_generated.q[3]
q[4] <= scfifo_ka31:auto_generated.q[4]
q[5] <= scfifo_ka31:auto_generated.q[5]
q[6] <= scfifo_ka31:auto_generated.q[6]
q[7] <= scfifo_ka31:auto_generated.q[7]
q[8] <= scfifo_ka31:auto_generated.q[8]
q[9] <= scfifo_ka31:auto_generated.q[9]
q[10] <= scfifo_ka31:auto_generated.q[10]
q[11] <= scfifo_ka31:auto_generated.q[11]
q[12] <= scfifo_ka31:auto_generated.q[12]
q[13] <= scfifo_ka31:auto_generated.q[13]
q[14] <= scfifo_ka31:auto_generated.q[14]
q[15] <= scfifo_ka31:auto_generated.q[15]
q[16] <= scfifo_ka31:auto_generated.q[16]
q[17] <= scfifo_ka31:auto_generated.q[17]
q[18] <= scfifo_ka31:auto_generated.q[18]
q[19] <= scfifo_ka31:auto_generated.q[19]
q[20] <= scfifo_ka31:auto_generated.q[20]
q[21] <= scfifo_ka31:auto_generated.q[21]
q[22] <= scfifo_ka31:auto_generated.q[22]
q[23] <= scfifo_ka31:auto_generated.q[23]
q[24] <= scfifo_ka31:auto_generated.q[24]
q[25] <= scfifo_ka31:auto_generated.q[25]
q[26] <= scfifo_ka31:auto_generated.q[26]
q[27] <= scfifo_ka31:auto_generated.q[27]
q[28] <= scfifo_ka31:auto_generated.q[28]
q[29] <= scfifo_ka31:auto_generated.q[29]
q[30] <= scfifo_ka31:auto_generated.q[30]
q[31] <= scfifo_ka31:auto_generated.q[31]
q[32] <= scfifo_ka31:auto_generated.q[32]
q[33] <= scfifo_ka31:auto_generated.q[33]
q[34] <= scfifo_ka31:auto_generated.q[34]
q[35] <= scfifo_ka31:auto_generated.q[35]
q[36] <= scfifo_ka31:auto_generated.q[36]
q[37] <= scfifo_ka31:auto_generated.q[37]
q[38] <= scfifo_ka31:auto_generated.q[38]
q[39] <= scfifo_ka31:auto_generated.q[39]
q[40] <= scfifo_ka31:auto_generated.q[40]
q[41] <= scfifo_ka31:auto_generated.q[41]
q[42] <= scfifo_ka31:auto_generated.q[42]
q[43] <= scfifo_ka31:auto_generated.q[43]
q[44] <= scfifo_ka31:auto_generated.q[44]
q[45] <= scfifo_ka31:auto_generated.q[45]
q[46] <= scfifo_ka31:auto_generated.q[46]
q[47] <= scfifo_ka31:auto_generated.q[47]
q[48] <= scfifo_ka31:auto_generated.q[48]
q[49] <= scfifo_ka31:auto_generated.q[49]
q[50] <= scfifo_ka31:auto_generated.q[50]
q[51] <= scfifo_ka31:auto_generated.q[51]
q[52] <= scfifo_ka31:auto_generated.q[52]
q[53] <= scfifo_ka31:auto_generated.q[53]
q[54] <= scfifo_ka31:auto_generated.q[54]
q[55] <= scfifo_ka31:auto_generated.q[55]
wrreq => scfifo_ka31:auto_generated.wrreq
rdreq => scfifo_ka31:auto_generated.rdreq
clock => scfifo_ka31:auto_generated.clock
aclr => scfifo_ka31:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ka31:auto_generated.empty
full <= scfifo_ka31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated
aclr => a_dpfifo_rg31:dpfifo.aclr
clock => a_dpfifo_rg31:dpfifo.clock
data[0] => a_dpfifo_rg31:dpfifo.data[0]
data[1] => a_dpfifo_rg31:dpfifo.data[1]
data[2] => a_dpfifo_rg31:dpfifo.data[2]
data[3] => a_dpfifo_rg31:dpfifo.data[3]
data[4] => a_dpfifo_rg31:dpfifo.data[4]
data[5] => a_dpfifo_rg31:dpfifo.data[5]
data[6] => a_dpfifo_rg31:dpfifo.data[6]
data[7] => a_dpfifo_rg31:dpfifo.data[7]
data[8] => a_dpfifo_rg31:dpfifo.data[8]
data[9] => a_dpfifo_rg31:dpfifo.data[9]
data[10] => a_dpfifo_rg31:dpfifo.data[10]
data[11] => a_dpfifo_rg31:dpfifo.data[11]
data[12] => a_dpfifo_rg31:dpfifo.data[12]
data[13] => a_dpfifo_rg31:dpfifo.data[13]
data[14] => a_dpfifo_rg31:dpfifo.data[14]
data[15] => a_dpfifo_rg31:dpfifo.data[15]
data[16] => a_dpfifo_rg31:dpfifo.data[16]
data[17] => a_dpfifo_rg31:dpfifo.data[17]
data[18] => a_dpfifo_rg31:dpfifo.data[18]
data[19] => a_dpfifo_rg31:dpfifo.data[19]
data[20] => a_dpfifo_rg31:dpfifo.data[20]
data[21] => a_dpfifo_rg31:dpfifo.data[21]
data[22] => a_dpfifo_rg31:dpfifo.data[22]
data[23] => a_dpfifo_rg31:dpfifo.data[23]
data[24] => a_dpfifo_rg31:dpfifo.data[24]
data[25] => a_dpfifo_rg31:dpfifo.data[25]
data[26] => a_dpfifo_rg31:dpfifo.data[26]
data[27] => a_dpfifo_rg31:dpfifo.data[27]
data[28] => a_dpfifo_rg31:dpfifo.data[28]
data[29] => a_dpfifo_rg31:dpfifo.data[29]
data[30] => a_dpfifo_rg31:dpfifo.data[30]
data[31] => a_dpfifo_rg31:dpfifo.data[31]
data[32] => a_dpfifo_rg31:dpfifo.data[32]
data[33] => a_dpfifo_rg31:dpfifo.data[33]
data[34] => a_dpfifo_rg31:dpfifo.data[34]
data[35] => a_dpfifo_rg31:dpfifo.data[35]
data[36] => a_dpfifo_rg31:dpfifo.data[36]
data[37] => a_dpfifo_rg31:dpfifo.data[37]
data[38] => a_dpfifo_rg31:dpfifo.data[38]
data[39] => a_dpfifo_rg31:dpfifo.data[39]
data[40] => a_dpfifo_rg31:dpfifo.data[40]
data[41] => a_dpfifo_rg31:dpfifo.data[41]
data[42] => a_dpfifo_rg31:dpfifo.data[42]
data[43] => a_dpfifo_rg31:dpfifo.data[43]
data[44] => a_dpfifo_rg31:dpfifo.data[44]
data[45] => a_dpfifo_rg31:dpfifo.data[45]
data[46] => a_dpfifo_rg31:dpfifo.data[46]
data[47] => a_dpfifo_rg31:dpfifo.data[47]
data[48] => a_dpfifo_rg31:dpfifo.data[48]
data[49] => a_dpfifo_rg31:dpfifo.data[49]
data[50] => a_dpfifo_rg31:dpfifo.data[50]
data[51] => a_dpfifo_rg31:dpfifo.data[51]
data[52] => a_dpfifo_rg31:dpfifo.data[52]
data[53] => a_dpfifo_rg31:dpfifo.data[53]
data[54] => a_dpfifo_rg31:dpfifo.data[54]
data[55] => a_dpfifo_rg31:dpfifo.data[55]
empty <= a_dpfifo_rg31:dpfifo.empty
full <= a_dpfifo_rg31:dpfifo.full
q[0] <= a_dpfifo_rg31:dpfifo.q[0]
q[1] <= a_dpfifo_rg31:dpfifo.q[1]
q[2] <= a_dpfifo_rg31:dpfifo.q[2]
q[3] <= a_dpfifo_rg31:dpfifo.q[3]
q[4] <= a_dpfifo_rg31:dpfifo.q[4]
q[5] <= a_dpfifo_rg31:dpfifo.q[5]
q[6] <= a_dpfifo_rg31:dpfifo.q[6]
q[7] <= a_dpfifo_rg31:dpfifo.q[7]
q[8] <= a_dpfifo_rg31:dpfifo.q[8]
q[9] <= a_dpfifo_rg31:dpfifo.q[9]
q[10] <= a_dpfifo_rg31:dpfifo.q[10]
q[11] <= a_dpfifo_rg31:dpfifo.q[11]
q[12] <= a_dpfifo_rg31:dpfifo.q[12]
q[13] <= a_dpfifo_rg31:dpfifo.q[13]
q[14] <= a_dpfifo_rg31:dpfifo.q[14]
q[15] <= a_dpfifo_rg31:dpfifo.q[15]
q[16] <= a_dpfifo_rg31:dpfifo.q[16]
q[17] <= a_dpfifo_rg31:dpfifo.q[17]
q[18] <= a_dpfifo_rg31:dpfifo.q[18]
q[19] <= a_dpfifo_rg31:dpfifo.q[19]
q[20] <= a_dpfifo_rg31:dpfifo.q[20]
q[21] <= a_dpfifo_rg31:dpfifo.q[21]
q[22] <= a_dpfifo_rg31:dpfifo.q[22]
q[23] <= a_dpfifo_rg31:dpfifo.q[23]
q[24] <= a_dpfifo_rg31:dpfifo.q[24]
q[25] <= a_dpfifo_rg31:dpfifo.q[25]
q[26] <= a_dpfifo_rg31:dpfifo.q[26]
q[27] <= a_dpfifo_rg31:dpfifo.q[27]
q[28] <= a_dpfifo_rg31:dpfifo.q[28]
q[29] <= a_dpfifo_rg31:dpfifo.q[29]
q[30] <= a_dpfifo_rg31:dpfifo.q[30]
q[31] <= a_dpfifo_rg31:dpfifo.q[31]
q[32] <= a_dpfifo_rg31:dpfifo.q[32]
q[33] <= a_dpfifo_rg31:dpfifo.q[33]
q[34] <= a_dpfifo_rg31:dpfifo.q[34]
q[35] <= a_dpfifo_rg31:dpfifo.q[35]
q[36] <= a_dpfifo_rg31:dpfifo.q[36]
q[37] <= a_dpfifo_rg31:dpfifo.q[37]
q[38] <= a_dpfifo_rg31:dpfifo.q[38]
q[39] <= a_dpfifo_rg31:dpfifo.q[39]
q[40] <= a_dpfifo_rg31:dpfifo.q[40]
q[41] <= a_dpfifo_rg31:dpfifo.q[41]
q[42] <= a_dpfifo_rg31:dpfifo.q[42]
q[43] <= a_dpfifo_rg31:dpfifo.q[43]
q[44] <= a_dpfifo_rg31:dpfifo.q[44]
q[45] <= a_dpfifo_rg31:dpfifo.q[45]
q[46] <= a_dpfifo_rg31:dpfifo.q[46]
q[47] <= a_dpfifo_rg31:dpfifo.q[47]
q[48] <= a_dpfifo_rg31:dpfifo.q[48]
q[49] <= a_dpfifo_rg31:dpfifo.q[49]
q[50] <= a_dpfifo_rg31:dpfifo.q[50]
q[51] <= a_dpfifo_rg31:dpfifo.q[51]
q[52] <= a_dpfifo_rg31:dpfifo.q[52]
q[53] <= a_dpfifo_rg31:dpfifo.q[53]
q[54] <= a_dpfifo_rg31:dpfifo.q[54]
q[55] <= a_dpfifo_rg31:dpfifo.q[55]
rdreq => a_dpfifo_rg31:dpfifo.rreq
wrreq => a_dpfifo_rg31:dpfifo.wreq


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_p7h1:FIFOram.clock0
clock => altsyncram_p7h1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p7h1:FIFOram.data_a[0]
data[1] => altsyncram_p7h1:FIFOram.data_a[1]
data[2] => altsyncram_p7h1:FIFOram.data_a[2]
data[3] => altsyncram_p7h1:FIFOram.data_a[3]
data[4] => altsyncram_p7h1:FIFOram.data_a[4]
data[5] => altsyncram_p7h1:FIFOram.data_a[5]
data[6] => altsyncram_p7h1:FIFOram.data_a[6]
data[7] => altsyncram_p7h1:FIFOram.data_a[7]
data[8] => altsyncram_p7h1:FIFOram.data_a[8]
data[9] => altsyncram_p7h1:FIFOram.data_a[9]
data[10] => altsyncram_p7h1:FIFOram.data_a[10]
data[11] => altsyncram_p7h1:FIFOram.data_a[11]
data[12] => altsyncram_p7h1:FIFOram.data_a[12]
data[13] => altsyncram_p7h1:FIFOram.data_a[13]
data[14] => altsyncram_p7h1:FIFOram.data_a[14]
data[15] => altsyncram_p7h1:FIFOram.data_a[15]
data[16] => altsyncram_p7h1:FIFOram.data_a[16]
data[17] => altsyncram_p7h1:FIFOram.data_a[17]
data[18] => altsyncram_p7h1:FIFOram.data_a[18]
data[19] => altsyncram_p7h1:FIFOram.data_a[19]
data[20] => altsyncram_p7h1:FIFOram.data_a[20]
data[21] => altsyncram_p7h1:FIFOram.data_a[21]
data[22] => altsyncram_p7h1:FIFOram.data_a[22]
data[23] => altsyncram_p7h1:FIFOram.data_a[23]
data[24] => altsyncram_p7h1:FIFOram.data_a[24]
data[25] => altsyncram_p7h1:FIFOram.data_a[25]
data[26] => altsyncram_p7h1:FIFOram.data_a[26]
data[27] => altsyncram_p7h1:FIFOram.data_a[27]
data[28] => altsyncram_p7h1:FIFOram.data_a[28]
data[29] => altsyncram_p7h1:FIFOram.data_a[29]
data[30] => altsyncram_p7h1:FIFOram.data_a[30]
data[31] => altsyncram_p7h1:FIFOram.data_a[31]
data[32] => altsyncram_p7h1:FIFOram.data_a[32]
data[33] => altsyncram_p7h1:FIFOram.data_a[33]
data[34] => altsyncram_p7h1:FIFOram.data_a[34]
data[35] => altsyncram_p7h1:FIFOram.data_a[35]
data[36] => altsyncram_p7h1:FIFOram.data_a[36]
data[37] => altsyncram_p7h1:FIFOram.data_a[37]
data[38] => altsyncram_p7h1:FIFOram.data_a[38]
data[39] => altsyncram_p7h1:FIFOram.data_a[39]
data[40] => altsyncram_p7h1:FIFOram.data_a[40]
data[41] => altsyncram_p7h1:FIFOram.data_a[41]
data[42] => altsyncram_p7h1:FIFOram.data_a[42]
data[43] => altsyncram_p7h1:FIFOram.data_a[43]
data[44] => altsyncram_p7h1:FIFOram.data_a[44]
data[45] => altsyncram_p7h1:FIFOram.data_a[45]
data[46] => altsyncram_p7h1:FIFOram.data_a[46]
data[47] => altsyncram_p7h1:FIFOram.data_a[47]
data[48] => altsyncram_p7h1:FIFOram.data_a[48]
data[49] => altsyncram_p7h1:FIFOram.data_a[49]
data[50] => altsyncram_p7h1:FIFOram.data_a[50]
data[51] => altsyncram_p7h1:FIFOram.data_a[51]
data[52] => altsyncram_p7h1:FIFOram.data_a[52]
data[53] => altsyncram_p7h1:FIFOram.data_a[53]
data[54] => altsyncram_p7h1:FIFOram.data_a[54]
data[55] => altsyncram_p7h1:FIFOram.data_a[55]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p7h1:FIFOram.q_b[0]
q[1] <= altsyncram_p7h1:FIFOram.q_b[1]
q[2] <= altsyncram_p7h1:FIFOram.q_b[2]
q[3] <= altsyncram_p7h1:FIFOram.q_b[3]
q[4] <= altsyncram_p7h1:FIFOram.q_b[4]
q[5] <= altsyncram_p7h1:FIFOram.q_b[5]
q[6] <= altsyncram_p7h1:FIFOram.q_b[6]
q[7] <= altsyncram_p7h1:FIFOram.q_b[7]
q[8] <= altsyncram_p7h1:FIFOram.q_b[8]
q[9] <= altsyncram_p7h1:FIFOram.q_b[9]
q[10] <= altsyncram_p7h1:FIFOram.q_b[10]
q[11] <= altsyncram_p7h1:FIFOram.q_b[11]
q[12] <= altsyncram_p7h1:FIFOram.q_b[12]
q[13] <= altsyncram_p7h1:FIFOram.q_b[13]
q[14] <= altsyncram_p7h1:FIFOram.q_b[14]
q[15] <= altsyncram_p7h1:FIFOram.q_b[15]
q[16] <= altsyncram_p7h1:FIFOram.q_b[16]
q[17] <= altsyncram_p7h1:FIFOram.q_b[17]
q[18] <= altsyncram_p7h1:FIFOram.q_b[18]
q[19] <= altsyncram_p7h1:FIFOram.q_b[19]
q[20] <= altsyncram_p7h1:FIFOram.q_b[20]
q[21] <= altsyncram_p7h1:FIFOram.q_b[21]
q[22] <= altsyncram_p7h1:FIFOram.q_b[22]
q[23] <= altsyncram_p7h1:FIFOram.q_b[23]
q[24] <= altsyncram_p7h1:FIFOram.q_b[24]
q[25] <= altsyncram_p7h1:FIFOram.q_b[25]
q[26] <= altsyncram_p7h1:FIFOram.q_b[26]
q[27] <= altsyncram_p7h1:FIFOram.q_b[27]
q[28] <= altsyncram_p7h1:FIFOram.q_b[28]
q[29] <= altsyncram_p7h1:FIFOram.q_b[29]
q[30] <= altsyncram_p7h1:FIFOram.q_b[30]
q[31] <= altsyncram_p7h1:FIFOram.q_b[31]
q[32] <= altsyncram_p7h1:FIFOram.q_b[32]
q[33] <= altsyncram_p7h1:FIFOram.q_b[33]
q[34] <= altsyncram_p7h1:FIFOram.q_b[34]
q[35] <= altsyncram_p7h1:FIFOram.q_b[35]
q[36] <= altsyncram_p7h1:FIFOram.q_b[36]
q[37] <= altsyncram_p7h1:FIFOram.q_b[37]
q[38] <= altsyncram_p7h1:FIFOram.q_b[38]
q[39] <= altsyncram_p7h1:FIFOram.q_b[39]
q[40] <= altsyncram_p7h1:FIFOram.q_b[40]
q[41] <= altsyncram_p7h1:FIFOram.q_b[41]
q[42] <= altsyncram_p7h1:FIFOram.q_b[42]
q[43] <= altsyncram_p7h1:FIFOram.q_b[43]
q[44] <= altsyncram_p7h1:FIFOram.q_b[44]
q[45] <= altsyncram_p7h1:FIFOram.q_b[45]
q[46] <= altsyncram_p7h1:FIFOram.q_b[46]
q[47] <= altsyncram_p7h1:FIFOram.q_b[47]
q[48] <= altsyncram_p7h1:FIFOram.q_b[48]
q[49] <= altsyncram_p7h1:FIFOram.q_b[49]
q[50] <= altsyncram_p7h1:FIFOram.q_b[50]
q[51] <= altsyncram_p7h1:FIFOram.q_b[51]
q[52] <= altsyncram_p7h1:FIFOram.q_b[52]
q[53] <= altsyncram_p7h1:FIFOram.q_b[53]
q[54] <= altsyncram_p7h1:FIFOram.q_b[54]
q[55] <= altsyncram_p7h1:FIFOram.q_b[55]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|altsyncram_p7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cmpr_gs8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|top|merge_fifo:merge_fifo_instance|alt_fwft_fifo:p2_fifo|scfifo:scfifo_inst|scfifo_ka31:auto_generated|a_dpfifo_rg31:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


